
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358815000                       # Number of ticks simulated
final_tick                               2259637639000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              182923676                       # Simulator instruction rate (inst/s)
host_op_rate                                182916518                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              618840043                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729188                       # Number of bytes of host memory used
host_seconds                                     0.58                       # Real time elapsed on the host
sim_insts                                   106054378                       # Number of instructions simulated
sim_ops                                     106054378                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       854016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1095040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       555968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8687                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    671722197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2380101166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3051823363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    671722197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        671722197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1549455848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1549455848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1549455848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    671722197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2380101166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4601279211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358620000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358793500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          373.144676                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   371.428318                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.716358                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.725446                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.728798                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336300000     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358915500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257427000     71.72%     71.72% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.28%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18813                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990967                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240764                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18813                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.797746                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.178074                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.812894                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047223                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952760                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537869                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537869                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122300                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122300                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114065                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114065                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236365                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236365                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236365                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236365                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9321                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9321                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9318                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9318                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18639                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18639                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18639                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18639                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255004                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255004                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255004                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255004                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070817                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070817                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075521                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075521                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073093                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073093                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073093                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073093                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12126                       # number of writebacks
system.cpu1.dcache.writebacks::total            12126                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7397                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966656                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710693                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7397                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.078545                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.901399                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.065257                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048636                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951299                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1441998                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1441998                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       709899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         709899                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       709899                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          709899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       709899                       # number of overall hits
system.cpu1.icache.overall_hits::total         709899                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7400                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7400                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7400                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7400                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7400                       # number of overall misses
system.cpu1.icache.overall_misses::total         7400                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717299                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717299                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717299                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717299                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010316                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010316                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010316                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7397                       # number of writebacks
system.cpu1.icache.writebacks::total             7397                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17924                       # number of replacements
system.l2.tags.tagsinuse                  3993.595489                       # Cycle average of tags in use
system.l2.tags.total_refs                       22408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.250167                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1795.662482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.155233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.232802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.459896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   891.632864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1229.640671                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.300205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    428016                       # Number of tag accesses
system.l2.tags.data_accesses                   428016                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12126                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12126                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5942                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5942                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1111                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3634                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4136                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5246                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8881                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3634                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5246                       # number of overall hits
system.l2.overall_hits::total                    8881                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8135                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3766                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5209                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3766                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13344                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17110                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3766                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13344                       # number of overall misses
system.l2.overall_misses::total                 17110                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5942                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5942                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18590                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25991                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18590                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25991                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879840                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.508919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.508919                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557410                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.508919                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717805                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658305                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.508919                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717805                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658305                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8687                       # number of writebacks
system.l2.writebacks::total                      8687                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8975                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8687                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7817                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               49                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8161                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8975                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1651008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1651024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1651024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33703                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518865008                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516428096.564829                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436911.435172                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132848                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43399                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125478                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20611                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258326                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64010                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717630                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716388                       # Number of instructions committed
system.switch_cpus1.committedOps               716388                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689676                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76393                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689676                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971115                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481273                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260611                       # number of memory refs
system.switch_cpus1.num_load_insts             134633                       # Number of load instructions
system.switch_cpus1.num_store_insts            125978                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717630                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95632                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14763      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418128     58.29%     60.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138683     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126324     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717299                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52495                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1446                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16951                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5942                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6048                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              50                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9272                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7400                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9551                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       853888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1980488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2834640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17924                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70421                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086622                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296711                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64635     91.78%     91.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5472      7.77%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70421                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000781                       # Number of seconds simulated
sim_ticks                                   781206000                       # Number of ticks simulated
final_tick                               2260792151500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               92131702                       # Simulator instruction rate (inst/s)
host_op_rate                                 92129907                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              664709198                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733412                       # Number of bytes of host memory used
host_seconds                                     1.18                       # Real time elapsed on the host
sim_insts                                   108274538                       # Number of instructions simulated
sim_ops                                     108274538                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       316608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       392640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        86400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       210560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1006208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       316608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        86400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        403008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1820352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1820352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         4947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         6135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28443                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28443                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    405281065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    502607507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    110598229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    269531980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1288018781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    405281065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    110598229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        515879294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2330181796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2330181796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2330181796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    405281065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    502607507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    110598229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    269531980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3618200577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      70                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5232                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1346     39.89%     39.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    110      3.26%     43.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.03%     43.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.03%     43.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1916     56.79%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3374                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1345     48.02%     48.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     110      3.93%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.04%     51.98% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     52.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1344     47.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2801                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               544083000     69.63%     69.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8187000      1.05%     70.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     70.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     70.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              228961500     29.30%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           781392500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999257                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.701461                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.830172                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::4                         3     20.00%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      6.67%     26.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        4     26.67%     53.33% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      6.67%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      6.67%     73.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      6.67%     80.00% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      6.67%     86.67% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      6.67%     93.33% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      6.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    15                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.05%      0.05% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  160      4.26%      4.32% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.16%      4.48% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2978     79.37%     83.85% # number of callpals executed
system.cpu0.kern.callpal::rdps                     98      2.61%     86.46% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.03%     86.49% # number of callpals executed
system.cpu0.kern.callpal::rti                     284      7.57%     94.06% # number of callpals executed
system.cpu0.kern.callpal::callsys                  31      0.83%     94.88% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.05%     94.94% # number of callpals executed
system.cpu0.kern.callpal::rdunique                189      5.04%     99.97% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3752                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              444                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                171                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                171                      
system.cpu0.kern.mode_good::user                  171                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.385135                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.556098                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         731837000     93.66%     93.66% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            49555500      6.34%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     160                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            14989                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          505.539275                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             320284                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            14989                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.367936                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   505.539275                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.987381                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987381                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           759956                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          759956                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       216886                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         216886                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       130187                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        130187                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4888                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4888                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5186                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5186                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       347073                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          347073                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       347073                       # number of overall hits
system.cpu0.dcache.overall_hits::total         347073                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10356                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10356                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4416                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4416                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          446                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          446                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           25                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14772                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14772                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14772                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14772                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       227242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       227242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       134603                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       134603                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5211                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5211                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       361845                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       361845                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       361845                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       361845                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.045573                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045573                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.032808                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032808                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.083615                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.083615                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.004798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040824                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040824                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040824                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040824                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8467                       # number of writebacks
system.cpu0.dcache.writebacks::total             8467                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            24551                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1276928                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            24551                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            52.011242                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.027811                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.972189                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000054                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999946                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2452387                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2452387                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1189367                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1189367                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1189367                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1189367                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1189367                       # number of overall hits
system.cpu0.icache.overall_hits::total        1189367                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        24551                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        24551                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        24551                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         24551                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        24551                       # number of overall misses
system.cpu0.icache.overall_misses::total        24551                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1213918                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1213918                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1213918                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1213918                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1213918                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1213918                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.020225                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.020225                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.020225                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.020225                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.020225                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.020225                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        24551                       # number of writebacks
system.cpu0.icache.writebacks::total            24551                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       461                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      95     45.45%     45.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.48%     45.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.96%     46.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    111     53.11%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 209                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       95     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      1.05%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      93     48.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  191                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               932788500     99.17%     99.17% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.17% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.03%     99.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                7511000      0.80%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           940634000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.837838                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.913876                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.43%      0.43% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   11      4.74%      5.17% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.86%      6.03% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  185     79.74%     85.78% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.86%     86.64% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.43%     87.07% # number of callpals executed
system.cpu1.kern.callpal::rti                      21      9.05%     96.12% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      3.45%     99.57% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.43%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   232                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 19                      
system.cpu1.kern.mode_good::user                   18                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.678571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.760000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          45444000     12.68%     12.68% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            71440000     19.94%     32.63% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           241376500     67.37%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4451                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          439.230301                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              90798                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4451                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            20.399461                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   439.230301                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.857872                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.857872                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           184529                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          184529                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        47752                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          47752                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        36837                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         36837                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          258                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          258                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        84589                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           84589                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        84589                       # number of overall hits
system.cpu1.dcache.overall_hits::total          84589                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2568                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2568                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2119                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2119                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           74                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           74                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           31                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4687                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4687                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4687                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4687                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        50320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        50320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        38956                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        38956                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        89276                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        89276                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        89276                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        89276                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.051033                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.051033                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.054395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.054395                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.222892                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.222892                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.093373                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.093373                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.052500                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.052500                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.052500                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.052500                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2628                       # number of writebacks
system.cpu1.dcache.writebacks::total             2628                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2318                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.993612                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             227020                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2318                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            97.937877                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.993612                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           477295                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          477295                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       235169                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         235169                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       235169                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          235169                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       235169                       # number of overall hits
system.cpu1.icache.overall_hits::total         235169                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2319                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2319                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2319                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2319                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2319                       # number of overall misses
system.cpu1.icache.overall_misses::total         2319                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       237488                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       237488                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       237488                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       237488                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       237488                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       237488                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009765                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009765                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009765                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009765                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009765                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009765                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2318                       # number of writebacks
system.cpu1.icache.writebacks::total             2318                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  785                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 785                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20669                       # Transaction distribution
system.iobus.trans_dist::WriteResp              20669                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2880                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   42908                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3314                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1281634                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        19968                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        19968                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17222                       # number of replacements
system.l2.tags.tagsinuse                  3993.507940                       # Cycle average of tags in use
system.l2.tags.total_refs                       24407                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17222                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.417199                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1523.045014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         2.453139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.246989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1366.115557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   753.142673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   171.222782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   174.281786                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.371837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.333524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.183873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.041802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.042549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4031                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984131                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    718796                       # Number of tag accesses
system.l2.tags.data_accesses                   718796                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11095                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        22046                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22046                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           66                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   73                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1236                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1405                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        19604                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20573                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         7672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8745                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        19604                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8908                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          969                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1242                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30723                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        19604                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8908                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          969                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1242                       # number of overall hits
system.l2.overall_hits::total                   30723                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 26                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         3136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4957                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         4947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6297                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4485                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         4947                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6152                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1350                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3290                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15739                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         4947                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6152                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1350                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3290                       # number of overall misses
system.l2.overall_misses::total                 15739                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        22046                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22046                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               99                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         4372                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        24551                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        10688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        24551                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        15060                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2319                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46462                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        24551                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        15060                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2319                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46462                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.562500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.204819                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.262626                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.717292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.915075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.779157                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.201499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.582147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.234351                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.282186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.577891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.339002                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.201499                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.408499                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.582147                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.725949                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.338750                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.201499                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.408499                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.582147                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.725949                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.338750                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8475                       # number of writebacks
system.l2.writebacks::total                      8475                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 739                       # Transaction distribution
system.membus.trans_dist::ReadResp              11567                       # Transaction distribution
system.membus.trans_dist::WriteReq                701                       # Transaction distribution
system.membus.trans_dist::WriteResp               701                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28443                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7010                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               98                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             53                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              49                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4959                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10828                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19968                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        19968                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        59996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        59996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        47148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 110024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3314                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1548608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1551922                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2832818                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             72845                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   72845    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               72845                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              231587                       # DTB read hits
system.switch_cpus0.dtb.read_misses               719                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           16198                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             140310                       # DTB write hits
system.switch_cpus0.dtb.write_misses              155                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          10112                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              371897                       # DTB hits
system.switch_cpus0.dtb.data_misses               874                       # DTB misses
system.switch_cpus0.dtb.data_acv                   22                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           26310                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             150459                       # ITB hits
system.switch_cpus0.itb.fetch_misses              472                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         150931                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1562482                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1213022                       # Number of instructions committed
system.switch_cpus0.committedOps              1213022                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1168518                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          2710                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              47112                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       123468                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1168518                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 2710                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1572620                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       881585                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         1170                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         1188                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               375006                       # number of memory refs
system.switch_cpus0.num_load_insts             234046                       # Number of load instructions
system.switch_cpus0.num_store_insts            140960                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      348097.520503                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1214384.479497                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.777215                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.222785                       # Percentage of idle cycles
system.switch_cpus0.Branches                   183157                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        16536      1.36%      1.36% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           779493     64.21%     65.58% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            2351      0.19%     65.77% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     65.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            490      0.04%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             11      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              6      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     65.81% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          244547     20.15%     85.96% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         141383     11.65%     97.60% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         29100      2.40%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1213918                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               50551                       # DTB read hits
system.switch_cpus1.dtb.read_misses               103                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           30783                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              39276                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          18273                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               89827                       # DTB hits
system.switch_cpus1.dtb.data_misses               117                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           49056                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             145836                       # ITB hits
system.switch_cpus1.itb.fetch_misses               99                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         145935                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1881271                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             237361                       # Number of instructions committed
system.switch_cpus1.committedOps               237361                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       229691                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           384                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               5934                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        24930                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              229691                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  384                       # number of float instructions
system.switch_cpus1.num_int_register_reads       315376                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       162417                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                90092                       # number of memory refs
system.switch_cpus1.num_load_insts              50755                       # Number of load instructions
system.switch_cpus1.num_store_insts             39337                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1595200.559750                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      286070.440250                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.152062                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.847938                       # Percentage of idle cycles
system.switch_cpus1.Branches                    32653                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         4895      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           138692     58.40%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             142      0.06%     60.52% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             45      0.02%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           51233     21.57%     82.11% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          39617     16.68%     98.80% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          2861      1.20%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            237488                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        93214                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        46622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6235                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2248                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2123                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          125                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                739                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             41053                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               701                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22046                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7157                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             154                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6381                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        69285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        47482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                136988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2862976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1516434                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       267648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       465760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5112818                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           57250                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           151904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.098431                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.300909                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 137089     90.25%     90.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14678      9.66%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    137      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             151904                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.594734                       # Number of seconds simulated
sim_ticks                                594734494500                       # Number of ticks simulated
final_tick                               2855526646000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1537833                       # Simulator instruction rate (inst/s)
host_op_rate                                  1537833                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              462367433                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734436                       # Number of bytes of host memory used
host_seconds                                  1286.28                       # Real time elapsed on the host
sim_insts                                  1978085811                       # Number of instructions simulated
sim_ops                                    1978085811                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      7873792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    392534976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      6801600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    670993600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1078203968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      7873792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      6801600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14675392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23195200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23195200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       123028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      6133359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       106275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data     10484275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16846937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        362425                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             362425                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     13239172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    660017167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     11436364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   1128223781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1812916483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     13239172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     11436364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24675535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39000933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39000933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39000933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     13239172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    660017167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     11436364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   1128223781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1851917416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    5986                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    654027                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   45741     41.86%     41.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     27      0.02%     41.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    610      0.56%     42.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   5706      5.22%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  57185     52.33%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              109269                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    45741     49.65%     49.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      27      0.03%     49.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     610      0.66%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    5706      6.19%     56.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   40036     43.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                92120                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            581498903500     97.77%     97.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1993500      0.00%     97.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               29856500      0.01%     97.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              639597000      0.11%     97.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            12563848500      2.11%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        594734199000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.700114                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.843057                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      6.67%      6.67% # number of syscalls executed
system.cpu0.kern.syscall::4                         2     13.33%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      6.67%     26.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.67%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      6.67%     40.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        6     40.00%     80.00% # number of syscalls executed
system.cpu0.kern.syscall::73                        1      6.67%     86.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        2     13.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    15                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 5817      4.17%      4.17% # number of callpals executed
system.cpu0.kern.callpal::swpctx                11440      8.19%     12.36% # number of callpals executed
system.cpu0.kern.callpal::swpipl                82433     59.04%     71.40% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1281      0.92%     72.32% # number of callpals executed
system.cpu0.kern.callpal::rti                   20494     14.68%     87.00% # number of callpals executed
system.cpu0.kern.callpal::callsys               14047     10.06%     97.06% # number of callpals executed
system.cpu0.kern.callpal::rdunique               4109      2.94%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                139621                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            31934                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              14492                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              14492                      
system.cpu0.kern.mode_good::user                14492                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.453811                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.624305                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      261760203000     44.01%     44.01% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        332973996000     55.99%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                   11440                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          7364502                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          494.492549                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          189525913                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7364502                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.735062                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   494.492549                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.965806                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.965806                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          304                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        402334339                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       402334339                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    165316249                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165316249                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     23699155                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23699155                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        89314                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        89314                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        65593                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        65593                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    189015404                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       189015404                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    189015404                       # number of overall hits
system.cpu0.dcache.overall_hits::total      189015404                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      7583555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7583555                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       433010                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       433010                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        45339                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        45339                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        60636                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        60636                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      8016565                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8016565                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      8016565                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8016565                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    172899804                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    172899804                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     24132165                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     24132165                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       134653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       134653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       126229                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126229                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    197031969                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    197031969                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    197031969                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    197031969                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.043861                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043861                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.017943                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017943                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.336710                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.336710                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.480365                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.480365                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040687                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040687                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040687                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040687                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       242633                       # number of writebacks
system.cpu0.dcache.writebacks::total           242633                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           546316                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          700713093                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           546316                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1282.614994                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          448                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1402942068                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1402942068                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    700651560                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      700651560                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    700651560                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       700651560                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    700651560                       # number of overall hits
system.cpu0.icache.overall_hits::total      700651560                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       546316                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       546316                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       546316                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        546316                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       546316                       # number of overall misses
system.cpu0.icache.overall_misses::total       546316                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    701197876                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    701197876                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    701197876                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    701197876                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    701197876                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    701197876                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000779                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000779                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000779                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000779                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000779                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000779                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       546316                       # number of writebacks
system.cpu0.icache.writebacks::total           546316                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    5822                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1077400                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   74113     42.08%     42.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    610      0.35%     42.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   5817      3.30%     45.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  95565     54.27%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              176105                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    74113     49.79%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     610      0.41%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    5817      3.91%     54.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   68297     45.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               148837                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            575088543000     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               29856500      0.01%     96.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              651610000      0.11%     96.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            18956027500      3.19%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        594726037000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.714665                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.845161                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         3    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 5706      2.59%      2.59% # number of callpals executed
system.cpu1.kern.callpal::swpctx                17662      8.02%     10.61% # number of callpals executed
system.cpu1.kern.callpal::swpipl               137772     62.58%     73.20% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1228      0.56%     73.76% # number of callpals executed
system.cpu1.kern.callpal::rti                   31907     14.49%     88.25% # number of callpals executed
system.cpu1.kern.callpal::callsys               25472     11.57%     99.82% # number of callpals executed
system.cpu1.kern.callpal::rdunique                397      0.18%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                220144                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            37917                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              26051                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle              11652                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              31867                      
system.cpu1.kern.mode_good::user                26051                      
system.cpu1.kern.mode_good::idle                 5816                      
system.cpu1.kern.mode_switch_good::kernel     0.840441                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.499142                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.842819                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       24670433000      4.15%      4.15% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        557904967000     93.79%     97.94% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         12253675500      2.06%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                   17662                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         12448912                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          510.130719                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          314045579                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12448912                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.226749                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   510.130719                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.996349                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996349                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        667269311                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       667269311                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    276076338                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      276076338                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     37670247                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      37670247                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       142863                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       142863                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       121414                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       121414                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    313746585                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       313746585                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    313746585                       # number of overall hits
system.cpu1.dcache.overall_hits::total      313746585                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     12628468                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     12628468                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       474759                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       474759                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        45652                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        45652                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        55993                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        55993                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     13103227                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13103227                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     13103227                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13103227                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    288704806                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    288704806                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     38145006                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     38145006                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       188515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       188515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       177407                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       177407                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    326849812                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    326849812                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    326849812                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    326849812                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.043742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043742                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.012446                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012446                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.242166                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.242166                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.315619                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.315619                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.040089                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040089                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.040089                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040089                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       377490                       # number of writebacks
system.cpu1.dcache.writebacks::total           377490                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           734077                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1121602201                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           734077                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1527.908109                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2340678295                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2340678295                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1169238032                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1169238032                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1169238032                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1169238032                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1169238032                       # number of overall hits
system.cpu1.icache.overall_hits::total     1169238032                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       734077                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       734077                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       734077                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        734077                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       734077                       # number of overall misses
system.cpu1.icache.overall_misses::total       734077                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1169972109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1169972109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1169972109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1169972109                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1169972109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1169972109                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000627                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000627                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000627                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000627                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000627                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000627                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       734077                       # number of writebacks
system.cpu1.icache.writebacks::total           734077                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   110592                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  217                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 217                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26229                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26229                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        48618                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        49414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   52892                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       194472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           94                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          243                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       195135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   305815                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1739                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1739                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::0           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15651                       # Number of tag accesses
system.iocache.tags.data_accesses               15651                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           11                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               11                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1728                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           11                       # number of demand (read+write) misses
system.iocache.demand_misses::total                11                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           11                       # number of overall misses
system.iocache.overall_misses::total               11                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           11                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             11                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           11                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              11                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           11                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             11                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1728                       # number of writebacks
system.iocache.writebacks::total                 1728                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16970497                       # number of replacements
system.l2.tags.tagsinuse                  4087.705085                       # Cycle average of tags in use
system.l2.tags.total_refs                    23409607                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16970497                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.379430                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       95.818921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.009110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.009103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.002187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    23.285939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1170.598270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    27.009493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  2770.972061                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.023393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.285791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.006594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.676507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4046                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2942                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987793                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 345042980                       # Number of tag accesses
system.l2.tags.data_accesses                345042980                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       620123                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           620123                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       605553                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           605553                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         4861                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         3163                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8024                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data         1377                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data         1355                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2732                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        31856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        57300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89156                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       423288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       627802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1051090                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1180289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1895477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3075766                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       423288                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1212145                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       627802                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1952777                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4216012                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       423288                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1212145                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       627802                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1952777                       # number of overall hits
system.l2.overall_hits::total                 4216012                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data        39525                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data        38541                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              78066                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         5451                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         6572                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            12023                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        71510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        90909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              162419                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       123028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       106275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           229303                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      6062219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data     10394502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        16456721                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       123028                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      6133729                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       106275                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data     10485411                       # number of demand (read+write) misses
system.l2.demand_misses::total               16848443                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       123028                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      6133729                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       106275                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data     10485411                       # number of overall misses
system.l2.overall_misses::total              16848443                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       620123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       620123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       605553                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       605553                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        44386                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data        41704                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            86090                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         6828                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         7927                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          14755                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       103366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       148209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            251575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       546316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       734077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1280393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      7242508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data     12289979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      19532487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       546316                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      7345874                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       734077                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data     12438188                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21064455                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       546316                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      7345874                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       734077                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data     12438188                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21064455                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.890483                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.924156                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.906795                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.798330                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.829065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.814842                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.691814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.613384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.645609                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.225196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.144774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.179088                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.837033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.845771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.842531                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.225196                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.834990                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.144774                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.843001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.799852                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.225196                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.834990                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.144774                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.843001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.799852                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               360697                       # number of writebacks
system.l2.writebacks::total                    360697                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 206                       # Transaction distribution
system.membus.trans_dist::ReadResp           16686241                       # Transaction distribution
system.membus.trans_dist::WriteReq              24501                       # Transaction distribution
system.membus.trans_dist::WriteResp             24501                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       362425                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16339960                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           617781                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         113897                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           91591                       # Transaction distribution
system.membus.trans_dist::ReadExReq            192808                       # Transaction distribution
system.membus.trans_dist::ReadExResp           160917                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16686035                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1728                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1728                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        49414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     51249699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     51299113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51304319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       195135                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1101288832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1101483967                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1101595263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          34339352                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                34339352    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            34339352                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           172911795                       # DTB read hits
system.switch_cpus0.dtb.read_misses            500041                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       164674102                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           24244891                       # DTB write hits
system.switch_cpus0.dtb.write_misses             7892                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       19891287                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           197156686                       # DTB hits
system.switch_cpus0.dtb.data_misses            507933                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       184565389                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          668131039                       # ITB hits
system.switch_cpus0.itb.fetch_misses              131                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      668131170                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1189474975                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          700689943                       # Number of instructions committed
system.switch_cpus0.committedOps            700689943                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    455843207                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     337542874                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            2076217                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     46399820                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           455843207                       # number of integer instructions
system.switch_cpus0.num_fp_insts            337542874                       # number of float instructions
system.switch_cpus0.num_int_register_reads    890487288                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    247946341                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    405238355                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    332346853                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            197833939                       # number of memory refs
system.switch_cpus0.num_load_insts          173534704                       # Number of load instructions
system.switch_cpus0.num_store_insts          24299235                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      488279417.683879                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      701195557.316121                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.589500                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.410500                       # Percentage of idle cycles
system.switch_cpus0.Branches                 52735204                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     37754786      5.38%      5.38% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        256746090     36.62%     42.00% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          203195      0.03%     42.03% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     42.03% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      135617062     19.34%     61.37% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        1988252      0.28%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           7636      0.00%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      64957555      9.26%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           6340      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       173749410     24.78%     95.70% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       24318080      3.47%     99.17% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       5849470      0.83%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         701197876                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           288701612                       # DTB read hits
system.switch_cpus1.dtb.read_misses            838015                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       276760802                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           38301453                       # DTB write hits
system.switch_cpus1.dtb.write_misses            12764                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       31447879                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           327003065                       # DTB hits
system.switch_cpus1.dtb.data_misses            850779                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       308208681                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         1119057844                       # ITB hits
system.switch_cpus1.itb.fetch_misses               51                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     1119057895                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1189457896                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1169121330                       # Number of instructions committed
system.switch_cpus1.committedOps           1169121330                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    753348443                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     575922518                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2224123                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     76357755                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           753348443                       # number of integer instructions
system.switch_cpus1.num_fp_insts            575922518                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1488549291                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    404700295                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    691915699                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    567880935                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            328110671                       # number of memory refs
system.switch_cpus1.num_load_insts          289731336                       # Number of load instructions
system.switch_cpus1.num_store_insts          38379335                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      19502469.120044                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1169955426.879956                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.983604                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.016396                       # Percentage of idle cycles
system.switch_cpus1.Branches                 85531228                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     62332017      5.33%      5.33% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        423039626     36.16%     41.49% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          174269      0.01%     41.50% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     41.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      231906197     19.82%     61.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        3384141      0.29%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          58959      0.01%     61.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult     110863463      9.48%     71.09% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          40119      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       290035833     24.79%     95.89% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       38407616      3.28%     99.17% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       9729869      0.83%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1169972109                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     43701612                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     21868598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2036014                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         475701                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       339552                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       136149                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                206                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          21583613                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             24501                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            24501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       620123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       605553                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18580383                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          624303                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        116629                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         740932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           283466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          283466                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1280393                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20303014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1323575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     23357362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1842764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     38547382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              65071083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     49744576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    511539359                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     70955968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    845878368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1478118271                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16973975                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         60700294                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077722                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.275984                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56118706     92.45%     92.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4445439      7.32%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 136149      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60700294                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000495                       # Number of seconds simulated
sim_ticks                                   495487000                       # Number of ticks simulated
final_tick                               2856022133000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             2474127618                       # Simulator instruction rate (inst/s)
host_op_rate                               2474058254                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              619382935                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734436                       # Number of bytes of host memory used
host_seconds                                     0.80                       # Real time elapsed on the host
sim_insts                                  1979116604                       # Number of instructions simulated
sim_ops                                    1979116604                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       163264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       279936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       134848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       678272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1256320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       163264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       134848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        298112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       418816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          418816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         4374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        10598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6544                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6544                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    329502086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    564971432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    272152448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   1368899689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2535525655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    329502086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    272152448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        601654534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       845261329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845261329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       845261329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    329502086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    564971432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    272152448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   1368899689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3380786983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1958                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     601     43.11%     43.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      6.60%     49.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     49.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    700     50.22%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1394                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      601     46.45%     46.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      7.11%     53.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     53.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     600     46.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1294                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               208013500     71.98%     71.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      2.39%     74.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.06%     74.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               73881500     25.57%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           288968500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.857143                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928264                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     11.11%     11.11% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     11.11%     22.22% # number of syscalls executed
system.cpu0.kern.syscall::4                         4     44.44%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     11.11%     77.78% # number of syscalls executed
system.cpu0.kern.syscall::54                        1     11.11%     88.89% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     11.11%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     9                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.07%      0.07% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   16      1.16%      1.23% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.14%      1.38% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1176     85.16%     86.53% # number of callpals executed
system.cpu0.kern.callpal::rdps                      8      0.58%     87.11% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.07%     87.18% # number of callpals executed
system.cpu0.kern.callpal::rti                     125      9.05%     96.23% # number of callpals executed
system.cpu0.kern.callpal::callsys                  18      1.30%     97.54% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.36%     97.90% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 29      2.10%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1381                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              142                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 32                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 33                      
system.cpu0.kern.mode_good::user                   32                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.232394                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.373563                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         176136000     79.19%     79.19% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            46279000     20.81%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      16                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             6840                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          479.100663                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             203967                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             7242                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            28.164457                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.100663                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.935743                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.935743                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           292141                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          292141                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        79565                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          79565                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        52798                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         52798                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1580                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1580                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1660                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1660                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       132363                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          132363                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       132363                       # number of overall hits
system.cpu0.dcache.overall_hits::total         132363                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         4403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         4403                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2431                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2431                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          182                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          182                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6834                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6834                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6834                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6834                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        83968                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        83968                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        55229                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        55229                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1677                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1677                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       139197                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       139197                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       139197                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       139197                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.052437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.052437                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.044017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044017                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.103292                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.103292                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.010137                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.010137                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.049096                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.049096                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.049096                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.049096                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3861                       # number of writebacks
system.cpu0.dcache.writebacks::total             3861                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             5162                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.935886                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             461867                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5674                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            81.400599                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.935886                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999875                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           897715                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          897715                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       441107                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         441107                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       441107                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          441107                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       441107                       # number of overall hits
system.cpu0.icache.overall_hits::total         441107                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         5167                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5167                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         5167                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5167                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         5167                       # number of overall misses
system.cpu0.icache.overall_misses::total         5167                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       446274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       446274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       446274                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       446274                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       446274                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       446274                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.011578                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011578                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.011578                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011578                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.011578                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011578                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         5162                       # number of writebacks
system.cpu0.icache.writebacks::total             5162                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1964                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     340     50.15%     50.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.15%     50.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    337     49.71%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 678                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      338     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.15%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     337     49.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  676                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               536607000     97.14%     97.14% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 112000      0.02%     97.16% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               15689500      2.84%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           552408500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.994118                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.997050                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    15                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  107     13.03%     13.15% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.61%     13.76% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  510     62.12%     75.88% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.24%     76.13% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.12%     76.25% # number of callpals executed
system.cpu1.kern.callpal::rti                     167     20.34%     96.59% # number of callpals executed
system.cpu1.kern.callpal::callsys                  24      2.92%     99.51% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.49%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   821                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              272                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                164                      
system.cpu1.kern.mode_good::user                  164                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.602941                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.750572                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         208733000     20.02%     20.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            83696000      8.03%     28.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           750445500     71.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            14406                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          484.088889                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             531974                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            14918                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            35.659874                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   484.088889                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.945486                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.945486                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          443                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           431935                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          431935                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        98144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          98144                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        92580                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         92580                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1612                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1612                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1721                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       190724                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          190724                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       190724                       # number of overall hits
system.cpu1.dcache.overall_hits::total         190724                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7033                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7033                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7453                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7453                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          125                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          125                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14486                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14486                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14486                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14486                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       105177                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       105177                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       100033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       100033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1731                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1731                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       205210                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       205210                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       205210                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       205210                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066868                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066868                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.074505                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.074505                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.071963                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.071963                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.005777                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.005777                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.070591                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.070591                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.070591                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.070591                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9016                       # number of writebacks
system.cpu1.dcache.writebacks::total             9016                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5410                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.904355                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48267784                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5921                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8151.964871                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.904355                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999813                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999813                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1176689                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1176689                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       580228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         580228                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       580228                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          580228                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       580228                       # number of overall hits
system.cpu1.icache.overall_hits::total         580228                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5411                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5411                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5411                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5411                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5411                       # number of overall misses
system.cpu1.icache.overall_misses::total         5411                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       585639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       585639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       585639                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       585639                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       585639                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       585639                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009239                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009239                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009239                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009239                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009239                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009239                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         5410                       # number of writebacks
system.cpu1.icache.writebacks::total             5410                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 388                       # Transaction distribution
system.iobus.trans_dist::WriteResp                388                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1880                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1880                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          768                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2256                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20215                       # number of replacements
system.l2.tags.tagsinuse                  4014.714494                       # Cycle average of tags in use
system.l2.tags.total_refs                       76487                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24248                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.154363                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1222.593037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1049.071249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   684.501570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   408.341205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   650.207434                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.298485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.256121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.167115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.099693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.158742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980155                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984619                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    521784                       # Number of tag accesses
system.l2.tags.data_accesses                   521784                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12877                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12877                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         8899                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8899                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  115                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1114                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5919                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         3171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5240                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2616                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2436                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3918                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12273                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2616                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2436                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3303                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3918                       # number of overall hits
system.l2.overall_hits::total                   12273                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 27                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         6669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8582                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4658                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         2463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         3931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6394                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2551                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4376                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2107                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10600                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19634                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2551                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4376                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2107                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10600                       # number of overall misses
system.l2.overall_misses::total                 19634                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12877                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12877                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         8899                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8899                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              142                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         7416                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         5167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         5410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         4532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         7102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         5167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6812                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5410                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        14518                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31907                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         5167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6812                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5410                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        14518                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31907                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.134921                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.190141                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.839035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.899272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885107                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.493710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.389464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.440390                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.543469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.553506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549596                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.493710                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.642396                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.389464                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.730128                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.615351                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.493710                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.642396                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.389464                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.730128                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.615351                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6544                       # number of writebacks
system.l2.writebacks::total                      6544                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              11604                       # Transaction distribution
system.membus.trans_dist::WriteReq                388                       # Transaction distribution
system.membus.trans_dist::WriteResp               388                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6544                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11591                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               68                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             26                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              31                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8587                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8578                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11052                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        57529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        59409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1675136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1677392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1677392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             38808                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   38808    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38808                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               85913                       # DTB read hits
system.switch_cpus0.dtb.read_misses               221                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           18874                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              57367                       # DTB write hits
system.switch_cpus0.dtb.write_misses               22                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          10595                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              143280                       # DTB hits
system.switch_cpus0.dtb.data_misses               243                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           29469                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             113326                       # ITB hits
system.switch_cpus0.itb.fetch_misses              229                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         113555                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  577273                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             446019                       # Number of instructions committed
system.switch_cpus0.committedOps               446019                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       429495                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           760                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              19792                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        44861                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              429495                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  760                       # number of float instructions
system.switch_cpus0.num_int_register_reads       575439                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       319707                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          441                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          383                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               143954                       # number of memory refs
system.switch_cpus0.num_load_insts              86503                       # Number of load instructions
system.switch_cpus0.num_store_insts             57451                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      317171.777843                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      260101.222157                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.450569                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.549431                       # Percentage of idle cycles
system.switch_cpus0.Branches                    69057                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         6283      1.41%      1.41% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           280695     62.90%     64.31% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             478      0.11%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            112      0.03%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              1      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              2      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             15      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           90372     20.25%     84.69% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          57747     12.94%     97.63% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         10568      2.37%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            446274                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              105920                       # DTB read hits
system.switch_cpus1.dtb.read_misses               698                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           35872                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             101610                       # DTB write hits
system.switch_cpus1.dtb.write_misses              141                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16388                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              207530                       # DTB hits
system.switch_cpus1.dtb.data_misses               839                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           52260                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             184417                       # ITB hits
system.switch_cpus1.itb.fetch_misses              277                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         184694                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1105210                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             584774                       # Number of instructions committed
system.switch_cpus1.committedOps               584774                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       562720                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3713                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              10974                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        62794                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              562720                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3713                       # number of float instructions
system.switch_cpus1.num_int_register_reads       795111                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       392767                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2421                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2405                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               209712                       # number of memory refs
system.switch_cpus1.num_load_insts             107624                       # Number of load instructions
system.switch_cpus1.num_store_insts            102088                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      451752.777052                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      653457.222948                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.591252                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.408748                       # Percentage of idle cycles
system.switch_cpus1.Branches                    77570                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        12533      2.14%      2.14% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           342860     58.54%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             587      0.10%     60.78% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1190      0.20%     60.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.04%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          110869     18.93%     79.96% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         102157     17.44%     97.40% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         15213      2.60%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            585639                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        64050                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2592                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2389                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2137                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          252                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22873                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               388                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8899                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7639                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             179                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9705                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10578                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11743                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        14846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        22448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        43256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 95759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       619456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       688960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       627072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1510096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3445584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20215                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            85205                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.093210                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.301120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  77525     90.99%     90.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7418      8.71%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    262      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              85205                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
