INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/16bit_updown/16bit_updown.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/16bit_updown/16bit_updown.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
