module sr_latch (input  s, r, clk,output reg q);
always @(*) begin
  if (clk) begin
        if (s & ~r) 
          q = 1'b1;
        else if (~s & r) 
          q = 1'b0;
        else if (~s & ~r) 
          q = q; 
        else            
           q = 1'bx; 
  end 
end
endmodule
