

================================================================
== Vitis HLS Report for 'Conv_sysarr_dbbuf'
================================================================
* Date:           Fri Jan 14 19:05:40 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3986|     4946| 39.860 us | 49.460 us |  3987|  4947|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_parent_loop_proc13_fu_672  |dataflow_parent_loop_proc13  |      511|      751| 5.110 us | 7.510 us |  511|  751|   none  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_1_VITIS_LOOP_242_2                      |       16|       16|          2|          1|          1|    16|    yes   |
        |- VITIS_LOOP_247_3                                       |      576|      576|          2|          1|          1|   576|    yes   |
        |- VITIS_LOOP_253_4_VITIS_LOOP_255_5_VITIS_LOOP_257_6     |      326|      326|          4|          1|          1|   324|    yes   |
        |- LOOP_K_OUTER_LOOP_C_OUTER                              |     2268|     3228| 567 ~ 807 |          -|          -|     4|    no    |
        | + VITIS_LOOP_277_7_VITIS_LOOP_280_8                     |       51|       51|          4|          1|          1|    49|    yes   |
        |- VITIS_LOOP_332_10_VITIS_LOOP_334_11_VITIS_LOOP_336_12  |      787|      787|          5|          1|          1|   784|    yes   |
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 1, D = 4, States = { 12 13 14 15 }
  Pipeline-3 : II = 1, D = 4, States = { 19 20 21 22 }
  Pipeline-4 : II = 1, D = 5, States = { 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 12 
12 --> 16 13 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 18 25 
18 --> 19 
19 --> 23 20 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 24 
24 --> 17 
25 --> 26 
26 --> 27 
27 --> 30 28 
28 --> 29 
29 --> 25 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 31 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V"   --->   Operation 31 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = trunc i64 %bias_in_V_read"   --->   Operation 32 'trunc' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%div29_cast = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %bias_in_V_read, i32, i32"   --->   Operation 33 'partselect' 'div29_cast' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 34 [1/1] (1.59ns)   --->   "%bias_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read"   --->   Operation 34 'read' 'bias_in_V_read_1' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = trunc i64 %bias_in_V_read_1"   --->   Operation 35 'trunc' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 36 [1/1] (1.59ns)   --->   "%bias_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_1"   --->   Operation 36 'read' 'bias_in_V_read_2' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln521 = trunc i64 %bias_in_V_read_2"   --->   Operation 37 'trunc' 'trunc_ln521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = trunc i64 %bias_in_V_read_2"   --->   Operation 38 'trunc' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 39 [1/1] (1.59ns)   --->   "%bias_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_2"   --->   Operation 39 'read' 'bias_in_V_read_3' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = trunc i64 %bias_in_V_read_3"   --->   Operation 40 'trunc' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.59>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 41 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.59ns)   --->   "%bias_in_V_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_3"   --->   Operation 50 'read' 'bias_in_V_read_4' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = trunc i64 %bias_in_V_read_4"   --->   Operation 51 'trunc' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %div29_cast, i2"   --->   Operation 52 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.60ns)   --->   "%br_ln240 = br void %bb427" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 53 'br' 'br_ln240' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 1.43>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32, void %bb428, i32 %add_ln240, void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 54 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%ko = phi i30, void %bb428, i30 %select_ln240_1, void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 55 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%ki = phi i3, void %bb428, i3 %add_ln242, void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 56 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln240 = icmp_eq  i32 %indvar_flatten, i32 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 58 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.88ns)   --->   "%add_ln240 = add i32 %indvar_flatten, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 59 'add' 'add_ln240' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %.split21, void %._crit_edge307.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 60 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.49ns)   --->   "%icmp_ln242 = icmp_eq  i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 61 'icmp' 'icmp_ln242' <Predicate = (!icmp_ln240)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.27ns)   --->   "%select_ln240 = select i1 %icmp_ln242, i3, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 62 'select' 'select_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.86ns)   --->   "%add_ln240_1 = add i30, i30 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 63 'add' 'add_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.27ns)   --->   "%select_ln240_1 = select i1 %icmp_ln242, i30 %add_ln240_1, i30 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 64 'select' 'select_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i3 %select_ln240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 65 'trunc' 'trunc_ln244' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.65ns)   --->   "%switch_ln244 = switch i2 %trunc_ln244, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 66 'switch' 'switch_ln244' <Predicate = (!icmp_ln240)> <Delay = 0.65>
ST_6 : Operation 67 [1/1] (0.57ns)   --->   "%add_ln242 = add i3 %select_ln240, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 67 'add' 'add_ln242' <Predicate = (!icmp_ln240)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb427"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln240)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_240_1_VITIS_LOOP_242_2_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i30 %select_ln240_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 71 'zext' 'zext_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.59ns)   --->   "%bias_in_V_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read, i64 %bias_in_V_read_1, i64 %bias_in_V_read_2, i64 %bias_in_V_read_3, i64 %bias_in_V_read_4"   --->   Operation 74 'read' 'bias_in_V_read_5' <Predicate = (!icmp_ln240)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i64 %bias_in_V_read_5"   --->   Operation 75 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%bias_l1_2_addr = getelementptr i8 %bias_l1_2, i64, i64 %zext_ln240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 76 'getelementptr' 'bias_l1_2_addr' <Predicate = (trunc_ln244 == 2)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.15ns)   --->   "%store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 77 'store' 'store_ln244' <Predicate = (trunc_ln244 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln244 = br void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 78 'br' 'br_ln244' <Predicate = (trunc_ln244 == 2)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%bias_l1_1_addr = getelementptr i8 %bias_l1_1, i64, i64 %zext_ln240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 79 'getelementptr' 'bias_l1_1_addr' <Predicate = (trunc_ln244 == 1)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.15ns)   --->   "%store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 80 'store' 'store_ln244' <Predicate = (trunc_ln244 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln244 = br void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 81 'br' 'br_ln244' <Predicate = (trunc_ln244 == 1)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%bias_l1_0_addr = getelementptr i8 %bias_l1_0, i64, i64 %zext_ln240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 82 'getelementptr' 'bias_l1_0_addr' <Predicate = (trunc_ln244 == 0)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.15ns)   --->   "%store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 83 'store' 'store_ln244' <Predicate = (trunc_ln244 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln244 = br void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 84 'br' 'br_ln244' <Predicate = (trunc_ln244 == 0)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%bias_l1_3_addr = getelementptr i8 %bias_l1_3, i64, i64 %zext_ln240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 85 'getelementptr' 'bias_l1_3_addr' <Predicate = (trunc_ln244 == 3)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.15ns)   --->   "%store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 86 'store' 'store_ln244' <Predicate = (trunc_ln244 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln244 = br void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 87 'br' 'br_ln244' <Predicate = (trunc_ln244 == 3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 6.34>
ST_8 : Operation 88 [1/1] (3.17ns)   --->   "%tmp = mul i32 %tmp_data_V_2, i32 %tmp_data_V_1"   --->   Operation 88 'mul' 'tmp' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (3.17ns)   --->   "%tmp1 = mul i32 %tmp_data_V_5, i32 %tmp_data_V_5"   --->   Operation 89 'mul' 'tmp1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (3.17ns)   --->   "%mul41 = mul i32 %tmp1, i32 %tmp"   --->   Operation 90 'mul' 'mul41' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.60ns)   --->   "%br_ln247 = br void %bb426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 91 'br' 'br_ln247' <Predicate = true> <Delay = 0.60>

State 9 <SV = 7> <Delay = 0.98>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln247, void %bb426.split4, i32, void %._crit_edge307.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 92 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln247 = icmp_eq  i32 %k, i32 %mul41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 94 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.88ns)   --->   "%add_ln247 = add i32 %k, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 95 'add' 'add_ln247' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %icmp_ln247, void %bb426.split, void %._crit_edge299.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 96 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 97 'partselect' 'lshr_ln' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i32 %k" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 98 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.65ns)   --->   "%switch_ln250 = switch i2 %trunc_ln250, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 99 'switch' 'switch_ln250' <Predicate = (!icmp_ln247)> <Delay = 0.65>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb426"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln247)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.75>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln247 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln247' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 102 'specloopname' 'specloopname_ln247' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V"   --->   Operation 103 'read' 'weight_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i64 %weight_in_V_read"   --->   Operation 104 'trunc' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i9 %lshr_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 105 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln250" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 106 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln250" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 107 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln250" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 108 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln250" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 109 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (1.15ns)   --->   "%store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 110 'store' 'store_ln250' <Predicate = (trunc_ln250 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln250 = br void %bb426.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 111 'br' 'br_ln250' <Predicate = (trunc_ln250 == 2)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (1.15ns)   --->   "%store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 112 'store' 'store_ln250' <Predicate = (trunc_ln250 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln250 = br void %bb426.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 113 'br' 'br_ln250' <Predicate = (trunc_ln250 == 1)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.15ns)   --->   "%store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 114 'store' 'store_ln250' <Predicate = (trunc_ln250 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln250 = br void %bb426.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 115 'br' 'br_ln250' <Predicate = (trunc_ln250 == 0)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.15ns)   --->   "%store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 116 'store' 'store_ln250' <Predicate = (trunc_ln250 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln250 = br void %bb426.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 117 'br' 'br_ln250' <Predicate = (trunc_ln250 == 3)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 6.29>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%div52_cast = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %bias_in_V_read_1, i32, i32"   --->   Operation 118 'partselect' 'div52_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (3.17ns)   --->   "%mul55 = mul i32 %tmp_data_V_4, i32 %tmp_data_V_4"   --->   Operation 119 'mul' 'mul55' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%empty = trunc i32 %mul55"   --->   Operation 120 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul55, i2"   --->   Operation 121 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%bound8 = zext i34 %tmp_3"   --->   Operation 122 'zext' 'bound8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%div52_cast_cast = zext i30 %div52_cast"   --->   Operation 123 'zext' 'div52_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i34 %tmp_3"   --->   Operation 124 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (3.12ns)   --->   "%bound15 = mul i64 %div52_cast_cast, i64 %tmp_3_cast"   --->   Operation 125 'mul' 'bound15' <Predicate = true> <Delay = 3.12> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.85ns)   --->   "%icmp_ln257 = icmp_eq  i32 %mul55, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257]   --->   Operation 126 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.60ns)   --->   "%br_ln253 = br void %bb425" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 127 'br' 'br_ln253' <Predicate = true> <Delay = 0.60>

State 12 <SV = 9> <Delay = 2.71>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i64, void %._crit_edge299.loopexit, i64 %add_ln253, void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 128 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%co = phi i30, void %._crit_edge299.loopexit, i30 %select_ln253_1, void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 129 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i35, void %._crit_edge299.loopexit, i35 %select_ln255_3, void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 130 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%ci = phi i3, void %._crit_edge299.loopexit, i3 %select_ln255_2, void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 131 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%wh = phi i32, void %._crit_edge299.loopexit, i32 %add_ln257, void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257]   --->   Operation 132 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (1.06ns)   --->   "%icmp_ln253 = icmp_eq  i64 %indvar_flatten24, i64 %bound15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 134 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (1.14ns)   --->   "%add_ln253 = add i64 %indvar_flatten24, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 135 'add' 'add_ln253' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253, void %.split17, void %._crit_edge292.loopexit.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 136 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.93ns)   --->   "%icmp_ln255 = icmp_eq  i35 %indvar_flatten10, i35 %bound8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 137 'icmp' 'icmp_ln255' <Predicate = (!icmp_ln253)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.27ns)   --->   "%select_ln253 = select i1 %icmp_ln255, i3, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 138 'select' 'select_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.86ns)   --->   "%add_ln253_1 = add i30, i30 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 139 'add' 'add_ln253_1' <Predicate = (!icmp_ln253)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.27ns)   --->   "%select_ln253_1 = select i1 %icmp_ln255, i30 %add_ln253_1, i30 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 140 'select' 'select_ln253_1' <Predicate = (!icmp_ln253)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i30 %select_ln253_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 141 'trunc' 'trunc_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_12 : Operation 142 [3/3] (0.99ns) (grouped into DSP with root node add_ln261)   --->   "%mul_ln253 = mul i10 %trunc_ln253, i10 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 142 'mul' 'mul_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln255_1)   --->   "%trunc_ln261 = trunc i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 143 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln255_1)   --->   "%select_ln253_2 = select i1 %icmp_ln255, i2, i2 %trunc_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 144 'select' 'select_ln253_2' <Predicate = (!icmp_ln253)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.85ns)   --->   "%icmp_ln257_1 = icmp_eq  i32 %wh, i32 %mul55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257]   --->   Operation 145 'icmp' 'icmp_ln257_1' <Predicate = (!icmp_ln253)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.27ns)   --->   "%select_ln253_3 = select i1 %icmp_ln255, i1 %icmp_ln257, i1 %icmp_ln257_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 146 'select' 'select_ln253_3' <Predicate = (!icmp_ln253)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.57ns)   --->   "%add_ln255 = add i3, i3 %select_ln253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 147 'add' 'add_ln255' <Predicate = (!icmp_ln253)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln255)   --->   "%or_ln255 = or i1 %select_ln253_3, i1 %icmp_ln255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 148 'or' 'or_ln255' <Predicate = (!icmp_ln253)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln255 = select i1 %or_ln255, i32, i32 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 149 'select' 'select_ln255' <Predicate = (!icmp_ln253)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln255_1)   --->   "%trunc_ln261_1 = trunc i3 %add_ln255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 150 'trunc' 'trunc_ln261_1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln255_1 = select i1 %select_ln253_3, i2 %trunc_ln261_1, i2 %select_ln253_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 151 'select' 'select_ln255_1' <Predicate = (!icmp_ln253)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.27ns)   --->   "%select_ln255_2 = select i1 %select_ln253_3, i3 %add_ln255, i3 %select_ln253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 152 'select' 'select_ln255_2' <Predicate = (!icmp_ln253)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln261_2 = trunc i32 %select_ln255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 153 'trunc' 'trunc_ln261_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.65ns)   --->   "%switch_ln261 = switch i2 %select_ln255_1, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 154 'switch' 'switch_ln261' <Predicate = (!icmp_ln253)> <Delay = 0.65>
ST_12 : Operation 155 [1/1] (0.88ns)   --->   "%add_ln257 = add i32 %select_ln255, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257]   --->   Operation 155 'add' 'add_ln257' <Predicate = (!icmp_ln253)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.91ns)   --->   "%add_ln255_1 = add i35 %indvar_flatten10, i35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 156 'add' 'add_ln255_1' <Predicate = (!icmp_ln253)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.22ns)   --->   "%select_ln255_3 = select i1 %icmp_ln255, i35, i35 %add_ln255_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 157 'select' 'select_ln255_3' <Predicate = (!icmp_ln253)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb425"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.99>
ST_13 : Operation 159 [2/3] (0.99ns) (grouped into DSP with root node add_ln261)   --->   "%mul_ln253 = mul i10 %trunc_ln253, i10 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 159 'mul' 'mul_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 11> <Delay = 0.64>
ST_14 : Operation 160 [1/3] (0.00ns) (grouped into DSP with root node add_ln261)   --->   "%mul_ln253 = mul i10 %trunc_ln253, i10 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 160 'mul' 'mul_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 161 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln261 = add i10 %trunc_ln261_2, i10 %mul_ln253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 161 'add' 'add_ln261' <Predicate = (!icmp_ln253)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 12> <Delay = 2.75>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_253_4_VITIS_LOOP_255_5_VITIS_LOOP_257_6_str"   --->   Operation 162 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 163 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_255_5_VITIS_LOOP_257_6_str"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257]   --->   Operation 167 'specloopname' 'specloopname_ln257' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (1.59ns)   --->   "%data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 168 'read' 'data_in_V_read' <Predicate = (!icmp_ln253)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i64 %data_in_V_read"   --->   Operation 169 'trunc' 'trunc_ln708_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 170 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln261 = add i10 %trunc_ln261_2, i10 %mul_ln253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 170 'add' 'add_ln261' <Predicate = (!icmp_ln253)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i10 %add_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 171 'zext' 'zext_ln261' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 172 'getelementptr' 'data_l2_0_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 173 'getelementptr' 'data_l2_1_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 174 'getelementptr' 'data_l2_2_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 175 'getelementptr' 'data_l2_3_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (1.15ns)   --->   "%store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 176 'store' 'store_ln261' <Predicate = (select_ln255_1 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln261 = br void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 177 'br' 'br_ln261' <Predicate = (select_ln255_1 == 2)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (1.15ns)   --->   "%store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 178 'store' 'store_ln261' <Predicate = (select_ln255_1 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln261 = br void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 179 'br' 'br_ln261' <Predicate = (select_ln255_1 == 1)> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (1.15ns)   --->   "%store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 180 'store' 'store_ln261' <Predicate = (select_ln255_1 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln261 = br void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 181 'br' 'br_ln261' <Predicate = (select_ln255_1 == 0)> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (1.15ns)   --->   "%store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 182 'store' 'store_ln261' <Predicate = (select_ln255_1 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln261 = br void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 183 'br' 'br_ln261' <Predicate = (select_ln255_1 == 3)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 3.17>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i32 %tmp_data_V_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 184 'zext' 'zext_ln266' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (3.17ns)   --->   "%mul_ln266 = mul i64 %zext_ln266, i64 %zext_ln266" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 185 'mul' 'mul_ln266' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln266_1 = zext i30 %div29_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 186 'zext' 'zext_ln266_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln266_2 = zext i30 %div52_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 187 'zext' 'zext_ln266_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (3.02ns)   --->   "%mul_ln266_1 = mul i60 %zext_ln266_2, i60 %zext_ln266_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 188 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.60ns)   --->   "%br_ln266 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 189 'br' 'br_ln266' <Predicate = true> <Delay = 0.60>

State 17 <SV = 11> <Delay = 6.29>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i60, void %._crit_edge292.loopexit.preheader, i60 %add_ln266, void %codeRepl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 190 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%ko_1 = phi i30, void %._crit_edge292.loopexit.preheader, i30 %select_ln266_1, void %codeRepl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 191 'phi' 'ko_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%co_1 = phi i30, void %._crit_edge292.loopexit.preheader, i30 %co_2, void %codeRepl"   --->   Operation 192 'phi' 'co_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (1.03ns)   --->   "%icmp_ln266 = icmp_eq  i60 %indvar_flatten42, i60 %mul_ln266_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 193 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [1/1] (1.09ns)   --->   "%add_ln266 = add i60 %indvar_flatten42, i60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 194 'add' 'add_ln266' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %icmp_ln266, void %._crit_edge270.loopexit, void %._crit_edge275.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 195 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.83ns)   --->   "%icmp_ln269 = icmp_eq  i30 %co_1, i30 %div52_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 196 'icmp' 'icmp_ln269' <Predicate = (!icmp_ln266)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (0.86ns)   --->   "%add_ln266_1 = add i30, i30 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 197 'add' 'add_ln266_1' <Predicate = (!icmp_ln266)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.27ns)   --->   "%select_ln266_1 = select i1 %icmp_ln269, i30 %add_ln266_1, i30 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 198 'select' 'select_ln266_1' <Predicate = (!icmp_ln266)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i30 %select_ln266_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 199 'trunc' 'trunc_ln266' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln266_3 = zext i30 %select_ln266_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 200 'zext' 'zext_ln266_3' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%bias_l1_0_addr_1 = getelementptr i8 %bias_l1_0, i64, i64 %zext_ln266_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 201 'getelementptr' 'bias_l1_0_addr_1' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 202 [2/2] (1.15ns)   --->   "%bias_l1_0_load = load i9 %bias_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 202 'load' 'bias_l1_0_load' <Predicate = (!icmp_ln266)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%bias_l1_1_addr_1 = getelementptr i8 %bias_l1_1, i64, i64 %zext_ln266_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 203 'getelementptr' 'bias_l1_1_addr_1' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 204 [2/2] (1.15ns)   --->   "%bias_l1_1_load = load i9 %bias_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 204 'load' 'bias_l1_1_load' <Predicate = (!icmp_ln266)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%bias_l1_2_addr_1 = getelementptr i8 %bias_l1_2, i64, i64 %zext_ln266_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 205 'getelementptr' 'bias_l1_2_addr_1' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 206 [2/2] (1.15ns)   --->   "%bias_l1_2_load = load i9 %bias_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 206 'load' 'bias_l1_2_load' <Predicate = (!icmp_ln266)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%bias_l1_3_addr_1 = getelementptr i8 %bias_l1_3, i64, i64 %zext_ln266_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 207 'getelementptr' 'bias_l1_3_addr_1' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 208 [2/2] (1.15ns)   --->   "%bias_l1_3_load = load i9 %bias_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 208 'load' 'bias_l1_3_load' <Predicate = (!icmp_ln266)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 209 [1/1] (3.17ns)   --->   "%mul118 = mul i32 %tmp_data_V_3, i32 %tmp_data_V_3"   --->   Operation 209 'mul' 'mul118' <Predicate = (icmp_ln266)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln332 = trunc i32 %mul118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 210 'trunc' 'trunc_ln332' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul118, i2"   --->   Operation 211 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%bound47 = zext i34 %tmp_4"   --->   Operation 212 'zext' 'bound47' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%div29_cast_cast = zext i30 %div29_cast"   --->   Operation 213 'zext' 'div29_cast_cast' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i34 %tmp_4"   --->   Operation 214 'zext' 'tmp_4_cast' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (3.12ns)   --->   "%bound54 = mul i64 %div29_cast_cast, i64 %tmp_4_cast"   --->   Operation 215 'mul' 'bound54' <Predicate = (icmp_ln266)> <Delay = 3.12> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/1] (0.85ns)   --->   "%icmp_ln336 = icmp_eq  i32 %mul118, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336]   --->   Operation 216 'icmp' 'icmp_ln336' <Predicate = (icmp_ln266)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.60ns)   --->   "%br_ln332 = br void %bb" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 217 'br' 'br_ln332' <Predicate = (icmp_ln266)> <Delay = 0.60>

State 18 <SV = 12> <Delay = 1.46>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_K_OUTER_LOOP_C_OUTER_str"   --->   Operation 218 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.27ns)   --->   "%select_ln266 = select i1 %icmp_ln269, i30, i30 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 220 'select' 'select_ln266' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (1.46ns)   --->   "%mul_ln266_2 = mul i9 %trunc_ln521, i9 %trunc_ln266" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 221 'mul' 'mul_ln266_2' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i30 %select_ln266" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 222 'trunc' 'trunc_ln269' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln269 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 223 'specloopname' 'specloopname_ln269' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/2] (1.15ns)   --->   "%bias_l1_0_load = load i9 %bias_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 224 'load' 'bias_l1_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%conv88 = sext i8 %bias_l1_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 225 'sext' 'conv88' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/2] (1.15ns)   --->   "%bias_l1_1_load = load i9 %bias_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 226 'load' 'bias_l1_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%conv88_1 = sext i8 %bias_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 227 'sext' 'conv88_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/2] (1.15ns)   --->   "%bias_l1_2_load = load i9 %bias_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 228 'load' 'bias_l1_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%conv88_2 = sext i8 %bias_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 229 'sext' 'conv88_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/2] (1.15ns)   --->   "%bias_l1_3_load = load i9 %bias_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 230 'load' 'bias_l1_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%conv88_3 = sext i8 %bias_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 231 'sext' 'conv88_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.60ns)   --->   "%br_ln277 = br void %bb424" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 232 'br' 'br_ln277' <Predicate = true> <Delay = 0.60>

State 19 <SV = 13> <Delay = 3.79>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i64, void %._crit_edge270.loopexit, i64 %add_ln277_1, void %._crit_edge253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 233 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%hi = phi i32, void %._crit_edge270.loopexit, i32 %select_ln277_1, void %._crit_edge253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 234 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%wi = phi i32, void %._crit_edge270.loopexit, i32 %add_ln280, void %._crit_edge253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:280]   --->   Operation 235 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 236 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (1.06ns)   --->   "%icmp_ln277 = icmp_eq  i64 %indvar_flatten31, i64 %mul_ln266" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 237 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (1.14ns)   --->   "%add_ln277_1 = add i64 %indvar_flatten31, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 238 'add' 'add_ln277_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %._crit_edge253, void %codeRepl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 239 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.85ns)   --->   "%icmp_ln280 = icmp_eq  i32 %wi, i32 %tmp_data_V_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:280]   --->   Operation 240 'icmp' 'icmp_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.22ns)   --->   "%select_ln277 = select i1 %icmp_ln280, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 241 'select' 'select_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.88ns)   --->   "%add_ln277_2 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 242 'add' 'add_ln277_2' <Predicate = (!icmp_ln277)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.22ns)   --->   "%select_ln277_1 = select i1 %icmp_ln280, i32 %add_ln277_2, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 243 'select' 'select_ln277_1' <Predicate = (!icmp_ln277)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i32 %select_ln277_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 244 'trunc' 'trunc_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (1.69ns) (grouped into DSP with root node add93)   --->   "%add_ln277 = add i9 %trunc_ln277, i9 %mul_ln266_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 245 'add' 'add_ln277' <Predicate = (!icmp_ln277)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 246 [3/3] (0.99ns) (grouped into DSP with root node add93)   --->   "%mul_ln277 = mul i9 %add_ln277, i9 %trunc_ln521" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 246 'mul' 'mul_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%empty_74 = trunc i32 %select_ln277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 247 'trunc' 'empty_74' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.88ns)   --->   "%add_ln280 = add i32, i32 %select_ln277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:280]   --->   Operation 248 'add' 'add_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 0.99>
ST_20 : Operation 249 [2/3] (0.99ns) (grouped into DSP with root node add93)   --->   "%mul_ln277 = mul i9 %add_ln277, i9 %trunc_ln521" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 249 'mul' 'mul_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 15> <Delay = 0.64>
ST_21 : Operation 250 [1/3] (0.00ns) (grouped into DSP with root node add93)   --->   "%mul_ln277 = mul i9 %add_ln277, i9 %trunc_ln521" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 250 'mul' 'mul_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 251 [2/2] (0.64ns) (root node of the DSP)   --->   "%add93 = add i9 %empty_74, i9 %mul_ln277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 251 'add' 'add93' <Predicate = (!icmp_ln277)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 16> <Delay = 1.80>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_277_7_VITIS_LOOP_280_8_str"   --->   Operation 252 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 253 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 254 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:280]   --->   Operation 255 'specloopname' 'specloopname_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 256 [1/2] (0.64ns) (root node of the DSP)   --->   "%add93 = add i9 %empty_74, i9 %mul_ln277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 256 'add' 'add93' <Predicate = (!icmp_ln277)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%idxprom94 = zext i9 %add93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 257 'zext' 'idxprom94' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %idxprom94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:287]   --->   Operation 258 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (1.15ns)   --->   "%store_ln288 = store i32 %conv88, i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 259 'store' 'store_ln288' <Predicate = (!icmp_ln277)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %idxprom94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:287]   --->   Operation 260 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (1.15ns)   --->   "%store_ln288 = store i32 %conv88_1, i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 261 'store' 'store_ln288' <Predicate = (!icmp_ln277)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %idxprom94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:287]   --->   Operation 262 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (1.15ns)   --->   "%store_ln288 = store i32 %conv88_2, i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 263 'store' 'store_ln288' <Predicate = (!icmp_ln277)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %idxprom94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:287]   --->   Operation 264 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (1.15ns)   --->   "%store_ln288 = store i32 %conv88_3, i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 265 'store' 'store_ln288' <Predicate = (!icmp_ln277)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb424"   --->   Operation 266 'br' 'br_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>

State 23 <SV = 14> <Delay = 0.86>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%empty_75 = trunc i64 %bias_in_V_read_1"   --->   Operation 267 'trunc' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%empty_76 = trunc i64 %bias_in_V_read_4"   --->   Operation 268 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%empty_77 = trunc i64 %bias_in_V_read_2"   --->   Operation 269 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%empty_78 = trunc i64 %bias_in_V_read_3"   --->   Operation 270 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 271 [2/2] (0.00ns)   --->   "%call_ln521 = call void @dataflow_parent_loop_proc13, i32 %tmp_data_V_5, i11 %empty_75, i11 %empty_76, i9 %trunc_ln266, i10 %trunc_ln269, i32 %empty_77, i10 %empty_78, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l1_3, i32 %output_l1_2, i32 %output_l1_1, i32 %output_l1_0"   --->   Operation 271 'call' 'call_ln521' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 272 [1/1] (0.86ns)   --->   "%co_2 = add i30, i30 %select_ln266" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 272 'add' 'co_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 0.00>
ST_24 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln521 = call void @dataflow_parent_loop_proc13, i32 %tmp_data_V_5, i11 %empty_75, i11 %empty_76, i9 %trunc_ln266, i10 %trunc_ln269, i32 %empty_77, i10 %empty_78, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l1_3, i32 %output_l1_2, i32 %output_l1_1, i32 %output_l1_0"   --->   Operation 273 'call' 'call_ln521' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 274 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 12> <Delay = 2.20>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i64, void %._crit_edge275.loopexit, i64 %add_ln332, void %.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 275 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%k_1 = phi i30, void %._crit_edge275.loopexit, i30 %select_ln332_1, void %.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 276 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%indvar_flatten49 = phi i35, void %._crit_edge275.loopexit, i35 %select_ln334_3, void %.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 277 'phi' 'indvar_flatten49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (1.06ns)   --->   "%icmp_ln332 = icmp_eq  i64 %indvar_flatten63, i64 %bound54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 278 'icmp' 'icmp_ln332' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 279 [1/1] (1.14ns)   --->   "%add_ln332 = add i64 %indvar_flatten63, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 279 'add' 'add_ln332' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln332 = br i1 %icmp_ln332, void %.split4, void %._crit_edge244.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 280 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.93ns)   --->   "%icmp_ln334 = icmp_eq  i35 %indvar_flatten49, i35 %bound47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 281 'icmp' 'icmp_ln334' <Predicate = (!icmp_ln332)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 282 [1/1] (0.86ns)   --->   "%add_ln332_1 = add i30, i30 %k_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 282 'add' 'add_ln332_1' <Predicate = (!icmp_ln332)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 283 [1/1] (0.27ns)   --->   "%select_ln332_1 = select i1 %icmp_ln334, i30 %add_ln332_1, i30 %k_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 283 'select' 'select_ln332_1' <Predicate = (!icmp_ln332)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln332_1 = trunc i30 %select_ln332_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 284 'trunc' 'trunc_ln332_1' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_25 : Operation 285 [3/3] (0.99ns) (grouped into DSP with root node add_ln338)   --->   "%mul_ln332 = mul i9 %trunc_ln332, i9 %trunc_ln332_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 285 'mul' 'mul_ln332' <Predicate = (!icmp_ln332)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 286 [1/1] (0.91ns)   --->   "%add_ln334_1 = add i35, i35 %indvar_flatten49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 286 'add' 'add_ln334_1' <Predicate = (!icmp_ln332)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 287 [1/1] (0.22ns)   --->   "%select_ln334_3 = select i1 %icmp_ln334, i35, i35 %add_ln334_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 287 'select' 'select_ln334_3' <Predicate = (!icmp_ln332)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 13> <Delay = 0.99>
ST_26 : Operation 288 [2/3] (0.99ns) (grouped into DSP with root node add_ln338)   --->   "%mul_ln332 = mul i9 %trunc_ln332, i9 %trunc_ln332_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 288 'mul' 'mul_ln332' <Predicate = (!icmp_ln332)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 14> <Delay = 2.24>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%ki_1 = phi i3, void %._crit_edge275.loopexit, i3 %select_ln334_2, void %.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 289 'phi' 'ki_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%wh_1 = phi i32, void %._crit_edge275.loopexit, i32 %add_ln336, void %.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 290 'phi' 'wh_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 291 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.27ns)   --->   "%select_ln332 = select i1 %icmp_ln334, i3, i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 292 'select' 'select_ln332' <Predicate = (!icmp_ln332)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 293 [1/3] (0.00ns) (grouped into DSP with root node add_ln338)   --->   "%mul_ln332 = mul i9 %trunc_ln332, i9 %trunc_ln332_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 293 'mul' 'mul_ln332' <Predicate = (!icmp_ln332)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln334_1)   --->   "%trunc_ln338 = trunc i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 294 'trunc' 'trunc_ln338' <Predicate = (!icmp_ln332 & !icmp_ln334)> <Delay = 0.00>
ST_27 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln334_1)   --->   "%select_ln332_2 = select i1 %icmp_ln334, i2, i2 %trunc_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 295 'select' 'select_ln332_2' <Predicate = (!icmp_ln332)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 296 [1/1] (0.85ns)   --->   "%icmp_ln336_1 = icmp_eq  i32 %wh_1, i32 %mul118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336]   --->   Operation 296 'icmp' 'icmp_ln336_1' <Predicate = (!icmp_ln332 & !icmp_ln334)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 297 [1/1] (0.27ns)   --->   "%select_ln332_3 = select i1 %icmp_ln334, i1 %icmp_ln336, i1 %icmp_ln336_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 297 'select' 'select_ln332_3' <Predicate = (!icmp_ln332)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 298 [1/1] (0.57ns)   --->   "%add_ln334 = add i3, i3 %select_ln332" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 298 'add' 'add_ln334' <Predicate = (!icmp_ln332)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln334)   --->   "%or_ln334 = or i1 %select_ln332_3, i1 %icmp_ln334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 299 'or' 'or_ln334' <Predicate = (!icmp_ln332)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 300 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln334 = select i1 %or_ln334, i32, i32 %wh_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 300 'select' 'select_ln334' <Predicate = (!icmp_ln332)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln334_1)   --->   "%trunc_ln338_1 = trunc i3 %add_ln334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 301 'trunc' 'trunc_ln338_1' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln334_1 = select i1 %select_ln332_3, i2 %trunc_ln338_1, i2 %select_ln332_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 302 'select' 'select_ln334_1' <Predicate = (!icmp_ln332)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 303 [1/1] (0.27ns)   --->   "%select_ln334_2 = select i1 %select_ln332_3, i3 %add_ln334, i3 %select_ln332" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 303 'select' 'select_ln334_2' <Predicate = (!icmp_ln332)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%empty_79 = trunc i32 %select_ln334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 304 'trunc' 'empty_79' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_27 : Operation 305 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln338 = add i9 %empty_79, i9 %mul_ln332" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 305 'add' 'add_ln338' <Predicate = (!icmp_ln332)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 306 [1/1] (0.88ns)   --->   "%add_ln336 = add i32, i32 %select_ln334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336]   --->   Operation 306 'add' 'add_ln336' <Predicate = (!icmp_ln332)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 1.80>
ST_28 : Operation 307 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln338 = add i9 %empty_79, i9 %mul_ln332" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 307 'add' 'add_ln338' <Predicate = (!icmp_ln332)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i9 %add_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 308 'zext' 'zext_ln338' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 309 'getelementptr' 'output_l1_0_addr_2' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_28 : Operation 310 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 310 'load' 'output_l1_0_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 311 [1/1] (0.00ns)   --->   "%output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 311 'getelementptr' 'output_l1_1_addr_2' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_28 : Operation 312 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 312 'load' 'output_l1_1_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 313 'getelementptr' 'output_l1_2_addr_2' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_28 : Operation 314 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 314 'load' 'output_l1_2_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 315 'getelementptr' 'output_l1_3_addr_2' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_28 : Operation 316 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 316 'load' 'output_l1_3_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 29 <SV = 16> <Delay = 3.14>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_332_10_VITIS_LOOP_334_11_VITIS_LOOP_336_12_str"   --->   Operation 317 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 318 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 319 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_334_11_VITIS_LOOP_336_12_str"   --->   Operation 320 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 321 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336]   --->   Operation 322 'specloopname' 'specloopname_ln336' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 323 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 323 'load' 'output_l1_0_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 324 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 324 'load' 'output_l1_1_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 325 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 325 'load' 'output_l1_2_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 326 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 326 'load' 'output_l1_3_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 327 [1/1] (0.39ns)   --->   "%p_Repl2_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load, i32 %output_l1_1_load, i32 %output_l1_2_load, i32 %output_l1_3_load, i2 %select_ln334_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 327 'mux' 'p_Repl2_s' <Predicate = (!icmp_ln332)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 328 [1/1] (0.00ns)   --->   "%p_Repl2_cast = zext i32 %p_Repl2_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 328 'zext' 'p_Repl2_cast' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 329 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %p_Repl2_cast"   --->   Operation 329 'write' 'write_ln543' <Predicate = (!icmp_ln332)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_29 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 330 'br' 'br_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>

State 30 <SV = 15> <Delay = 0.00>
ST_30 : Operation 331 [1/1] (0.00ns)   --->   "%ret_ln355 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355]   --->   Operation 331 'ret' 'ret_ln355' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bias_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_l1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ output_l1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ output_l1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ output_l1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weight_l2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_in_V_read          (read             ) [ 0000000000000000000000000000000]
tmp_data_V_1            (trunc            ) [ 0011111110000000000000000000000]
div29_cast              (partselect       ) [ 0011111111111111111111111000000]
bias_in_V_read_1        (read             ) [ 0001111111111111111111111000000]
tmp_data_V_2            (trunc            ) [ 0001111110000000000000000000000]
bias_in_V_read_2        (read             ) [ 0000111111111111111111111000000]
trunc_ln521             (trunc            ) [ 0000111111111111111111111000000]
tmp_data_V_3            (trunc            ) [ 0000111111111111111111111000000]
bias_in_V_read_3        (read             ) [ 0000011111111111111111111000000]
tmp_data_V_4            (trunc            ) [ 0000011111110000000000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 0000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000]
bias_in_V_read_4        (read             ) [ 0000001111111111111111111000000]
tmp_data_V_5            (trunc            ) [ 0000001111111111111111111000000]
tmp_2                   (bitconcatenate   ) [ 0000001100000000000000000000000]
br_ln240                (br               ) [ 0000011100000000000000000000000]
indvar_flatten          (phi              ) [ 0000001100000000000000000000000]
ko                      (phi              ) [ 0000001100000000000000000000000]
ki                      (phi              ) [ 0000001100000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
icmp_ln240              (icmp             ) [ 0000001100000000000000000000000]
add_ln240               (add              ) [ 0000011100000000000000000000000]
br_ln240                (br               ) [ 0000000000000000000000000000000]
icmp_ln242              (icmp             ) [ 0000000000000000000000000000000]
select_ln240            (select           ) [ 0000000000000000000000000000000]
add_ln240_1             (add              ) [ 0000000000000000000000000000000]
select_ln240_1          (select           ) [ 0000011100000000000000000000000]
trunc_ln244             (trunc            ) [ 0000001100000000000000000000000]
switch_ln244            (switch           ) [ 0000000000000000000000000000000]
add_ln242               (add              ) [ 0000011100000000000000000000000]
br_ln0                  (br               ) [ 0000011100000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000]
zext_ln240              (zext             ) [ 0000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
bias_in_V_read_5        (read             ) [ 0000000000000000000000000000000]
trunc_ln708             (trunc            ) [ 0000000000000000000000000000000]
bias_l1_2_addr          (getelementptr    ) [ 0000000000000000000000000000000]
store_ln244             (store            ) [ 0000000000000000000000000000000]
br_ln244                (br               ) [ 0000000000000000000000000000000]
bias_l1_1_addr          (getelementptr    ) [ 0000000000000000000000000000000]
store_ln244             (store            ) [ 0000000000000000000000000000000]
br_ln244                (br               ) [ 0000000000000000000000000000000]
bias_l1_0_addr          (getelementptr    ) [ 0000000000000000000000000000000]
store_ln244             (store            ) [ 0000000000000000000000000000000]
br_ln244                (br               ) [ 0000000000000000000000000000000]
bias_l1_3_addr          (getelementptr    ) [ 0000000000000000000000000000000]
store_ln244             (store            ) [ 0000000000000000000000000000000]
br_ln244                (br               ) [ 0000000000000000000000000000000]
tmp                     (mul              ) [ 0000000000000000000000000000000]
tmp1                    (mul              ) [ 0000000000000000000000000000000]
mul41                   (mul              ) [ 0000000001100000000000000000000]
br_ln247                (br               ) [ 0000000011100000000000000000000]
k                       (phi              ) [ 0000000001100000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
icmp_ln247              (icmp             ) [ 0000000001100000000000000000000]
add_ln247               (add              ) [ 0000000011100000000000000000000]
br_ln247                (br               ) [ 0000000000000000000000000000000]
lshr_ln                 (partselect       ) [ 0000000001100000000000000000000]
trunc_ln250             (trunc            ) [ 0000000001100000000000000000000]
switch_ln250            (switch           ) [ 0000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000011100000000000000000000]
speclooptripcount_ln247 (speclooptripcount) [ 0000000000000000000000000000000]
specloopname_ln247      (specloopname     ) [ 0000000000000000000000000000000]
weight_in_V_read        (read             ) [ 0000000000000000000000000000000]
trunc_ln708_1           (trunc            ) [ 0000000000000000000000000000000]
zext_ln250              (zext             ) [ 0000000000000000000000000000000]
weight_l2_0_addr        (getelementptr    ) [ 0000000000000000000000000000000]
weight_l2_1_addr        (getelementptr    ) [ 0000000000000000000000000000000]
weight_l2_2_addr        (getelementptr    ) [ 0000000000000000000000000000000]
weight_l2_3_addr        (getelementptr    ) [ 0000000000000000000000000000000]
store_ln250             (store            ) [ 0000000000000000000000000000000]
br_ln250                (br               ) [ 0000000000000000000000000000000]
store_ln250             (store            ) [ 0000000000000000000000000000000]
br_ln250                (br               ) [ 0000000000000000000000000000000]
store_ln250             (store            ) [ 0000000000000000000000000000000]
br_ln250                (br               ) [ 0000000000000000000000000000000]
store_ln250             (store            ) [ 0000000000000000000000000000000]
br_ln250                (br               ) [ 0000000000000000000000000000000]
div52_cast              (partselect       ) [ 0000000000001111111111111000000]
mul55                   (mul              ) [ 0000000000001111000000000000000]
empty                   (trunc            ) [ 0000000000001111000000000000000]
tmp_3                   (bitconcatenate   ) [ 0000000000000000000000000000000]
bound8                  (zext             ) [ 0000000000001111000000000000000]
div52_cast_cast         (zext             ) [ 0000000000000000000000000000000]
tmp_3_cast              (zext             ) [ 0000000000000000000000000000000]
bound15                 (mul              ) [ 0000000000001111000000000000000]
icmp_ln257              (icmp             ) [ 0000000000001111000000000000000]
br_ln253                (br               ) [ 0000000000011111000000000000000]
indvar_flatten24        (phi              ) [ 0000000000001111000000000000000]
co                      (phi              ) [ 0000000000001111000000000000000]
indvar_flatten10        (phi              ) [ 0000000000001111000000000000000]
ci                      (phi              ) [ 0000000000001111000000000000000]
wh                      (phi              ) [ 0000000000001111000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
icmp_ln253              (icmp             ) [ 0000000000001111000000000000000]
add_ln253               (add              ) [ 0000000000011111000000000000000]
br_ln253                (br               ) [ 0000000000000000000000000000000]
icmp_ln255              (icmp             ) [ 0000000000000000000000000000000]
select_ln253            (select           ) [ 0000000000000000000000000000000]
add_ln253_1             (add              ) [ 0000000000000000000000000000000]
select_ln253_1          (select           ) [ 0000000000011111000000000000000]
trunc_ln253             (trunc            ) [ 0000000000001110000000000000000]
trunc_ln261             (trunc            ) [ 0000000000000000000000000000000]
select_ln253_2          (select           ) [ 0000000000000000000000000000000]
icmp_ln257_1            (icmp             ) [ 0000000000000000000000000000000]
select_ln253_3          (select           ) [ 0000000000000000000000000000000]
add_ln255               (add              ) [ 0000000000000000000000000000000]
or_ln255                (or               ) [ 0000000000000000000000000000000]
select_ln255            (select           ) [ 0000000000000000000000000000000]
trunc_ln261_1           (trunc            ) [ 0000000000000000000000000000000]
select_ln255_1          (select           ) [ 0000000000001111000000000000000]
select_ln255_2          (select           ) [ 0000000000011111000000000000000]
trunc_ln261_2           (trunc            ) [ 0000000000001111000000000000000]
switch_ln261            (switch           ) [ 0000000000000000000000000000000]
add_ln257               (add              ) [ 0000000000011111000000000000000]
add_ln255_1             (add              ) [ 0000000000000000000000000000000]
select_ln255_3          (select           ) [ 0000000000011111000000000000000]
br_ln0                  (br               ) [ 0000000000011111000000000000000]
mul_ln253               (mul              ) [ 0000000000001001000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln257      (specloopname     ) [ 0000000000000000000000000000000]
data_in_V_read          (read             ) [ 0000000000000000000000000000000]
trunc_ln708_2           (trunc            ) [ 0000000000000000000000000000000]
add_ln261               (add              ) [ 0000000000000000000000000000000]
zext_ln261              (zext             ) [ 0000000000000000000000000000000]
data_l2_0_addr          (getelementptr    ) [ 0000000000000000000000000000000]
data_l2_1_addr          (getelementptr    ) [ 0000000000000000000000000000000]
data_l2_2_addr          (getelementptr    ) [ 0000000000000000000000000000000]
data_l2_3_addr          (getelementptr    ) [ 0000000000000000000000000000000]
store_ln261             (store            ) [ 0000000000000000000000000000000]
br_ln261                (br               ) [ 0000000000000000000000000000000]
store_ln261             (store            ) [ 0000000000000000000000000000000]
br_ln261                (br               ) [ 0000000000000000000000000000000]
store_ln261             (store            ) [ 0000000000000000000000000000000]
br_ln261                (br               ) [ 0000000000000000000000000000000]
store_ln261             (store            ) [ 0000000000000000000000000000000]
br_ln261                (br               ) [ 0000000000000000000000000000000]
zext_ln266              (zext             ) [ 0000000000000000000000000000000]
mul_ln266               (mul              ) [ 0000000000000000011111111000000]
zext_ln266_1            (zext             ) [ 0000000000000000000000000000000]
zext_ln266_2            (zext             ) [ 0000000000000000000000000000000]
mul_ln266_1             (mul              ) [ 0000000000000000011111111000000]
br_ln266                (br               ) [ 0000000000000000111111111000000]
indvar_flatten42        (phi              ) [ 0000000000000000010000000000000]
ko_1                    (phi              ) [ 0000000000000000010000000000000]
co_1                    (phi              ) [ 0000000000000000011000000000000]
icmp_ln266              (icmp             ) [ 0000000000000000011111111111110]
add_ln266               (add              ) [ 0000000000000000111111111000000]
br_ln266                (br               ) [ 0000000000000000000000000000000]
icmp_ln269              (icmp             ) [ 0000000000000000001000000000000]
add_ln266_1             (add              ) [ 0000000000000000000000000000000]
select_ln266_1          (select           ) [ 0000000000000000111111111000000]
trunc_ln266             (trunc            ) [ 0000000000000000001111111000000]
zext_ln266_3            (zext             ) [ 0000000000000000000000000000000]
bias_l1_0_addr_1        (getelementptr    ) [ 0000000000000000001000000000000]
bias_l1_1_addr_1        (getelementptr    ) [ 0000000000000000001000000000000]
bias_l1_2_addr_1        (getelementptr    ) [ 0000000000000000001000000000000]
bias_l1_3_addr_1        (getelementptr    ) [ 0000000000000000001000000000000]
mul118                  (mul              ) [ 0000000000000000000000000111110]
trunc_ln332             (trunc            ) [ 0000000000000000000000000111110]
tmp_4                   (bitconcatenate   ) [ 0000000000000000000000000000000]
bound47                 (zext             ) [ 0000000000000000000000000111110]
div29_cast_cast         (zext             ) [ 0000000000000000000000000000000]
tmp_4_cast              (zext             ) [ 0000000000000000000000000000000]
bound54                 (mul              ) [ 0000000000000000000000000111110]
icmp_ln336              (icmp             ) [ 0000000000000000000000000111110]
br_ln332                (br               ) [ 0000000000000000011111111111110]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000]
select_ln266            (select           ) [ 0000000000000000000111110000000]
mul_ln266_2             (mul              ) [ 0000000000000000000111100000000]
trunc_ln269             (trunc            ) [ 0000000000000000000111111000000]
specloopname_ln269      (specloopname     ) [ 0000000000000000000000000000000]
bias_l1_0_load          (load             ) [ 0000000000000000000000000000000]
conv88                  (sext             ) [ 0000000000000000000111100000000]
bias_l1_1_load          (load             ) [ 0000000000000000000000000000000]
conv88_1                (sext             ) [ 0000000000000000000111100000000]
bias_l1_2_load          (load             ) [ 0000000000000000000000000000000]
conv88_2                (sext             ) [ 0000000000000000000111100000000]
bias_l1_3_load          (load             ) [ 0000000000000000000000000000000]
conv88_3                (sext             ) [ 0000000000000000000111100000000]
br_ln277                (br               ) [ 0000000000000000011111111000000]
indvar_flatten31        (phi              ) [ 0000000000000000000100000000000]
hi                      (phi              ) [ 0000000000000000000100000000000]
wi                      (phi              ) [ 0000000000000000000100000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
icmp_ln277              (icmp             ) [ 0000000000000000011111111000000]
add_ln277_1             (add              ) [ 0000000000000000011111111000000]
br_ln277                (br               ) [ 0000000000000000000000000000000]
icmp_ln280              (icmp             ) [ 0000000000000000000000000000000]
select_ln277            (select           ) [ 0000000000000000000000000000000]
add_ln277_2             (add              ) [ 0000000000000000000000000000000]
select_ln277_1          (select           ) [ 0000000000000000011111111000000]
trunc_ln277             (trunc            ) [ 0000000000000000000000000000000]
add_ln277               (add              ) [ 0000000000000000000111000000000]
empty_74                (trunc            ) [ 0000000000000000000111100000000]
add_ln280               (add              ) [ 0000000000000000011111111000000]
mul_ln277               (mul              ) [ 0000000000000000000100100000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln280      (specloopname     ) [ 0000000000000000000000000000000]
add93                   (add              ) [ 0000000000000000000000000000000]
idxprom94               (zext             ) [ 0000000000000000000000000000000]
output_l1_0_addr        (getelementptr    ) [ 0000000000000000000000000000000]
store_ln288             (store            ) [ 0000000000000000000000000000000]
output_l1_1_addr        (getelementptr    ) [ 0000000000000000000000000000000]
store_ln288             (store            ) [ 0000000000000000000000000000000]
output_l1_2_addr        (getelementptr    ) [ 0000000000000000000000000000000]
store_ln288             (store            ) [ 0000000000000000000000000000000]
output_l1_3_addr        (getelementptr    ) [ 0000000000000000000000000000000]
store_ln288             (store            ) [ 0000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000011111111000000]
empty_75                (trunc            ) [ 0000000000000000000000001000000]
empty_76                (trunc            ) [ 0000000000000000000000001000000]
empty_77                (trunc            ) [ 0000000000000000000000001000000]
empty_78                (trunc            ) [ 0000000000000000000000001000000]
co_2                    (add              ) [ 0000000000000000110000001000000]
call_ln521              (call             ) [ 0000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000111111111000000]
indvar_flatten63        (phi              ) [ 0000000000000000000000000100000]
k_1                     (phi              ) [ 0000000000000000000000000100000]
indvar_flatten49        (phi              ) [ 0000000000000000000000000100000]
icmp_ln332              (icmp             ) [ 0000000000000000000000000111110]
add_ln332               (add              ) [ 0000000000000000010000000111110]
br_ln332                (br               ) [ 0000000000000000000000000000000]
icmp_ln334              (icmp             ) [ 0000000000000000000000000111000]
add_ln332_1             (add              ) [ 0000000000000000000000000000000]
select_ln332_1          (select           ) [ 0000000000000000010000000111110]
trunc_ln332_1           (trunc            ) [ 0000000000000000000000000111000]
add_ln334_1             (add              ) [ 0000000000000000000000000000000]
select_ln334_3          (select           ) [ 0000000000000000010000000111110]
ki_1                    (phi              ) [ 0000000000000000000000000111000]
wh_1                    (phi              ) [ 0000000000000000000000000111000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
select_ln332            (select           ) [ 0000000000000000000000000000000]
mul_ln332               (mul              ) [ 0000000000000000000000000100100]
trunc_ln338             (trunc            ) [ 0000000000000000000000000000000]
select_ln332_2          (select           ) [ 0000000000000000000000000000000]
icmp_ln336_1            (icmp             ) [ 0000000000000000000000000000000]
select_ln332_3          (select           ) [ 0000000000000000000000000000000]
add_ln334               (add              ) [ 0000000000000000000000000000000]
or_ln334                (or               ) [ 0000000000000000000000000000000]
select_ln334            (select           ) [ 0000000000000000000000000000000]
trunc_ln338_1           (trunc            ) [ 0000000000000000000000000000000]
select_ln334_1          (select           ) [ 0000000000000000000000000100110]
select_ln334_2          (select           ) [ 0000000000000000010000000111110]
empty_79                (trunc            ) [ 0000000000000000000000000100100]
add_ln336               (add              ) [ 0000000000000000010000000111110]
add_ln338               (add              ) [ 0000000000000000000000000000000]
zext_ln338              (zext             ) [ 0000000000000000000000000000000]
output_l1_0_addr_2      (getelementptr    ) [ 0000000000000000000000000100010]
output_l1_1_addr_2      (getelementptr    ) [ 0000000000000000000000000100010]
output_l1_2_addr_2      (getelementptr    ) [ 0000000000000000000000000100010]
output_l1_3_addr_2      (getelementptr    ) [ 0000000000000000000000000100010]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln336      (specloopname     ) [ 0000000000000000000000000000000]
output_l1_0_load        (load             ) [ 0000000000000000000000000000000]
output_l1_1_load        (load             ) [ 0000000000000000000000000000000]
output_l1_2_load        (load             ) [ 0000000000000000000000000000000]
output_l1_3_load        (load             ) [ 0000000000000000000000000000000]
p_Repl2_s               (mux              ) [ 0000000000000000000000000000000]
p_Repl2_cast            (zext             ) [ 0000000000000000000000000000000]
write_ln543             (write            ) [ 0000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000010000000111110]
ret_ln355               (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bias_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_l1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_l1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_l1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_l1_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_l2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_l2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_l2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_l2_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_l2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_l2_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_l2_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_l2_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bias_l1_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias_l1_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="bias_l1_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="bias_l1_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_240_1_VITIS_LOOP_242_2_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_253_4_VITIS_LOOP_255_5_VITIS_LOOP_257_6_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_255_5_VITIS_LOOP_257_6_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_K_OUTER_LOOP_C_OUTER_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_277_7_VITIS_LOOP_280_8_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc13"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_332_10_VITIS_LOOP_334_11_VITIS_LOOP_336_12_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_334_11_VITIS_LOOP_336_12_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="grp_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_in_V_read/1 bias_in_V_read_1/2 bias_in_V_read_2/3 bias_in_V_read_3/4 bias_in_V_read_4/5 bias_in_V_read_5/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="weight_in_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_in_V_read/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_in_V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_V_read/15 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln543_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln543/29 "/>
</bind>
</comp>

<comp id="179" class="1004" name="bias_l1_2_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="30" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_2_addr/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln244/7 bias_l1_2_load/17 "/>
</bind>
</comp>

<comp id="192" class="1004" name="bias_l1_1_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="30" slack="0"/>
<pin id="196" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_1_addr/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln244/7 bias_l1_1_load/17 "/>
</bind>
</comp>

<comp id="205" class="1004" name="bias_l1_0_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="30" slack="0"/>
<pin id="209" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_0_addr/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln244/7 bias_l1_0_load/17 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bias_l1_3_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="30" slack="0"/>
<pin id="222" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_3_addr/7 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln244/7 bias_l1_3_load/17 "/>
</bind>
</comp>

<comp id="231" class="1004" name="weight_l2_0_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_0_addr/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="weight_l2_1_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="9" slack="0"/>
<pin id="242" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_1_addr/10 "/>
</bind>
</comp>

<comp id="245" class="1004" name="weight_l2_2_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="9" slack="0"/>
<pin id="249" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_2_addr/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="weight_l2_3_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="9" slack="0"/>
<pin id="256" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_3_addr/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln250_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln250_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln250_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln250_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="data_l2_0_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_0_addr/15 "/>
</bind>
</comp>

<comp id="290" class="1004" name="data_l2_1_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_1_addr/15 "/>
</bind>
</comp>

<comp id="297" class="1004" name="data_l2_2_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="10" slack="0"/>
<pin id="301" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_2_addr/15 "/>
</bind>
</comp>

<comp id="304" class="1004" name="data_l2_3_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="10" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_3_addr/15 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln261_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/15 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln261_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/15 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln261_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/15 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln261_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/15 "/>
</bind>
</comp>

<comp id="335" class="1004" name="bias_l1_0_addr_1_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="30" slack="0"/>
<pin id="339" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_0_addr_1/17 "/>
</bind>
</comp>

<comp id="343" class="1004" name="bias_l1_1_addr_1_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="30" slack="0"/>
<pin id="347" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_1_addr_1/17 "/>
</bind>
</comp>

<comp id="351" class="1004" name="bias_l1_2_addr_1_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="30" slack="0"/>
<pin id="355" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_2_addr_1/17 "/>
</bind>
</comp>

<comp id="359" class="1004" name="bias_l1_3_addr_1_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="30" slack="0"/>
<pin id="363" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_3_addr_1/17 "/>
</bind>
</comp>

<comp id="367" class="1004" name="output_l1_0_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="9" slack="0"/>
<pin id="371" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_0_addr/22 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="4"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln288/22 output_l1_0_load/28 "/>
</bind>
</comp>

<comp id="380" class="1004" name="output_l1_1_addr_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="9" slack="0"/>
<pin id="384" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_1_addr/22 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="4"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln288/22 output_l1_1_load/28 "/>
</bind>
</comp>

<comp id="393" class="1004" name="output_l1_2_addr_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="9" slack="0"/>
<pin id="397" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_2_addr/22 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="4"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln288/22 output_l1_2_load/28 "/>
</bind>
</comp>

<comp id="406" class="1004" name="output_l1_3_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="9" slack="0"/>
<pin id="410" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_3_addr/22 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="4"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln288/22 output_l1_3_load/28 "/>
</bind>
</comp>

<comp id="419" class="1004" name="output_l1_0_addr_2_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="9" slack="0"/>
<pin id="423" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_0_addr_2/28 "/>
</bind>
</comp>

<comp id="427" class="1004" name="output_l1_1_addr_2_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="9" slack="0"/>
<pin id="431" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_1_addr_2/28 "/>
</bind>
</comp>

<comp id="435" class="1004" name="output_l1_2_addr_2_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="9" slack="0"/>
<pin id="439" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_2_addr_2/28 "/>
</bind>
</comp>

<comp id="443" class="1004" name="output_l1_3_addr_2_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="9" slack="0"/>
<pin id="447" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_3_addr_2/28 "/>
</bind>
</comp>

<comp id="451" class="1005" name="indvar_flatten_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="indvar_flatten_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="462" class="1005" name="ko_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="30" slack="1"/>
<pin id="464" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ko (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="ko_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="30" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko/6 "/>
</bind>
</comp>

<comp id="473" class="1005" name="ki_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="1"/>
<pin id="475" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="ki_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="3" slack="0"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/6 "/>
</bind>
</comp>

<comp id="484" class="1005" name="k_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="k_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="1" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/9 "/>
</bind>
</comp>

<comp id="495" class="1005" name="indvar_flatten24_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten24 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="indvar_flatten24_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="64" slack="0"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten24/12 "/>
</bind>
</comp>

<comp id="506" class="1005" name="co_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="30" slack="1"/>
<pin id="508" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="co_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="30" slack="0"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/12 "/>
</bind>
</comp>

<comp id="517" class="1005" name="indvar_flatten10_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="35" slack="1"/>
<pin id="519" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten10 (phireg) "/>
</bind>
</comp>

<comp id="521" class="1004" name="indvar_flatten10_phi_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="35" slack="0"/>
<pin id="525" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten10/12 "/>
</bind>
</comp>

<comp id="528" class="1005" name="ci_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="1"/>
<pin id="530" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="ci_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="3" slack="0"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/12 "/>
</bind>
</comp>

<comp id="539" class="1005" name="wh_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wh (phireg) "/>
</bind>
</comp>

<comp id="543" class="1004" name="wh_phi_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="32" slack="0"/>
<pin id="547" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wh/12 "/>
</bind>
</comp>

<comp id="550" class="1005" name="indvar_flatten42_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="60" slack="1"/>
<pin id="552" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten42 (phireg) "/>
</bind>
</comp>

<comp id="554" class="1004" name="indvar_flatten42_phi_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="557" dir="0" index="2" bw="60" slack="0"/>
<pin id="558" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten42/17 "/>
</bind>
</comp>

<comp id="561" class="1005" name="ko_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="30" slack="1"/>
<pin id="563" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ko_1 (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="ko_1_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="30" slack="0"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko_1/17 "/>
</bind>
</comp>

<comp id="572" class="1005" name="co_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="30" slack="1"/>
<pin id="574" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="co_1 (phireg) "/>
</bind>
</comp>

<comp id="576" class="1004" name="co_1_phi_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="2" bw="30" slack="1"/>
<pin id="580" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="581" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co_1/17 "/>
</bind>
</comp>

<comp id="584" class="1005" name="indvar_flatten31_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="1"/>
<pin id="586" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten31 (phireg) "/>
</bind>
</comp>

<comp id="588" class="1004" name="indvar_flatten31_phi_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="2" bw="64" slack="0"/>
<pin id="592" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten31/19 "/>
</bind>
</comp>

<comp id="595" class="1005" name="hi_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hi (phireg) "/>
</bind>
</comp>

<comp id="599" class="1004" name="hi_phi_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="32" slack="0"/>
<pin id="603" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hi/19 "/>
</bind>
</comp>

<comp id="606" class="1005" name="wi_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wi (phireg) "/>
</bind>
</comp>

<comp id="610" class="1004" name="wi_phi_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="32" slack="0"/>
<pin id="614" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wi/19 "/>
</bind>
</comp>

<comp id="617" class="1005" name="indvar_flatten63_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="1"/>
<pin id="619" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten63 (phireg) "/>
</bind>
</comp>

<comp id="621" class="1004" name="indvar_flatten63_phi_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="624" dir="0" index="2" bw="64" slack="0"/>
<pin id="625" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten63/25 "/>
</bind>
</comp>

<comp id="628" class="1005" name="k_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="30" slack="1"/>
<pin id="630" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="632" class="1004" name="k_1_phi_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="30" slack="0"/>
<pin id="636" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/25 "/>
</bind>
</comp>

<comp id="639" class="1005" name="indvar_flatten49_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="35" slack="1"/>
<pin id="641" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten49 (phireg) "/>
</bind>
</comp>

<comp id="643" class="1004" name="indvar_flatten49_phi_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="646" dir="0" index="2" bw="35" slack="0"/>
<pin id="647" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="648" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten49/25 "/>
</bind>
</comp>

<comp id="650" class="1005" name="ki_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="3"/>
<pin id="652" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="ki_1 (phireg) "/>
</bind>
</comp>

<comp id="654" class="1004" name="ki_1_phi_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="3"/>
<pin id="656" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="657" dir="0" index="2" bw="3" slack="0"/>
<pin id="658" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="659" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki_1/27 "/>
</bind>
</comp>

<comp id="661" class="1005" name="wh_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="3"/>
<pin id="663" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wh_1 (phireg) "/>
</bind>
</comp>

<comp id="665" class="1004" name="wh_1_phi_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="3"/>
<pin id="667" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="668" dir="0" index="2" bw="32" slack="0"/>
<pin id="669" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="670" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wh_1/27 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_dataflow_parent_loop_proc13_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="0" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="10"/>
<pin id="675" dir="0" index="2" bw="11" slack="0"/>
<pin id="676" dir="0" index="3" bw="11" slack="0"/>
<pin id="677" dir="0" index="4" bw="9" slack="3"/>
<pin id="678" dir="0" index="5" bw="10" slack="2"/>
<pin id="679" dir="0" index="6" bw="32" slack="0"/>
<pin id="680" dir="0" index="7" bw="10" slack="0"/>
<pin id="681" dir="0" index="8" bw="8" slack="0"/>
<pin id="682" dir="0" index="9" bw="8" slack="0"/>
<pin id="683" dir="0" index="10" bw="8" slack="0"/>
<pin id="684" dir="0" index="11" bw="8" slack="0"/>
<pin id="685" dir="0" index="12" bw="8" slack="0"/>
<pin id="686" dir="0" index="13" bw="8" slack="0"/>
<pin id="687" dir="0" index="14" bw="8" slack="0"/>
<pin id="688" dir="0" index="15" bw="8" slack="0"/>
<pin id="689" dir="0" index="16" bw="32" slack="0"/>
<pin id="690" dir="0" index="17" bw="32" slack="0"/>
<pin id="691" dir="0" index="18" bw="32" slack="0"/>
<pin id="692" dir="0" index="19" bw="32" slack="0"/>
<pin id="693" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln521/23 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_data_V_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="0"/>
<pin id="709" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="div29_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="30" slack="0"/>
<pin id="713" dir="0" index="1" bw="64" slack="0"/>
<pin id="714" dir="0" index="2" bw="3" slack="0"/>
<pin id="715" dir="0" index="3" bw="6" slack="0"/>
<pin id="716" dir="1" index="4" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div29_cast/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_data_V_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="0"/>
<pin id="723" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V_2/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln521_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="0"/>
<pin id="727" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln521/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_data_V_3_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="0"/>
<pin id="731" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V_3/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_data_V_4_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="0"/>
<pin id="735" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V_4/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_data_V_5_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V_5/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="30" slack="4"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="icmp_ln240_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="1"/>
<pin id="751" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln240_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240/6 "/>
</bind>
</comp>

<comp id="759" class="1004" name="icmp_ln242_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="3" slack="0"/>
<pin id="761" dir="0" index="1" bw="3" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln240_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="0" index="2" bw="3" slack="0"/>
<pin id="769" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln240/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="add_ln240_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="30" slack="0"/>
<pin id="776" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240_1/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="select_ln240_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="30" slack="0"/>
<pin id="782" dir="0" index="2" bw="30" slack="0"/>
<pin id="783" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln240_1/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln244_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="0"/>
<pin id="789" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln244/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln242_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="3" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln240_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="30" slack="1"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/7 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln708_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="0"/>
<pin id="806" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="5"/>
<pin id="814" dir="0" index="1" bw="32" slack="6"/>
<pin id="815" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="2"/>
<pin id="818" dir="0" index="1" bw="32" slack="2"/>
<pin id="819" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="mul41_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul41/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="icmp_ln247_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="1"/>
<pin id="829" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln247_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/9 "/>
</bind>
</comp>

<comp id="837" class="1004" name="lshr_ln_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="9" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="0" index="2" bw="3" slack="0"/>
<pin id="841" dir="0" index="3" bw="5" slack="0"/>
<pin id="842" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln250_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="trunc_ln708_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="0"/>
<pin id="853" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708_1/10 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln250_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="9" slack="1"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="div52_cast_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="30" slack="0"/>
<pin id="868" dir="0" index="1" bw="64" slack="7"/>
<pin id="869" dir="0" index="2" bw="3" slack="0"/>
<pin id="870" dir="0" index="3" bw="6" slack="0"/>
<pin id="871" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div52_cast/11 "/>
</bind>
</comp>

<comp id="875" class="1004" name="mul55_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="5"/>
<pin id="877" dir="0" index="1" bw="32" slack="5"/>
<pin id="878" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul55/11 "/>
</bind>
</comp>

<comp id="879" class="1004" name="empty_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="0"/>
<pin id="881" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="34" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="0" index="2" bw="1" slack="0"/>
<pin id="887" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="891" class="1004" name="bound8_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="34" slack="0"/>
<pin id="893" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound8/11 "/>
</bind>
</comp>

<comp id="895" class="1004" name="div52_cast_cast_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="30" slack="0"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div52_cast_cast/11 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_3_cast_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="34" slack="0"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/11 "/>
</bind>
</comp>

<comp id="903" class="1004" name="bound15_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="30" slack="0"/>
<pin id="905" dir="0" index="1" bw="34" slack="0"/>
<pin id="906" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound15/11 "/>
</bind>
</comp>

<comp id="909" class="1004" name="icmp_ln257_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/11 "/>
</bind>
</comp>

<comp id="915" class="1004" name="icmp_ln253_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="64" slack="0"/>
<pin id="917" dir="0" index="1" bw="64" slack="1"/>
<pin id="918" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253/12 "/>
</bind>
</comp>

<comp id="920" class="1004" name="add_ln253_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="64" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/12 "/>
</bind>
</comp>

<comp id="926" class="1004" name="icmp_ln255_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="35" slack="0"/>
<pin id="928" dir="0" index="1" bw="34" slack="1"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/12 "/>
</bind>
</comp>

<comp id="931" class="1004" name="select_ln253_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="0" index="2" bw="3" slack="0"/>
<pin id="935" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/12 "/>
</bind>
</comp>

<comp id="939" class="1004" name="add_ln253_1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="30" slack="0"/>
<pin id="942" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_1/12 "/>
</bind>
</comp>

<comp id="945" class="1004" name="select_ln253_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="30" slack="0"/>
<pin id="948" dir="0" index="2" bw="30" slack="0"/>
<pin id="949" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_1/12 "/>
</bind>
</comp>

<comp id="953" class="1004" name="trunc_ln253_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="30" slack="0"/>
<pin id="955" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253/12 "/>
</bind>
</comp>

<comp id="957" class="1004" name="trunc_ln261_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="3" slack="0"/>
<pin id="959" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261/12 "/>
</bind>
</comp>

<comp id="961" class="1004" name="select_ln253_2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="0" index="2" bw="2" slack="0"/>
<pin id="965" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_2/12 "/>
</bind>
</comp>

<comp id="969" class="1004" name="icmp_ln257_1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="1"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257_1/12 "/>
</bind>
</comp>

<comp id="974" class="1004" name="select_ln253_3_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="1"/>
<pin id="977" dir="0" index="2" bw="1" slack="0"/>
<pin id="978" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_3/12 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_ln255_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="3" slack="0"/>
<pin id="984" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255/12 "/>
</bind>
</comp>

<comp id="987" class="1004" name="or_ln255_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln255/12 "/>
</bind>
</comp>

<comp id="993" class="1004" name="select_ln255_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="0" index="2" bw="32" slack="0"/>
<pin id="997" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln255/12 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="trunc_ln261_1_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="3" slack="0"/>
<pin id="1003" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261_1/12 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="select_ln255_1_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="2" slack="0"/>
<pin id="1008" dir="0" index="2" bw="2" slack="0"/>
<pin id="1009" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln255_1/12 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="select_ln255_2_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="3" slack="0"/>
<pin id="1016" dir="0" index="2" bw="3" slack="0"/>
<pin id="1017" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln255_2/12 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="trunc_ln261_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="0"/>
<pin id="1023" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261_2/12 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="add_ln257_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/12 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="add_ln255_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="35" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255_1/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="select_ln255_3_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="0" index="2" bw="35" slack="0"/>
<pin id="1041" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln255_3/12 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="trunc_ln708_2_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="64" slack="0"/>
<pin id="1047" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708_2/15 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="zext_ln261_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="10" slack="0"/>
<pin id="1055" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/15 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln266_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="8"/>
<pin id="1062" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266/16 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="mul_ln266_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="0"/>
<pin id="1065" dir="0" index="1" bw="32" slack="0"/>
<pin id="1066" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln266/16 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="zext_ln266_1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="30" slack="10"/>
<pin id="1071" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266_1/16 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="zext_ln266_2_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="30" slack="2"/>
<pin id="1074" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266_2/16 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="mul_ln266_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="30" slack="0"/>
<pin id="1077" dir="0" index="1" bw="30" slack="0"/>
<pin id="1078" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln266_1/16 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="icmp_ln266_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="60" slack="0"/>
<pin id="1083" dir="0" index="1" bw="60" slack="1"/>
<pin id="1084" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln266/17 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln266_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="60" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln266/17 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="icmp_ln269_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="30" slack="0"/>
<pin id="1094" dir="0" index="1" bw="30" slack="3"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln269/17 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln266_1_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="30" slack="0"/>
<pin id="1100" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln266_1/17 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="select_ln266_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="30" slack="0"/>
<pin id="1106" dir="0" index="2" bw="30" slack="0"/>
<pin id="1107" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln266_1/17 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="trunc_ln266_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="30" slack="0"/>
<pin id="1113" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln266/17 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln266_3_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="30" slack="0"/>
<pin id="1117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266_3/17 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="mul118_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="9"/>
<pin id="1125" dir="0" index="1" bw="32" slack="9"/>
<pin id="1126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul118/17 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="trunc_ln332_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="0"/>
<pin id="1129" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln332/17 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_4_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="34" slack="0"/>
<pin id="1133" dir="0" index="1" bw="32" slack="0"/>
<pin id="1134" dir="0" index="2" bw="1" slack="0"/>
<pin id="1135" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="bound47_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="34" slack="0"/>
<pin id="1141" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound47/17 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="div29_cast_cast_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="30" slack="11"/>
<pin id="1145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div29_cast_cast/17 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_4_cast_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="34" slack="0"/>
<pin id="1148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/17 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="bound54_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="30" slack="0"/>
<pin id="1152" dir="0" index="1" bw="34" slack="0"/>
<pin id="1153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound54/17 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="icmp_ln336_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="0"/>
<pin id="1158" dir="0" index="1" bw="1" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336/17 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="select_ln266_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="0" index="2" bw="30" slack="1"/>
<pin id="1166" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln266/18 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="mul_ln266_2_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="9" slack="10"/>
<pin id="1171" dir="0" index="1" bw="9" slack="1"/>
<pin id="1172" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln266_2/18 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="trunc_ln269_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="30" slack="0"/>
<pin id="1175" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln269/18 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="conv88_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="0"/>
<pin id="1179" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv88/18 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="conv88_1_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="0"/>
<pin id="1183" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv88_1/18 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="conv88_2_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="0"/>
<pin id="1187" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv88_2/18 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="conv88_3_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="8" slack="0"/>
<pin id="1191" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv88_3/18 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="icmp_ln277_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="64" slack="0"/>
<pin id="1195" dir="0" index="1" bw="64" slack="3"/>
<pin id="1196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/19 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="add_ln277_1_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="64" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln277_1/19 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="icmp_ln280_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="0"/>
<pin id="1206" dir="0" index="1" bw="32" slack="11"/>
<pin id="1207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln280/19 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="select_ln277_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="0" index="2" bw="32" slack="0"/>
<pin id="1213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln277/19 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="add_ln277_2_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="32" slack="0"/>
<pin id="1220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln277_2/19 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="select_ln277_1_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="0"/>
<pin id="1225" dir="0" index="1" bw="32" slack="0"/>
<pin id="1226" dir="0" index="2" bw="32" slack="0"/>
<pin id="1227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln277_1/19 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="trunc_ln277_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="0"/>
<pin id="1233" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln277/19 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="empty_74_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="0"/>
<pin id="1237" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_74/19 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="add_ln280_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="32" slack="0"/>
<pin id="1242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/19 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="idxprom94_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="9" slack="0"/>
<pin id="1247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom94/22 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="empty_75_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="64" slack="13"/>
<pin id="1254" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_75/23 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="empty_76_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="64" slack="10"/>
<pin id="1258" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_76/23 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="empty_77_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="64" slack="12"/>
<pin id="1262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_77/23 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="empty_78_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="64" slack="11"/>
<pin id="1266" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_78/23 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="co_2_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="0"/>
<pin id="1270" dir="0" index="1" bw="30" slack="2"/>
<pin id="1271" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_2/23 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="icmp_ln332_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="64" slack="0"/>
<pin id="1275" dir="0" index="1" bw="64" slack="1"/>
<pin id="1276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln332/25 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="add_ln332_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="64" slack="0"/>
<pin id="1280" dir="0" index="1" bw="1" slack="0"/>
<pin id="1281" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332/25 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="icmp_ln334_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="35" slack="0"/>
<pin id="1286" dir="0" index="1" bw="34" slack="1"/>
<pin id="1287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln334/25 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="add_ln332_1_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="0"/>
<pin id="1291" dir="0" index="1" bw="30" slack="0"/>
<pin id="1292" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332_1/25 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="select_ln332_1_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="0"/>
<pin id="1297" dir="0" index="1" bw="30" slack="0"/>
<pin id="1298" dir="0" index="2" bw="30" slack="0"/>
<pin id="1299" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332_1/25 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="trunc_ln332_1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="30" slack="0"/>
<pin id="1305" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln332_1/25 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="add_ln334_1_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="0"/>
<pin id="1309" dir="0" index="1" bw="35" slack="0"/>
<pin id="1310" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln334_1/25 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="select_ln334_3_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="0"/>
<pin id="1315" dir="0" index="1" bw="1" slack="0"/>
<pin id="1316" dir="0" index="2" bw="35" slack="0"/>
<pin id="1317" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln334_3/25 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="select_ln332_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="2"/>
<pin id="1323" dir="0" index="1" bw="1" slack="0"/>
<pin id="1324" dir="0" index="2" bw="3" slack="0"/>
<pin id="1325" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332/27 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="trunc_ln338_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="3" slack="0"/>
<pin id="1330" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln338/27 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="select_ln332_2_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="2"/>
<pin id="1334" dir="0" index="1" bw="1" slack="0"/>
<pin id="1335" dir="0" index="2" bw="2" slack="0"/>
<pin id="1336" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332_2/27 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="icmp_ln336_1_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="0"/>
<pin id="1341" dir="0" index="1" bw="32" slack="3"/>
<pin id="1342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336_1/27 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="select_ln332_3_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="2"/>
<pin id="1346" dir="0" index="1" bw="1" slack="3"/>
<pin id="1347" dir="0" index="2" bw="1" slack="0"/>
<pin id="1348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332_3/27 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="add_ln334_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="0"/>
<pin id="1352" dir="0" index="1" bw="3" slack="0"/>
<pin id="1353" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln334/27 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="or_ln334_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="0"/>
<pin id="1358" dir="0" index="1" bw="1" slack="2"/>
<pin id="1359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln334/27 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="select_ln334_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="0" index="2" bw="32" slack="0"/>
<pin id="1365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln334/27 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="trunc_ln338_1_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="3" slack="0"/>
<pin id="1371" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln338_1/27 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="select_ln334_1_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="0"/>
<pin id="1375" dir="0" index="1" bw="2" slack="0"/>
<pin id="1376" dir="0" index="2" bw="2" slack="0"/>
<pin id="1377" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln334_1/27 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="select_ln334_2_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="0"/>
<pin id="1383" dir="0" index="1" bw="3" slack="0"/>
<pin id="1384" dir="0" index="2" bw="3" slack="0"/>
<pin id="1385" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln334_2/27 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="empty_79_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="0"/>
<pin id="1391" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_79/27 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="add_ln336_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="0"/>
<pin id="1395" dir="0" index="1" bw="32" slack="0"/>
<pin id="1396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln336/27 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="zext_ln338_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="9" slack="0"/>
<pin id="1401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln338/28 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="p_Repl2_s_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="0"/>
<pin id="1408" dir="0" index="1" bw="32" slack="0"/>
<pin id="1409" dir="0" index="2" bw="32" slack="0"/>
<pin id="1410" dir="0" index="3" bw="32" slack="0"/>
<pin id="1411" dir="0" index="4" bw="32" slack="0"/>
<pin id="1412" dir="0" index="5" bw="2" slack="2"/>
<pin id="1413" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Repl2_s/29 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="p_Repl2_cast_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="0"/>
<pin id="1421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_cast/29 "/>
</bind>
</comp>

<comp id="1424" class="1007" name="grp_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="10" slack="0"/>
<pin id="1426" dir="0" index="1" bw="10" slack="1"/>
<pin id="1427" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln253/12 add_ln261/14 "/>
</bind>
</comp>

<comp id="1431" class="1007" name="grp_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="9" slack="0"/>
<pin id="1433" dir="0" index="1" bw="9" slack="1"/>
<pin id="1434" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="1435" dir="0" index="3" bw="9" slack="2147483647"/>
<pin id="1436" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln277/19 mul_ln277/19 add93/21 "/>
</bind>
</comp>

<comp id="1439" class="1007" name="grp_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="9" slack="1"/>
<pin id="1441" dir="0" index="1" bw="9" slack="0"/>
<pin id="1442" dir="0" index="2" bw="9" slack="0"/>
<pin id="1443" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln332/25 add_ln338/27 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="tmp_data_V_1_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="6"/>
<pin id="1449" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="div29_cast_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="30" slack="4"/>
<pin id="1454" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="div29_cast "/>
</bind>
</comp>

<comp id="1459" class="1005" name="bias_in_V_read_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="64" slack="7"/>
<pin id="1461" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="bias_in_V_read_1 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="tmp_data_V_2_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="5"/>
<pin id="1467" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="bias_in_V_read_2_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="64" slack="12"/>
<pin id="1472" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="bias_in_V_read_2 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="trunc_ln521_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="9" slack="10"/>
<pin id="1477" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln521 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="tmp_data_V_3_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="8"/>
<pin id="1483" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="bias_in_V_read_3_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="64" slack="11"/>
<pin id="1491" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="bias_in_V_read_3 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="tmp_data_V_4_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="32" slack="5"/>
<pin id="1496" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="bias_in_V_read_4_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="64" slack="10"/>
<pin id="1502" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="bias_in_V_read_4 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="tmp_data_V_5_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="2"/>
<pin id="1507" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="tmp_2_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="32" slack="1"/>
<pin id="1514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="icmp_ln240_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="1"/>
<pin id="1519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln240 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="add_ln240_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="0"/>
<pin id="1523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln240 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="select_ln240_1_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="30" slack="0"/>
<pin id="1528" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="select_ln240_1 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="trunc_ln244_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="2" slack="1"/>
<pin id="1534" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln244 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="add_ln242_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="3" slack="0"/>
<pin id="1538" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln242 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="mul41_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="1"/>
<pin id="1543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul41 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="icmp_ln247_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="1" slack="1"/>
<pin id="1548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln247 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="add_ln247_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="32" slack="0"/>
<pin id="1552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln247 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="lshr_ln_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="9" slack="1"/>
<pin id="1557" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1560" class="1005" name="trunc_ln250_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="2" slack="1"/>
<pin id="1562" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln250 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="div52_cast_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="30" slack="2"/>
<pin id="1566" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="div52_cast "/>
</bind>
</comp>

<comp id="1570" class="1005" name="mul55_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="1"/>
<pin id="1572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul55 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="empty_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="10" slack="1"/>
<pin id="1577" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1580" class="1005" name="bound8_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="35" slack="1"/>
<pin id="1582" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="bound8 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="bound15_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="64" slack="1"/>
<pin id="1587" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound15 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="icmp_ln257_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="1" slack="1"/>
<pin id="1592" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln257 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="icmp_ln253_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="1" slack="1"/>
<pin id="1597" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln253 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="add_ln253_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="64" slack="0"/>
<pin id="1601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln253 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="select_ln253_1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="30" slack="0"/>
<pin id="1606" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="select_ln253_1 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="trunc_ln253_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="10" slack="1"/>
<pin id="1611" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln253 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="select_ln255_1_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="2" slack="3"/>
<pin id="1616" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln255_1 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="select_ln255_2_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="3" slack="0"/>
<pin id="1620" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln255_2 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="trunc_ln261_2_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="10" slack="2"/>
<pin id="1625" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln261_2 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="add_ln257_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="0"/>
<pin id="1630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln257 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="select_ln255_3_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="35" slack="0"/>
<pin id="1635" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opset="select_ln255_3 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="mul_ln266_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="64" slack="3"/>
<pin id="1640" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln266 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="mul_ln266_1_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="60" slack="1"/>
<pin id="1645" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln266_1 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="icmp_ln266_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="1" slack="1"/>
<pin id="1650" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln266 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="add_ln266_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="60" slack="0"/>
<pin id="1654" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="add_ln266 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="icmp_ln269_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="1"/>
<pin id="1659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln269 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="select_ln266_1_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="30" slack="0"/>
<pin id="1664" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="select_ln266_1 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="trunc_ln266_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="9" slack="1"/>
<pin id="1669" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln266 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="bias_l1_0_addr_1_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="9" slack="1"/>
<pin id="1675" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_0_addr_1 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="bias_l1_1_addr_1_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="9" slack="1"/>
<pin id="1680" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_1_addr_1 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="bias_l1_2_addr_1_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="9" slack="1"/>
<pin id="1685" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_2_addr_1 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="bias_l1_3_addr_1_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="9" slack="1"/>
<pin id="1690" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_3_addr_1 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="mul118_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="32" slack="3"/>
<pin id="1695" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul118 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="trunc_ln332_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="9" slack="1"/>
<pin id="1700" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln332 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="bound47_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="35" slack="1"/>
<pin id="1705" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="bound47 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="bound54_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="64" slack="1"/>
<pin id="1710" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound54 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="icmp_ln336_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="1" slack="3"/>
<pin id="1715" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln336 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="select_ln266_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="30" slack="2"/>
<pin id="1720" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="select_ln266 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="mul_ln266_2_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="9" slack="1"/>
<pin id="1725" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln266_2 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="trunc_ln269_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="10" slack="2"/>
<pin id="1730" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln269 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="conv88_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="4"/>
<pin id="1735" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv88 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="conv88_1_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="32" slack="4"/>
<pin id="1740" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv88_1 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="conv88_2_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="32" slack="4"/>
<pin id="1745" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv88_2 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="conv88_3_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="32" slack="4"/>
<pin id="1750" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv88_3 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="icmp_ln277_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="1"/>
<pin id="1755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln277 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="add_ln277_1_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="64" slack="0"/>
<pin id="1759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln277_1 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="select_ln277_1_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="32" slack="0"/>
<pin id="1764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln277_1 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="empty_74_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="9" slack="2"/>
<pin id="1769" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="empty_74 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="add_ln280_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="32" slack="0"/>
<pin id="1774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln280 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="empty_75_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="11" slack="1"/>
<pin id="1779" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_75 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="empty_76_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="11" slack="1"/>
<pin id="1784" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="empty_77_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="32" slack="1"/>
<pin id="1789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_77 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="empty_78_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="10" slack="1"/>
<pin id="1794" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_78 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="co_2_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="30" slack="1"/>
<pin id="1799" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="co_2 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="icmp_ln332_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="1" slack="1"/>
<pin id="1804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln332 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="add_ln332_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="64" slack="0"/>
<pin id="1808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln332 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="icmp_ln334_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="1" slack="2"/>
<pin id="1813" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln334 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="select_ln332_1_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="30" slack="0"/>
<pin id="1821" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="select_ln332_1 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="trunc_ln332_1_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="9" slack="1"/>
<pin id="1826" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln332_1 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="select_ln334_3_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="35" slack="0"/>
<pin id="1831" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opset="select_ln334_3 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="select_ln334_1_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="2" slack="2"/>
<pin id="1836" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln334_1 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="select_ln334_2_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="3" slack="0"/>
<pin id="1841" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln334_2 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="empty_79_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="9" slack="1"/>
<pin id="1846" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_79 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="add_ln336_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="32" slack="0"/>
<pin id="1851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln336 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="output_l1_0_addr_2_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="9" slack="1"/>
<pin id="1856" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_0_addr_2 "/>
</bind>
</comp>

<comp id="1859" class="1005" name="output_l1_1_addr_2_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="9" slack="1"/>
<pin id="1861" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_1_addr_2 "/>
</bind>
</comp>

<comp id="1864" class="1005" name="output_l1_2_addr_2_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="9" slack="1"/>
<pin id="1866" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_2_addr_2 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="output_l1_3_addr_2_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="9" slack="1"/>
<pin id="1871" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_3_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="152" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="98" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="98" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="98" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="98" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="98" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="98" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="98" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="98" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="245" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="238" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="231" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="252" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="98" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="98" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="98" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="98" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="297" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="290" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="283" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="304" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="98" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="335" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="98" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="98" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="98" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="359" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="372"><net_src comp="8" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="98" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="10" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="98" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="12" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="98" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="14" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="98" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="8" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="98" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="419" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="432"><net_src comp="10" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="98" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="427" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="440"><net_src comp="12" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="98" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="435" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="448"><net_src comp="14" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="98" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="443" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="66" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="68" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="56" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="498"><net_src comp="98" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="66" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="110" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="56" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="124" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="66" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="66" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="576" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="587"><net_src comp="98" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="56" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="595" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="56" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="606" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="98" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="66" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="642"><net_src comp="110" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="649"><net_src comp="639" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="653"><net_src comp="68" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="660"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="56" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="661" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="694"><net_src comp="140" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="695"><net_src comp="16" pin="0"/><net_sink comp="672" pin=8"/></net>

<net id="696"><net_src comp="18" pin="0"/><net_sink comp="672" pin=9"/></net>

<net id="697"><net_src comp="20" pin="0"/><net_sink comp="672" pin=10"/></net>

<net id="698"><net_src comp="22" pin="0"/><net_sink comp="672" pin=11"/></net>

<net id="699"><net_src comp="24" pin="0"/><net_sink comp="672" pin=12"/></net>

<net id="700"><net_src comp="26" pin="0"/><net_sink comp="672" pin=13"/></net>

<net id="701"><net_src comp="28" pin="0"/><net_sink comp="672" pin=14"/></net>

<net id="702"><net_src comp="30" pin="0"/><net_sink comp="672" pin=15"/></net>

<net id="703"><net_src comp="14" pin="0"/><net_sink comp="672" pin=16"/></net>

<net id="704"><net_src comp="12" pin="0"/><net_sink comp="672" pin=17"/></net>

<net id="705"><net_src comp="10" pin="0"/><net_sink comp="672" pin=18"/></net>

<net id="706"><net_src comp="8" pin="0"/><net_sink comp="672" pin=19"/></net>

<net id="710"><net_src comp="154" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="42" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="154" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="44" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="720"><net_src comp="46" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="724"><net_src comp="154" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="154" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="154" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="154" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="154" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="62" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="64" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="455" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="455" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="74" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="477" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="78" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="759" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="68" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="477" pin="4"/><net_sink comp="765" pin=2"/></net>

<net id="777"><net_src comp="80" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="466" pin="4"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="759" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="466" pin="4"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="765" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="765" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="86" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="797" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="807"><net_src comp="154" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="811"><net_src comp="804" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="824"><net_src comp="816" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="812" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="488" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="488" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="74" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="100" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="488" pin="4"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="44" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="102" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="850"><net_src comp="488" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="160" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="857"><net_src comp="851" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="858"><net_src comp="851" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="862"><net_src comp="859" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="872"><net_src comp="42" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="44" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="874"><net_src comp="46" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="882"><net_src comp="875" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="108" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="875" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="64" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="883" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="866" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="883" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="895" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="899" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="875" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="56" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="499" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="924"><net_src comp="499" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="112" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="521" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="936"><net_src comp="926" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="68" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="532" pin="4"/><net_sink comp="931" pin=2"/></net>

<net id="943"><net_src comp="80" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="510" pin="4"/><net_sink comp="939" pin=1"/></net>

<net id="950"><net_src comp="926" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="510" pin="4"/><net_sink comp="945" pin=2"/></net>

<net id="956"><net_src comp="945" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="532" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="966"><net_src comp="926" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="64" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="957" pin="1"/><net_sink comp="961" pin=2"/></net>

<net id="973"><net_src comp="543" pin="4"/><net_sink comp="969" pin=0"/></net>

<net id="979"><net_src comp="926" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="969" pin="2"/><net_sink comp="974" pin=2"/></net>

<net id="985"><net_src comp="86" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="931" pin="3"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="974" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="926" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="998"><net_src comp="987" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="56" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="543" pin="4"/><net_sink comp="993" pin=2"/></net>

<net id="1004"><net_src comp="981" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1010"><net_src comp="974" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="1001" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1012"><net_src comp="961" pin="3"/><net_sink comp="1005" pin=2"/></net>

<net id="1018"><net_src comp="974" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="981" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1020"><net_src comp="931" pin="3"/><net_sink comp="1013" pin=2"/></net>

<net id="1024"><net_src comp="993" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="993" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="74" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="521" pin="4"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="114" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1042"><net_src comp="926" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="114" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1044"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=2"/></net>

<net id="1048"><net_src comp="166" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1051"><net_src comp="1045" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="1052"><net_src comp="1045" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1056"><net_src comp="1053" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1059"><net_src comp="1053" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1067"><net_src comp="1060" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="1060" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1079"><net_src comp="1072" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1069" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="554" pin="4"/><net_sink comp="1081" pin=0"/></net>

<net id="1090"><net_src comp="554" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="126" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="576" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="80" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="565" pin="4"/><net_sink comp="1097" pin=1"/></net>

<net id="1108"><net_src comp="1092" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="565" pin="4"/><net_sink comp="1103" pin=2"/></net>

<net id="1114"><net_src comp="1103" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="1103" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1121"><net_src comp="1115" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1122"><net_src comp="1115" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1130"><net_src comp="1123" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1136"><net_src comp="108" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="1123" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1138"><net_src comp="64" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1142"><net_src comp="1131" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1149"><net_src comp="1131" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="1143" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="1123" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="56" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1167"><net_src comp="66" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1168"><net_src comp="572" pin="1"/><net_sink comp="1162" pin=2"/></net>

<net id="1176"><net_src comp="1162" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="212" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="199" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="186" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="225" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1197"><net_src comp="588" pin="4"/><net_sink comp="1193" pin=0"/></net>

<net id="1202"><net_src comp="588" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="112" pin="0"/><net_sink comp="1198" pin=1"/></net>

<net id="1208"><net_src comp="610" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1214"><net_src comp="1204" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1215"><net_src comp="56" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1216"><net_src comp="610" pin="4"/><net_sink comp="1209" pin=2"/></net>

<net id="1221"><net_src comp="74" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="599" pin="4"/><net_sink comp="1217" pin=1"/></net>

<net id="1228"><net_src comp="1204" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1229"><net_src comp="1217" pin="2"/><net_sink comp="1223" pin=1"/></net>

<net id="1230"><net_src comp="599" pin="4"/><net_sink comp="1223" pin=2"/></net>

<net id="1234"><net_src comp="1223" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="1209" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1243"><net_src comp="74" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1209" pin="3"/><net_sink comp="1239" pin=1"/></net>

<net id="1248"><net_src comp="1245" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1251"><net_src comp="1245" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1255"><net_src comp="1252" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="1259"><net_src comp="1256" pin="1"/><net_sink comp="672" pin=3"/></net>

<net id="1263"><net_src comp="1260" pin="1"/><net_sink comp="672" pin=6"/></net>

<net id="1267"><net_src comp="1264" pin="1"/><net_sink comp="672" pin=7"/></net>

<net id="1272"><net_src comp="80" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1277"><net_src comp="621" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1282"><net_src comp="621" pin="4"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="112" pin="0"/><net_sink comp="1278" pin=1"/></net>

<net id="1288"><net_src comp="643" pin="4"/><net_sink comp="1284" pin=0"/></net>

<net id="1293"><net_src comp="80" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="632" pin="4"/><net_sink comp="1289" pin=1"/></net>

<net id="1300"><net_src comp="1284" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1301"><net_src comp="1289" pin="2"/><net_sink comp="1295" pin=1"/></net>

<net id="1302"><net_src comp="632" pin="4"/><net_sink comp="1295" pin=2"/></net>

<net id="1306"><net_src comp="1295" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1311"><net_src comp="114" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="643" pin="4"/><net_sink comp="1307" pin=1"/></net>

<net id="1318"><net_src comp="1284" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1319"><net_src comp="114" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1320"><net_src comp="1307" pin="2"/><net_sink comp="1313" pin=2"/></net>

<net id="1326"><net_src comp="68" pin="0"/><net_sink comp="1321" pin=1"/></net>

<net id="1327"><net_src comp="654" pin="4"/><net_sink comp="1321" pin=2"/></net>

<net id="1331"><net_src comp="654" pin="4"/><net_sink comp="1328" pin=0"/></net>

<net id="1337"><net_src comp="64" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1338"><net_src comp="1328" pin="1"/><net_sink comp="1332" pin=2"/></net>

<net id="1343"><net_src comp="665" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1349"><net_src comp="1339" pin="2"/><net_sink comp="1344" pin=2"/></net>

<net id="1354"><net_src comp="86" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1355"><net_src comp="1321" pin="3"/><net_sink comp="1350" pin=1"/></net>

<net id="1360"><net_src comp="1344" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1366"><net_src comp="1356" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1367"><net_src comp="56" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1368"><net_src comp="665" pin="4"/><net_sink comp="1361" pin=2"/></net>

<net id="1372"><net_src comp="1350" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1378"><net_src comp="1344" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1379"><net_src comp="1369" pin="1"/><net_sink comp="1373" pin=1"/></net>

<net id="1380"><net_src comp="1332" pin="3"/><net_sink comp="1373" pin=2"/></net>

<net id="1386"><net_src comp="1344" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1387"><net_src comp="1350" pin="2"/><net_sink comp="1381" pin=1"/></net>

<net id="1388"><net_src comp="1321" pin="3"/><net_sink comp="1381" pin=2"/></net>

<net id="1392"><net_src comp="1361" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1397"><net_src comp="74" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1398"><net_src comp="1361" pin="3"/><net_sink comp="1393" pin=1"/></net>

<net id="1402"><net_src comp="1399" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1405"><net_src comp="1399" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1414"><net_src comp="150" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1415"><net_src comp="374" pin="3"/><net_sink comp="1406" pin=1"/></net>

<net id="1416"><net_src comp="387" pin="3"/><net_sink comp="1406" pin=2"/></net>

<net id="1417"><net_src comp="400" pin="3"/><net_sink comp="1406" pin=3"/></net>

<net id="1418"><net_src comp="413" pin="3"/><net_sink comp="1406" pin=4"/></net>

<net id="1422"><net_src comp="1406" pin="6"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1429"><net_src comp="953" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1430"><net_src comp="1424" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1437"><net_src comp="1231" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1438"><net_src comp="1431" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1444"><net_src comp="1303" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1445"><net_src comp="1389" pin="1"/><net_sink comp="1439" pin=2"/></net>

<net id="1446"><net_src comp="1439" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1450"><net_src comp="707" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1455"><net_src comp="711" pin="4"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1458"><net_src comp="1452" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1462"><net_src comp="154" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1468"><net_src comp="721" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1473"><net_src comp="154" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1478"><net_src comp="725" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1484"><net_src comp="729" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1486"><net_src comp="1481" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1487"><net_src comp="1481" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1488"><net_src comp="1481" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1492"><net_src comp="154" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1497"><net_src comp="733" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1503"><net_src comp="154" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1508"><net_src comp="737" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1511"><net_src comp="1505" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1515"><net_src comp="741" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1520"><net_src comp="748" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1524"><net_src comp="753" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1529"><net_src comp="779" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1535"><net_src comp="787" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1539"><net_src comp="791" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1544"><net_src comp="820" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1549"><net_src comp="826" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1553"><net_src comp="831" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1558"><net_src comp="837" pin="4"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1563"><net_src comp="847" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1567"><net_src comp="866" pin="4"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1569"><net_src comp="1564" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1573"><net_src comp="875" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1578"><net_src comp="879" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="1583"><net_src comp="891" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1588"><net_src comp="903" pin="2"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1593"><net_src comp="909" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1598"><net_src comp="915" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1602"><net_src comp="920" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1607"><net_src comp="945" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1612"><net_src comp="953" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1617"><net_src comp="1005" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1621"><net_src comp="1013" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1626"><net_src comp="1021" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1631"><net_src comp="1025" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1636"><net_src comp="1037" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1641"><net_src comp="1063" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1646"><net_src comp="1075" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1651"><net_src comp="1081" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1655"><net_src comp="1086" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="1660"><net_src comp="1092" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1665"><net_src comp="1103" pin="3"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="1670"><net_src comp="1111" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1672"><net_src comp="1667" pin="1"/><net_sink comp="672" pin=4"/></net>

<net id="1676"><net_src comp="335" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1681"><net_src comp="343" pin="3"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1686"><net_src comp="351" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1691"><net_src comp="359" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1696"><net_src comp="1123" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1701"><net_src comp="1127" pin="1"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1706"><net_src comp="1139" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1711"><net_src comp="1150" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1716"><net_src comp="1156" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="1721"><net_src comp="1162" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1726"><net_src comp="1169" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1731"><net_src comp="1173" pin="1"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="672" pin=5"/></net>

<net id="1736"><net_src comp="1177" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1741"><net_src comp="1181" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1746"><net_src comp="1185" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1751"><net_src comp="1189" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1756"><net_src comp="1193" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1760"><net_src comp="1198" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1765"><net_src comp="1223" pin="3"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="1770"><net_src comp="1235" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1775"><net_src comp="1239" pin="2"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="1780"><net_src comp="1252" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="1785"><net_src comp="1256" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="672" pin=3"/></net>

<net id="1790"><net_src comp="1260" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="672" pin=6"/></net>

<net id="1795"><net_src comp="1264" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="672" pin=7"/></net>

<net id="1800"><net_src comp="1268" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1805"><net_src comp="1273" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1809"><net_src comp="1278" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="1814"><net_src comp="1284" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1816"><net_src comp="1811" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1817"><net_src comp="1811" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1818"><net_src comp="1811" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1822"><net_src comp="1295" pin="3"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="1827"><net_src comp="1303" pin="1"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1832"><net_src comp="1313" pin="3"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="1837"><net_src comp="1373" pin="3"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="1406" pin=5"/></net>

<net id="1842"><net_src comp="1381" pin="3"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="1847"><net_src comp="1389" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1852"><net_src comp="1393" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="1857"><net_src comp="419" pin="3"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1862"><net_src comp="427" pin="3"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1867"><net_src comp="435" pin="3"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1872"><net_src comp="443" pin="3"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="413" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {29 }
	Port: output_l1_0 | {22 23 24 }
	Port: output_l1_1 | {22 23 24 }
	Port: output_l1_2 | {22 23 24 }
	Port: output_l1_3 | {22 23 24 }
	Port: weight_l2_0 | {10 }
	Port: weight_l2_1 | {10 }
	Port: weight_l2_2 | {10 }
	Port: weight_l2_3 | {10 }
	Port: data_l2_0 | {15 }
	Port: data_l2_1 | {15 }
	Port: data_l2_2 | {15 }
	Port: data_l2_3 | {15 }
	Port: bias_l1_0 | {7 }
	Port: bias_l1_1 | {7 }
	Port: bias_l1_2 | {7 }
	Port: bias_l1_3 | {7 }
 - Input state : 
	Port: Conv_sysarr_dbbuf : bias_in_V | {1 2 3 4 5 7 }
	Port: Conv_sysarr_dbbuf : weight_in_V | {10 }
	Port: Conv_sysarr_dbbuf : data_in_V | {15 }
	Port: Conv_sysarr_dbbuf : output_l1_0 | {23 24 28 29 }
	Port: Conv_sysarr_dbbuf : output_l1_1 | {23 24 28 29 }
	Port: Conv_sysarr_dbbuf : output_l1_2 | {23 24 28 29 }
	Port: Conv_sysarr_dbbuf : output_l1_3 | {23 24 28 29 }
	Port: Conv_sysarr_dbbuf : weight_l2_0 | {23 24 }
	Port: Conv_sysarr_dbbuf : weight_l2_1 | {23 24 }
	Port: Conv_sysarr_dbbuf : weight_l2_2 | {23 24 }
	Port: Conv_sysarr_dbbuf : weight_l2_3 | {23 24 }
	Port: Conv_sysarr_dbbuf : data_l2_0 | {23 24 }
	Port: Conv_sysarr_dbbuf : data_l2_1 | {23 24 }
	Port: Conv_sysarr_dbbuf : data_l2_2 | {23 24 }
	Port: Conv_sysarr_dbbuf : data_l2_3 | {23 24 }
	Port: Conv_sysarr_dbbuf : bias_l1_0 | {17 18 }
	Port: Conv_sysarr_dbbuf : bias_l1_1 | {17 18 }
	Port: Conv_sysarr_dbbuf : bias_l1_2 | {17 18 }
	Port: Conv_sysarr_dbbuf : bias_l1_3 | {17 18 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		icmp_ln240 : 1
		add_ln240 : 1
		br_ln240 : 2
		icmp_ln242 : 1
		select_ln240 : 2
		add_ln240_1 : 1
		select_ln240_1 : 2
		trunc_ln244 : 3
		switch_ln244 : 4
		add_ln242 : 3
	State 7
		bias_l1_2_addr : 1
		store_ln244 : 1
		bias_l1_1_addr : 1
		store_ln244 : 1
		bias_l1_0_addr : 1
		store_ln244 : 1
		bias_l1_3_addr : 1
		store_ln244 : 1
	State 8
		mul41 : 1
	State 9
		icmp_ln247 : 1
		add_ln247 : 1
		br_ln247 : 2
		lshr_ln : 1
		trunc_ln250 : 1
		switch_ln250 : 2
	State 10
		weight_l2_0_addr : 1
		weight_l2_1_addr : 1
		weight_l2_2_addr : 1
		weight_l2_3_addr : 1
		store_ln250 : 2
		store_ln250 : 2
		store_ln250 : 2
		store_ln250 : 2
	State 11
		empty : 1
		tmp_3 : 1
		bound8 : 2
		div52_cast_cast : 1
		tmp_3_cast : 2
		bound15 : 3
		icmp_ln257 : 1
	State 12
		icmp_ln253 : 1
		add_ln253 : 1
		br_ln253 : 2
		icmp_ln255 : 1
		select_ln253 : 2
		add_ln253_1 : 1
		select_ln253_1 : 2
		trunc_ln253 : 3
		mul_ln253 : 4
		trunc_ln261 : 1
		select_ln253_2 : 2
		icmp_ln257_1 : 1
		select_ln253_3 : 2
		add_ln255 : 3
		or_ln255 : 3
		select_ln255 : 3
		trunc_ln261_1 : 4
		select_ln255_1 : 5
		select_ln255_2 : 4
		trunc_ln261_2 : 4
		switch_ln261 : 6
		add_ln257 : 4
		add_ln255_1 : 1
		select_ln255_3 : 2
	State 13
	State 14
		add_ln261 : 1
	State 15
		zext_ln261 : 1
		data_l2_0_addr : 2
		data_l2_1_addr : 2
		data_l2_2_addr : 2
		data_l2_3_addr : 2
		store_ln261 : 3
		store_ln261 : 3
		store_ln261 : 3
		store_ln261 : 3
	State 16
		mul_ln266 : 1
		mul_ln266_1 : 1
	State 17
		icmp_ln266 : 1
		add_ln266 : 1
		br_ln266 : 2
		icmp_ln269 : 1
		add_ln266_1 : 1
		select_ln266_1 : 2
		trunc_ln266 : 3
		zext_ln266_3 : 3
		bias_l1_0_addr_1 : 4
		bias_l1_0_load : 5
		bias_l1_1_addr_1 : 4
		bias_l1_1_load : 5
		bias_l1_2_addr_1 : 4
		bias_l1_2_load : 5
		bias_l1_3_addr_1 : 4
		bias_l1_3_load : 5
		trunc_ln332 : 1
		tmp_4 : 1
		bound47 : 2
		tmp_4_cast : 2
		bound54 : 3
		icmp_ln336 : 1
	State 18
		trunc_ln269 : 1
		conv88 : 1
		conv88_1 : 1
		conv88_2 : 1
		conv88_3 : 1
	State 19
		icmp_ln277 : 1
		add_ln277_1 : 1
		br_ln277 : 2
		icmp_ln280 : 1
		select_ln277 : 2
		add_ln277_2 : 1
		select_ln277_1 : 2
		trunc_ln277 : 3
		add_ln277 : 4
		mul_ln277 : 5
		empty_74 : 3
		add_ln280 : 3
	State 20
	State 21
		add93 : 1
	State 22
		idxprom94 : 1
		output_l1_0_addr : 2
		store_ln288 : 3
		output_l1_1_addr : 2
		store_ln288 : 3
		output_l1_2_addr : 2
		store_ln288 : 3
		output_l1_3_addr : 2
		store_ln288 : 3
	State 23
		call_ln521 : 1
	State 24
	State 25
		icmp_ln332 : 1
		add_ln332 : 1
		br_ln332 : 2
		icmp_ln334 : 1
		add_ln332_1 : 1
		select_ln332_1 : 2
		trunc_ln332_1 : 3
		mul_ln332 : 4
		add_ln334_1 : 1
		select_ln334_3 : 2
	State 26
	State 27
		select_ln332 : 1
		trunc_ln338 : 1
		select_ln332_2 : 2
		icmp_ln336_1 : 1
		select_ln332_3 : 2
		add_ln334 : 2
		or_ln334 : 3
		select_ln334 : 3
		trunc_ln338_1 : 3
		select_ln334_1 : 4
		select_ln334_2 : 3
		empty_79 : 4
		add_ln338 : 5
		add_ln336 : 4
	State 28
		zext_ln338 : 1
		output_l1_0_addr_2 : 2
		output_l1_0_load : 3
		output_l1_1_addr_2 : 2
		output_l1_1_load : 3
		output_l1_2_addr_2 : 2
		output_l1_2_load : 3
		output_l1_3_addr_2 : 2
		output_l1_3_load : 3
	State 29
		p_Repl2_s : 1
		p_Repl2_cast : 2
		write_ln543 : 3
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc13_fu_672 |    8    |    28   | 32.0445 |   3838  |   2466  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            add_ln240_fu_753            |    0    |    0    |    0    |    0    |    39   |
|          |           add_ln240_1_fu_773           |    0    |    0    |    0    |    0    |    37   |
|          |            add_ln242_fu_791            |    0    |    0    |    0    |    0    |    11   |
|          |            add_ln247_fu_831            |    0    |    0    |    0    |    0    |    39   |
|          |            add_ln253_fu_920            |    0    |    0    |    0    |    0    |    71   |
|          |           add_ln253_1_fu_939           |    0    |    0    |    0    |    0    |    37   |
|          |            add_ln255_fu_981            |    0    |    0    |    0    |    0    |    11   |
|          |            add_ln257_fu_1025           |    0    |    0    |    0    |    0    |    39   |
|          |           add_ln255_1_fu_1031          |    0    |    0    |    0    |    0    |    42   |
|    add   |            add_ln266_fu_1086           |    0    |    0    |    0    |    0    |    67   |
|          |           add_ln266_1_fu_1097          |    0    |    0    |    0    |    0    |    37   |
|          |           add_ln277_1_fu_1198          |    0    |    0    |    0    |    0    |    71   |
|          |           add_ln277_2_fu_1217          |    0    |    0    |    0    |    0    |    39   |
|          |            add_ln280_fu_1239           |    0    |    0    |    0    |    0    |    39   |
|          |              co_2_fu_1268              |    0    |    0    |    0    |    0    |    37   |
|          |            add_ln332_fu_1278           |    0    |    0    |    0    |    0    |    71   |
|          |           add_ln332_1_fu_1289          |    0    |    0    |    0    |    0    |    37   |
|          |           add_ln334_1_fu_1307          |    0    |    0    |    0    |    0    |    42   |
|          |            add_ln334_fu_1350           |    0    |    0    |    0    |    0    |    11   |
|          |            add_ln336_fu_1393           |    0    |    0    |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |           select_ln240_fu_765          |    0    |    0    |    0    |    0    |    3    |
|          |          select_ln240_1_fu_779         |    0    |    0    |    0    |    0    |    30   |
|          |           select_ln253_fu_931          |    0    |    0    |    0    |    0    |    3    |
|          |          select_ln253_1_fu_945         |    0    |    0    |    0    |    0    |    30   |
|          |          select_ln253_2_fu_961         |    0    |    0    |    0    |    0    |    2    |
|          |          select_ln253_3_fu_974         |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln255_fu_993          |    0    |    0    |    0    |    0    |    32   |
|          |         select_ln255_1_fu_1005         |    0    |    0    |    0    |    0    |    2    |
|          |         select_ln255_2_fu_1013         |    0    |    0    |    0    |    0    |    3    |
|          |         select_ln255_3_fu_1037         |    0    |    0    |    0    |    0    |    35   |
|  select  |         select_ln266_1_fu_1103         |    0    |    0    |    0    |    0    |    30   |
|          |          select_ln266_fu_1162          |    0    |    0    |    0    |    0    |    30   |
|          |          select_ln277_fu_1209          |    0    |    0    |    0    |    0    |    32   |
|          |         select_ln277_1_fu_1223         |    0    |    0    |    0    |    0    |    32   |
|          |         select_ln332_1_fu_1295         |    0    |    0    |    0    |    0    |    30   |
|          |         select_ln334_3_fu_1313         |    0    |    0    |    0    |    0    |    35   |
|          |          select_ln332_fu_1321          |    0    |    0    |    0    |    0    |    3    |
|          |         select_ln332_2_fu_1332         |    0    |    0    |    0    |    0    |    2    |
|          |         select_ln332_3_fu_1344         |    0    |    0    |    0    |    0    |    2    |
|          |          select_ln334_fu_1361          |    0    |    0    |    0    |    0    |    32   |
|          |         select_ln334_1_fu_1373         |    0    |    0    |    0    |    0    |    2    |
|          |         select_ln334_2_fu_1381         |    0    |    0    |    0    |    0    |    3    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            icmp_ln240_fu_748           |    0    |    0    |    0    |    0    |    20   |
|          |            icmp_ln242_fu_759           |    0    |    0    |    0    |    0    |    9    |
|          |            icmp_ln247_fu_826           |    0    |    0    |    0    |    0    |    20   |
|          |            icmp_ln257_fu_909           |    0    |    0    |    0    |    0    |    20   |
|          |            icmp_ln253_fu_915           |    0    |    0    |    0    |    0    |    29   |
|          |            icmp_ln255_fu_926           |    0    |    0    |    0    |    0    |    21   |
|          |           icmp_ln257_1_fu_969          |    0    |    0    |    0    |    0    |    20   |
|   icmp   |           icmp_ln266_fu_1081           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_ln269_fu_1092           |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln336_fu_1156           |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln277_fu_1193           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_ln280_fu_1204           |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln332_fu_1273           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_ln334_fu_1284           |    0    |    0    |    0    |    0    |    21   |
|          |          icmp_ln336_1_fu_1339          |    0    |    0    |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |               tmp_fu_812               |    0    |    3    |    0    |    0    |    20   |
|          |               tmp1_fu_816              |    0    |    3    |    0    |    0    |    20   |
|          |              mul41_fu_820              |    0    |    3    |    0    |    0    |    20   |
|          |              mul55_fu_875              |    0    |    3    |    0    |    0    |    20   |
|    mul   |             bound15_fu_903             |    0    |    4    |    0    |    0    |    22   |
|          |            mul_ln266_fu_1063           |    0    |    4    |    0    |    0    |    20   |
|          |           mul_ln266_1_fu_1075          |    0    |    4    |    0    |    0    |    30   |
|          |             mul118_fu_1123             |    0    |    3    |    0    |    0    |    20   |
|          |             bound54_fu_1150            |    0    |    4    |    0    |    0    |    22   |
|          |           mul_ln266_2_fu_1169          |    0    |    0    |    0    |    0    |    49   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|    mux   |            p_Repl2_s_fu_1406           |    0    |    0    |    0    |    0    |    17   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|    or    |             or_ln255_fu_987            |    0    |    0    |    0    |    0    |    2    |
|          |            or_ln334_fu_1356            |    0    |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|  muladd  |               grp_fu_1424              |    0    |    1    |    0    |    0    |    0    |
|          |               grp_fu_1439              |    0    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| addmuladd|               grp_fu_1431              |    0    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |             grp_read_fu_154            |    0    |    0    |    0    |    0    |    0    |
|   read   |      weight_in_V_read_read_fu_160      |    0    |    0    |    0    |    0    |    0    |
|          |       data_in_V_read_read_fu_166       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   write  |        write_ln543_write_fu_172        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_data_V_1_fu_707          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_data_V_2_fu_721          |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln521_fu_725           |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_data_V_3_fu_729          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_data_V_4_fu_733          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_data_V_5_fu_737          |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln244_fu_787           |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_fu_804           |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln250_fu_847           |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_1_fu_851          |    0    |    0    |    0    |    0    |    0    |
|          |              empty_fu_879              |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln253_fu_953           |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln261_fu_957           |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln261_1_fu_1001         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln261_2_fu_1021         |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_2_fu_1045         |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln266_fu_1111          |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln332_fu_1127          |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln269_fu_1173          |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln277_fu_1231          |    0    |    0    |    0    |    0    |    0    |
|          |            empty_74_fu_1235            |    0    |    0    |    0    |    0    |    0    |
|          |            empty_75_fu_1252            |    0    |    0    |    0    |    0    |    0    |
|          |            empty_76_fu_1256            |    0    |    0    |    0    |    0    |    0    |
|          |            empty_77_fu_1260            |    0    |    0    |    0    |    0    |    0    |
|          |            empty_78_fu_1264            |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln332_1_fu_1303         |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln338_fu_1328          |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln338_1_fu_1369         |    0    |    0    |    0    |    0    |    0    |
|          |            empty_79_fu_1389            |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            div29_cast_fu_711           |    0    |    0    |    0    |    0    |    0    |
|partselect|             lshr_ln_fu_837             |    0    |    0    |    0    |    0    |    0    |
|          |            div52_cast_fu_866           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |              tmp_2_fu_741              |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|              tmp_3_fu_883              |    0    |    0    |    0    |    0    |    0    |
|          |              tmp_4_fu_1131             |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            zext_ln240_fu_797           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln250_fu_859           |    0    |    0    |    0    |    0    |    0    |
|          |              bound8_fu_891             |    0    |    0    |    0    |    0    |    0    |
|          |         div52_cast_cast_fu_895         |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_3_cast_fu_899           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln261_fu_1053           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln266_fu_1060           |    0    |    0    |    0    |    0    |    0    |
|   zext   |          zext_ln266_1_fu_1069          |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln266_2_fu_1072          |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln266_3_fu_1115          |    0    |    0    |    0    |    0    |    0    |
|          |             bound47_fu_1139            |    0    |    0    |    0    |    0    |    0    |
|          |         div29_cast_cast_fu_1143        |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_4_cast_fu_1146           |    0    |    0    |    0    |    0    |    0    |
|          |            idxprom94_fu_1245           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln338_fu_1399           |    0    |    0    |    0    |    0    |    0    |
|          |          p_Repl2_cast_fu_1419          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |             conv88_fu_1177             |    0    |    0    |    0    |    0    |    0    |
|   sext   |            conv88_1_fu_1181            |    0    |    0    |    0    |    0    |    0    |
|          |            conv88_2_fu_1185            |    0    |    0    |    0    |    0    |    0    |
|          |            conv88_3_fu_1189            |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                        |    8    |    62   | 32.0445 |   3838  |   4248  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
| bias_l1_0 |    1   |    0   |    0   |
| bias_l1_1 |    1   |    0   |    0   |
| bias_l1_2 |    1   |    0   |    0   |
| bias_l1_3 |    1   |    0   |    0   |
| data_l2_0 |    1   |    0   |    0   |
| data_l2_1 |    1   |    0   |    0   |
| data_l2_2 |    1   |    0   |    0   |
| data_l2_3 |    1   |    0   |    0   |
|output_l1_0|    2   |    0   |    0   |
|output_l1_1|    2   |    0   |    0   |
|output_l1_2|    2   |    0   |    0   |
|output_l1_3|    2   |    0   |    0   |
|weight_l2_0|    1   |    0   |    0   |
|weight_l2_1|    1   |    0   |    0   |
|weight_l2_2|    1   |    0   |    0   |
|weight_l2_3|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   20   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln240_reg_1521    |   32   |
|     add_ln242_reg_1536    |    3   |
|     add_ln247_reg_1550    |   32   |
|     add_ln253_reg_1599    |   64   |
|     add_ln257_reg_1628    |   32   |
|     add_ln266_reg_1652    |   60   |
|    add_ln277_1_reg_1757   |   64   |
|     add_ln280_reg_1772    |   32   |
|     add_ln332_reg_1806    |   64   |
|     add_ln336_reg_1849    |   32   |
| bias_in_V_read_1_reg_1459 |   64   |
| bias_in_V_read_2_reg_1470 |   64   |
| bias_in_V_read_3_reg_1489 |   64   |
| bias_in_V_read_4_reg_1500 |   64   |
| bias_l1_0_addr_1_reg_1673 |    9   |
| bias_l1_1_addr_1_reg_1678 |    9   |
| bias_l1_2_addr_1_reg_1683 |    9   |
| bias_l1_3_addr_1_reg_1688 |    9   |
|      bound15_reg_1585     |   64   |
|      bound47_reg_1703     |   35   |
|      bound54_reg_1708     |   64   |
|      bound8_reg_1580      |   35   |
|         ci_reg_528        |    3   |
|        co_1_reg_572       |   30   |
|       co_2_reg_1797       |   30   |
|         co_reg_506        |   30   |
|     conv88_1_reg_1738     |   32   |
|     conv88_2_reg_1743     |   32   |
|     conv88_3_reg_1748     |   32   |
|      conv88_reg_1733      |   32   |
|    div29_cast_reg_1452    |   30   |
|    div52_cast_reg_1564    |   30   |
|     empty_74_reg_1767     |    9   |
|     empty_75_reg_1777     |   11   |
|     empty_76_reg_1782     |   11   |
|     empty_77_reg_1787     |   32   |
|     empty_78_reg_1792     |   10   |
|     empty_79_reg_1844     |    9   |
|       empty_reg_1575      |   10   |
|         hi_reg_595        |   32   |
|    icmp_ln240_reg_1517    |    1   |
|    icmp_ln247_reg_1546    |    1   |
|    icmp_ln253_reg_1595    |    1   |
|    icmp_ln257_reg_1590    |    1   |
|    icmp_ln266_reg_1648    |    1   |
|    icmp_ln269_reg_1657    |    1   |
|    icmp_ln277_reg_1753    |    1   |
|    icmp_ln332_reg_1802    |    1   |
|    icmp_ln334_reg_1811    |    1   |
|    icmp_ln336_reg_1713    |    1   |
|  indvar_flatten10_reg_517 |   35   |
|  indvar_flatten24_reg_495 |   64   |
|  indvar_flatten31_reg_584 |   64   |
|  indvar_flatten42_reg_550 |   60   |
|  indvar_flatten49_reg_639 |   35   |
|  indvar_flatten63_reg_617 |   64   |
|   indvar_flatten_reg_451  |   32   |
|        k_1_reg_628        |   30   |
|         k_reg_484         |   32   |
|        ki_1_reg_650       |    3   |
|         ki_reg_473        |    3   |
|        ko_1_reg_561       |   30   |
|         ko_reg_462        |   30   |
|      lshr_ln_reg_1555     |    9   |
|      mul118_reg_1693      |   32   |
|       mul41_reg_1541      |   32   |
|       mul55_reg_1570      |   32   |
|    mul_ln266_1_reg_1643   |   60   |
|    mul_ln266_2_reg_1723   |    9   |
|     mul_ln266_reg_1638    |   64   |
|output_l1_0_addr_2_reg_1854|    9   |
|output_l1_1_addr_2_reg_1859|    9   |
|output_l1_2_addr_2_reg_1864|    9   |
|output_l1_3_addr_2_reg_1869|    9   |
|  select_ln240_1_reg_1526  |   30   |
|  select_ln253_1_reg_1604  |   30   |
|  select_ln255_1_reg_1614  |    2   |
|  select_ln255_2_reg_1618  |    3   |
|  select_ln255_3_reg_1633  |   35   |
|  select_ln266_1_reg_1662  |   30   |
|   select_ln266_reg_1718   |   30   |
|  select_ln277_1_reg_1762  |   32   |
|  select_ln332_1_reg_1819  |   30   |
|  select_ln334_1_reg_1834  |    2   |
|  select_ln334_2_reg_1839  |    3   |
|  select_ln334_3_reg_1829  |   35   |
|       tmp_2_reg_1512      |   32   |
|   tmp_data_V_1_reg_1447   |   32   |
|   tmp_data_V_2_reg_1465   |   32   |
|   tmp_data_V_3_reg_1481   |   32   |
|   tmp_data_V_4_reg_1494   |   32   |
|   tmp_data_V_5_reg_1505   |   32   |
|    trunc_ln244_reg_1532   |    2   |
|    trunc_ln250_reg_1560   |    2   |
|    trunc_ln253_reg_1609   |   10   |
|   trunc_ln261_2_reg_1623  |   10   |
|    trunc_ln266_reg_1667   |    9   |
|    trunc_ln269_reg_1728   |   10   |
|   trunc_ln332_1_reg_1824  |    9   |
|    trunc_ln332_reg_1698   |    9   |
|    trunc_ln521_reg_1475   |    9   |
|        wh_1_reg_661       |   32   |
|         wh_reg_539        |   32   |
|         wi_reg_606        |   32   |
+---------------------------+--------+
|           Total           |  2696  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_186           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_199           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_212           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_225           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_374           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_387           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_400           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_413           |  p0  |   3  |   9  |   27   ||    15   |
|              co_1_reg_572              |  p0  |   2  |  30  |   60   ||    9    |
| grp_dataflow_parent_loop_proc13_fu_672 |  p2  |   2  |  11  |   22   ||    9    |
| grp_dataflow_parent_loop_proc13_fu_672 |  p3  |   2  |  11  |   22   ||    9    |
| grp_dataflow_parent_loop_proc13_fu_672 |  p6  |   2  |  32  |   64   ||    9    |
| grp_dataflow_parent_loop_proc13_fu_672 |  p7  |   2  |  10  |   20   ||    9    |
|               grp_fu_1424              |  p0  |   3  |  10  |   30   ||    15   |
|               grp_fu_1431              |  p0  |   2  |   9  |   18   ||    9    |
|               grp_fu_1431              |  p1  |   2  |   9  |   18   ||    9    |
|               grp_fu_1439              |  p0  |   2  |   9  |   18   ||    9    |
|               grp_fu_1439              |  p1  |   2  |   9  |   18   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   506  || 10.9822 ||   216   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   62   |   32   |  3838  |  4248  |
|   Memory  |   20   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   216  |
|  Register |    -   |    -   |    -   |  2696  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   28   |   62   |   43   |  6534  |  4464  |
+-----------+--------+--------+--------+--------+--------+
