<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › bfa › bfa_ioc_cb.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>bfa_ioc_cb.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2005-2010 Brocade Communications Systems, Inc.</span>
<span class="cm"> * All rights reserved</span>
<span class="cm"> * www.brocade.com</span>
<span class="cm"> *</span>
<span class="cm"> * Linux driver for Brocade Fibre Channel Host Bus Adapter.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License (GPL) Version 2 as</span>
<span class="cm"> * published by the Free Software Foundation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;bfad_drv.h&quot;</span>
<span class="cp">#include &quot;bfa_ioc.h&quot;</span>
<span class="cp">#include &quot;bfi_reg.h&quot;</span>
<span class="cp">#include &quot;bfa_defs.h&quot;</span>

<span class="n">BFA_TRC_FILE</span><span class="p">(</span><span class="n">CNA</span><span class="p">,</span> <span class="n">IOC_CB</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * forward declarations</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bfa_boolean_t</span> <span class="n">bfa_ioc_cb_firmware_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bfa_ioc_cb_firmware_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bfa_ioc_cb_reg_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bfa_ioc_cb_map_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bfa_ioc_cb_isr_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">,</span> <span class="n">bfa_boolean_t</span> <span class="n">msix</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bfa_ioc_cb_notify_fail</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bfa_ioc_cb_ownership_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>
<span class="k">static</span> <span class="n">bfa_boolean_t</span> <span class="n">bfa_ioc_cb_sync_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bfa_ioc_cb_sync_join</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bfa_ioc_cb_sync_leave</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">bfa_ioc_cb_sync_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>
<span class="k">static</span> <span class="n">bfa_boolean_t</span> <span class="n">bfa_ioc_cb_sync_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">bfa_ioc_hwif_s</span> <span class="n">hwif_cb</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Called from bfa_ioc_attach() to map asic specific calls.</span>
<span class="cm"> */</span>
<span class="kt">void</span>
<span class="nf">bfa_ioc_set_cb_hwif</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_pll_init</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_pll_init</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_firmware_lock</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_firmware_lock</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_firmware_unlock</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_firmware_unlock</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_reg_init</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_reg_init</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_map_port</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_map_port</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_isr_mode_set</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_isr_mode_set</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_notify_fail</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_notify_fail</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_ownership_reset</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_ownership_reset</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_sync_start</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_sync_start</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_sync_join</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_sync_join</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_sync_leave</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_sync_leave</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_sync_ack</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_sync_ack</span><span class="p">;</span>
	<span class="n">hwif_cb</span><span class="p">.</span><span class="n">ioc_sync_complete</span> <span class="o">=</span> <span class="n">bfa_ioc_cb_sync_complete</span><span class="p">;</span>

	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_hwif</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hwif_cb</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Return true if firmware of current driver matches the running firmware.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bfa_boolean_t</span>
<span class="nf">bfa_ioc_cb_firmware_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">BFA_TRUE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfa_ioc_cb_firmware_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Notify other functions on HB failure.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfa_ioc_cb_notify_fail</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0U</span><span class="p">,</span> <span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">err_set</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">err_set</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Host to LPU mailbox message addresses</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">u32</span> <span class="n">hfn_mbox</span><span class="p">,</span> <span class="n">lpu_mbox</span><span class="p">,</span> <span class="n">hfn_pgn</span><span class="p">;</span> <span class="p">}</span> <span class="n">iocreg_fnreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">HOSTFN0_LPU_MBOX0_0</span><span class="p">,</span> <span class="n">LPU_HOSTFN0_MBOX0_0</span><span class="p">,</span> <span class="n">HOST_PAGE_NUM_FN0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">HOSTFN1_LPU_MBOX0_8</span><span class="p">,</span> <span class="n">LPU_HOSTFN1_MBOX0_8</span><span class="p">,</span> <span class="n">HOST_PAGE_NUM_FN1</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Host &lt;-&gt; LPU mailbox command/status registers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">u32</span> <span class="n">hfn</span><span class="p">,</span> <span class="n">lpu</span><span class="p">;</span> <span class="p">}</span> <span class="n">iocreg_mbcmd</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="p">{</span> <span class="n">HOSTFN0_LPU0_CMD_STAT</span><span class="p">,</span> <span class="n">LPU0_HOSTFN0_CMD_STAT</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">HOSTFN1_LPU1_CMD_STAT</span><span class="p">,</span> <span class="n">LPU1_HOSTFN1_CMD_STAT</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfa_ioc_cb_reg_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">rb</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">pcifn</span> <span class="o">=</span> <span class="n">bfa_ioc_pcifn</span><span class="p">(</span><span class="n">ioc</span><span class="p">);</span>

	<span class="n">rb</span> <span class="o">=</span> <span class="n">bfa_ioc_bar0</span><span class="p">(</span><span class="n">ioc</span><span class="p">);</span>

	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">hfn_mbox</span> <span class="o">=</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">iocreg_fnreg</span><span class="p">[</span><span class="n">pcifn</span><span class="p">].</span><span class="n">hfn_mbox</span><span class="p">;</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">lpu_mbox</span> <span class="o">=</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">iocreg_fnreg</span><span class="p">[</span><span class="n">pcifn</span><span class="p">].</span><span class="n">lpu_mbox</span><span class="p">;</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">host_page_num_fn</span> <span class="o">=</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">iocreg_fnreg</span><span class="p">[</span><span class="n">pcifn</span><span class="p">].</span><span class="n">hfn_pgn</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ioc</span><span class="o">-&gt;</span><span class="n">port_id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">heartbeat</span> <span class="o">=</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">BFA_IOC0_HBEAT_REG</span><span class="p">;</span>
		<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">ioc_fwstate</span> <span class="o">=</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">BFA_IOC0_STATE_REG</span><span class="p">;</span>
		<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">alt_ioc_fwstate</span> <span class="o">=</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">BFA_IOC1_STATE_REG</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">heartbeat</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">BFA_IOC1_HBEAT_REG</span><span class="p">);</span>
		<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">ioc_fwstate</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">BFA_IOC1_STATE_REG</span><span class="p">);</span>
		<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">alt_ioc_fwstate</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">BFA_IOC0_STATE_REG</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Host &lt;-&gt; LPU mailbox command/status registers</span>
<span class="cm">	 */</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">hfn_mbox_cmd</span> <span class="o">=</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">iocreg_mbcmd</span><span class="p">[</span><span class="n">pcifn</span><span class="p">].</span><span class="n">hfn</span><span class="p">;</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">lpu_mbox_cmd</span> <span class="o">=</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">iocreg_mbcmd</span><span class="p">[</span><span class="n">pcifn</span><span class="p">].</span><span class="n">lpu</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * PSS control registers</span>
<span class="cm">	 */</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">pss_ctl_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">PSS_CTL_REG</span><span class="p">);</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">pss_err_status_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">PSS_ERR_STATUS_REG</span><span class="p">);</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">app_pll_fast_ctl_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_LCLK_CTL_REG</span><span class="p">);</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">app_pll_slow_ctl_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_SCLK_CTL_REG</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * IOC semaphore registers and serialization</span>
<span class="cm">	 */</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">ioc_sem_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">HOST_SEM0_REG</span><span class="p">);</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">ioc_init_sem_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">HOST_SEM2_REG</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * sram memory access</span>
<span class="cm">	 */</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">smem_page_start</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">PSS_SMEM_PAGE_START</span><span class="p">);</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">smem_pg0</span> <span class="o">=</span> <span class="n">BFI_IOC_SMEM_PG0_CB</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * err set reg : for notification of hb failure</span>
<span class="cm">	 */</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">err_set</span> <span class="o">=</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">ERR_SET_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Initialize IOC to port mapping.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfa_ioc_cb_map_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * For crossbow, port id is same as pci function.</span>
<span class="cm">	 */</span>
	<span class="n">ioc</span><span class="o">-&gt;</span><span class="n">port_id</span> <span class="o">=</span> <span class="n">bfa_ioc_pcifn</span><span class="p">(</span><span class="n">ioc</span><span class="p">);</span>

	<span class="n">bfa_trc</span><span class="p">(</span><span class="n">ioc</span><span class="p">,</span> <span class="n">ioc</span><span class="o">-&gt;</span><span class="n">port_id</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set interrupt mode for a function: INTX or MSIX</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfa_ioc_cb_isr_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">,</span> <span class="n">bfa_boolean_t</span> <span class="n">msix</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Synchronized IOC failure processing routines</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bfa_boolean_t</span>
<span class="nf">bfa_ioc_cb_sync_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">bfa_ioc_cb_sync_complete</span><span class="p">(</span><span class="n">ioc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Cleanup hw semaphore and usecnt registers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfa_ioc_cb_ownership_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read the hw sem reg to make sure that it is locked</span>
<span class="cm">	 * before we clear it. If it is not locked, writing 1</span>
<span class="cm">	 * will lock it instead of clearing it.</span>
<span class="cm">	 */</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">ioc_sem_reg</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">ioc_sem_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Synchronized IOC failure processing routines</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfa_ioc_cb_sync_join</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfa_ioc_cb_sync_leave</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfa_ioc_cb_sync_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">BFI_IOC_FAIL</span><span class="p">,</span> <span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">ioc_fwstate</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bfa_boolean_t</span>
<span class="nf">bfa_ioc_cb_sync_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfa_ioc_s</span> <span class="o">*</span><span class="n">ioc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">fwstate</span><span class="p">,</span> <span class="n">alt_fwstate</span><span class="p">;</span>
	<span class="n">fwstate</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">ioc_fwstate</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * At this point, this IOC is hoding the hw sem in the</span>
<span class="cm">	 * start path (fwcheck) OR in the disable/enable path</span>
<span class="cm">	 * OR to check if the other IOC has acknowledged failure.</span>
<span class="cm">	 *</span>
<span class="cm">	 * So, this IOC can be in UNINIT, INITING, DISABLED, FAIL</span>
<span class="cm">	 * or in MEMTEST states. In a normal scenario, this IOC</span>
<span class="cm">	 * can not be in OP state when this function is called.</span>
<span class="cm">	 *</span>
<span class="cm">	 * However, this IOC could still be in OP state when</span>
<span class="cm">	 * the OS driver is starting up, if the OptROM code has</span>
<span class="cm">	 * left it in that state.</span>
<span class="cm">	 *</span>
<span class="cm">	 * If we had marked this IOC&#39;s fwstate as BFI_IOC_FAIL</span>
<span class="cm">	 * in the failure case and now, if the fwstate is not</span>
<span class="cm">	 * BFI_IOC_FAIL it implies that the other PCI fn have</span>
<span class="cm">	 * reinitialized the ASIC or this IOC got disabled, so</span>
<span class="cm">	 * return TRUE.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fwstate</span> <span class="o">==</span> <span class="n">BFI_IOC_UNINIT</span> <span class="o">||</span>
		<span class="n">fwstate</span> <span class="o">==</span> <span class="n">BFI_IOC_INITING</span> <span class="o">||</span>
		<span class="n">fwstate</span> <span class="o">==</span> <span class="n">BFI_IOC_DISABLED</span> <span class="o">||</span>
		<span class="n">fwstate</span> <span class="o">==</span> <span class="n">BFI_IOC_MEMTEST</span> <span class="o">||</span>
		<span class="n">fwstate</span> <span class="o">==</span> <span class="n">BFI_IOC_OP</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">BFA_TRUE</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">alt_fwstate</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioc</span><span class="o">-&gt;</span><span class="n">ioc_regs</span><span class="p">.</span><span class="n">alt_ioc_fwstate</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">alt_fwstate</span> <span class="o">==</span> <span class="n">BFI_IOC_FAIL</span> <span class="o">||</span>
			<span class="n">alt_fwstate</span> <span class="o">==</span> <span class="n">BFI_IOC_DISABLED</span> <span class="o">||</span>
			<span class="n">alt_fwstate</span> <span class="o">==</span> <span class="n">BFI_IOC_UNINIT</span> <span class="o">||</span>
			<span class="n">alt_fwstate</span> <span class="o">==</span> <span class="n">BFI_IOC_INITING</span> <span class="o">||</span>
			<span class="n">alt_fwstate</span> <span class="o">==</span> <span class="n">BFI_IOC_MEMTEST</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">BFA_TRUE</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="n">BFA_FALSE</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">bfa_status_t</span>
<span class="nf">bfa_ioc_cb_pll_init</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">rb</span><span class="p">,</span> <span class="k">enum</span> <span class="n">bfi_asic_mode</span> <span class="n">fcmode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span>	<span class="n">pll_sclk</span><span class="p">,</span> <span class="n">pll_fclk</span><span class="p">;</span>

	<span class="n">pll_sclk</span> <span class="o">=</span> <span class="n">__APP_PLL_SCLK_ENABLE</span> <span class="o">|</span> <span class="n">__APP_PLL_SCLK_LRESETN</span> <span class="o">|</span>
		<span class="n">__APP_PLL_SCLK_P0_1</span><span class="p">(</span><span class="mi">3U</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">__APP_PLL_SCLK_JITLMT0_1</span><span class="p">(</span><span class="mi">3U</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">__APP_PLL_SCLK_CNTLMT0_1</span><span class="p">(</span><span class="mi">3U</span><span class="p">);</span>
	<span class="n">pll_fclk</span> <span class="o">=</span> <span class="n">__APP_PLL_LCLK_ENABLE</span> <span class="o">|</span> <span class="n">__APP_PLL_LCLK_LRESETN</span> <span class="o">|</span>
		<span class="n">__APP_PLL_LCLK_RSEL200500</span> <span class="o">|</span> <span class="n">__APP_PLL_LCLK_P0_1</span><span class="p">(</span><span class="mi">3U</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">__APP_PLL_LCLK_JITLMT0_1</span><span class="p">(</span><span class="mi">3U</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">__APP_PLL_LCLK_CNTLMT0_1</span><span class="p">(</span><span class="mi">3U</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">BFI_IOC_UNINIT</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">BFA_IOC0_STATE_REG</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">BFI_IOC_UNINIT</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">BFA_IOC1_STATE_REG</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffffU</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">HOSTFN0_INT_MSK</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffffU</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">HOSTFN1_INT_MSK</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffffU</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">HOSTFN0_INT_STATUS</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffffU</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">HOSTFN1_INT_STATUS</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffffU</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">HOSTFN0_INT_MSK</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffffU</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">HOSTFN1_INT_MSK</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">__APP_PLL_SCLK_LOGIC_SOFT_RESET</span><span class="p">,</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_SCLK_CTL_REG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">__APP_PLL_SCLK_BYPASS</span> <span class="o">|</span> <span class="n">__APP_PLL_SCLK_LOGIC_SOFT_RESET</span><span class="p">,</span>
			<span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_SCLK_CTL_REG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">__APP_PLL_LCLK_LOGIC_SOFT_RESET</span><span class="p">,</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_LCLK_CTL_REG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">__APP_PLL_LCLK_BYPASS</span> <span class="o">|</span> <span class="n">__APP_PLL_LCLK_LOGIC_SOFT_RESET</span><span class="p">,</span>
			<span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_LCLK_CTL_REG</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">__APP_PLL_SCLK_LOGIC_SOFT_RESET</span><span class="p">,</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_SCLK_CTL_REG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">__APP_PLL_LCLK_LOGIC_SOFT_RESET</span><span class="p">,</span> <span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_LCLK_CTL_REG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">pll_sclk</span> <span class="o">|</span> <span class="n">__APP_PLL_SCLK_LOGIC_SOFT_RESET</span><span class="p">,</span>
			<span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_SCLK_CTL_REG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">pll_fclk</span> <span class="o">|</span> <span class="n">__APP_PLL_LCLK_LOGIC_SOFT_RESET</span><span class="p">,</span>
			<span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_LCLK_CTL_REG</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">2000</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffffU</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">HOSTFN0_INT_STATUS</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffffU</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">HOSTFN1_INT_STATUS</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">pll_sclk</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_SCLK_CTL_REG</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">pll_fclk</span><span class="p">,</span> <span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">APP_PLL_LCLK_CTL_REG</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">BFA_STATUS_OK</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
