INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/seq_det_mealy/seq_det_mealy.srcs/sources_1/new/seq_det_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_det_mealy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/seq_det_mealy/seq_det_mealy.srcs/sim_1/new/seq_det_mealy_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_det_moore_tb
