Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 30 02:33:04 2020
| Host         : DESKTOP-GMD0H7K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaSystem_timing_summary_routed.rpt -pb vgaSystem_timing_summary_routed.pb -rpx vgaSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[10].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[11].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[12].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[13].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[14].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[15].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[16].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[17].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[18].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[19].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[1].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[20].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[21].aclk/fclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: scene/genblk1[22].aclk/fclk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: scene/genblk1[23].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[24].aclk/fclk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/genblk1[25].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[2].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[3].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[4].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[5].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[6].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[7].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[8].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[9].aclk/fclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.742      -19.831                     17                  848        0.152        0.000                      0                  848        4.500        0.000                       0                   388  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.742      -19.831                     17                  848        0.152        0.000                      0                  848        4.500        0.000                       0                   388  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -5.742ns,  Total Violation      -19.831ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.742ns  (required time - arrival time)
  Source:                 scene/center_y_player_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 10.179ns (64.874%)  route 5.511ns (35.126%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.566     5.087    scene/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  scene/center_y_player_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  scene/center_y_player_reg[5]/Q
                         net (fo=9, routed)           0.632     6.138    scene/player/Q[2]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.299     6.437 r  scene/player/out1_i_8__1/O
                         net (fo=1, routed)           0.000     6.437    scene/player/out1_i_8__1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.970 r  scene/player/out1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.970    scene/player/out1_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.209 r  scene/player/out1_i_1/O[2]
                         net (fo=72, routed)          0.976     8.185    scene/player/out1_i_1_n_5
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213    12.398 r  scene/player/out1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.400    scene/player/out1__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.918 r  scene/player/out1__1/P[2]
                         net (fo=2, routed)           0.821    14.740    scene/player/p_1_in[19]
    SLICE_X11Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.125 r  scene/player/rgb_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    15.125    scene/player/rgb_reg_reg[7]_i_243_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.459 r  scene/player/rgb_reg_reg[7]_i_239/O[1]
                         net (fo=1, routed)           0.773    16.232    player/out1__5[21]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.303    16.535 r  rgb_reg[7]_i_168/O
                         net (fo=1, routed)           0.000    16.535    scene/player/rgb_reg[7]_i_44[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.068 r  scene/player/rgb_reg_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.068    scene/player/rgb_reg_reg[7]_i_99_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.383 r  scene/player/rgb_reg_reg[7]_i_50/O[3]
                         net (fo=2, routed)           0.964    18.347    scene/out00_in_1[27]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.307    18.654 r  scene/rgb_reg[7]_i_17/O
                         net (fo=1, routed)           0.000    18.654    scene/player/rgb_reg[7]_i_2_0[1]
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.187 f  scene/player/rgb_reg_reg[7]_i_4/CO[3]
                         net (fo=3, routed)           0.939    20.127    scene/monster2/CO[0]
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.124    20.251 r  scene/monster2/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.403    20.654    scene/monster2/rgb_reg[7]_i_2_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.124    20.778 r  scene/monster2/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    20.778    scene/monster2_n_66
    SLICE_X9Y28          FDRE                                         r  scene/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.438    14.779    scene/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  scene/rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)        0.032    15.036    scene/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -20.778    
  -------------------------------------------------------------------
                         slack                                 -5.742    

Slack (VIOLATED) :        -5.615ns  (required time - arrival time)
  Source:                 scene/center_y_player_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.562ns  (logic 10.179ns (65.408%)  route 5.383ns (34.592%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.566     5.087    scene/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  scene/center_y_player_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  scene/center_y_player_reg[5]/Q
                         net (fo=9, routed)           0.632     6.138    scene/player/Q[2]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.299     6.437 r  scene/player/out1_i_8__1/O
                         net (fo=1, routed)           0.000     6.437    scene/player/out1_i_8__1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.970 r  scene/player/out1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.970    scene/player/out1_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.209 r  scene/player/out1_i_1/O[2]
                         net (fo=72, routed)          0.976     8.185    scene/player/out1_i_1_n_5
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213    12.398 r  scene/player/out1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.400    scene/player/out1__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.918 r  scene/player/out1__1/P[2]
                         net (fo=2, routed)           0.821    14.740    scene/player/p_1_in[19]
    SLICE_X11Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.125 r  scene/player/rgb_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    15.125    scene/player/rgb_reg_reg[7]_i_243_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.459 r  scene/player/rgb_reg_reg[7]_i_239/O[1]
                         net (fo=1, routed)           0.773    16.232    player/out1__5[21]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.303    16.535 r  rgb_reg[7]_i_168/O
                         net (fo=1, routed)           0.000    16.535    scene/player/rgb_reg[7]_i_44[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.068 r  scene/player/rgb_reg_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.068    scene/player/rgb_reg_reg[7]_i_99_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.383 r  scene/player/rgb_reg_reg[7]_i_50/O[3]
                         net (fo=2, routed)           0.964    18.347    scene/out00_in_1[27]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.307    18.654 r  scene/rgb_reg[7]_i_17/O
                         net (fo=1, routed)           0.000    18.654    scene/player/rgb_reg[7]_i_2_0[1]
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.187 f  scene/player/rgb_reg_reg[7]_i_4/CO[3]
                         net (fo=3, routed)           0.922    20.110    scene/player/CO[0]
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.124    20.234 f  scene/player/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           0.292    20.526    vga_sync_unit/rgb_reg_reg[6]_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    20.650 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    20.650    scene/rgb_reg_reg[6]_0
    SLICE_X9Y28          FDRE                                         r  scene/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.438    14.779    scene/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  scene/rgb_reg_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)        0.031    15.035    scene/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -20.650    
  -------------------------------------------------------------------
                         slack                                 -5.615    

Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/heathText/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.395ns  (logic 2.689ns (25.868%)  route 7.706ns (74.132%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.551     5.072    vga_sync_unit/CLK
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=84, routed)          4.903    10.431    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.555 r  vga_sync_unit/pixel_i_9__4/O
                         net (fo=1, routed)           0.000    10.555    vga_sync_unit/pixel_i_9__4_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.087 r  vga_sync_unit/pixel_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.087    vga_sync_unit/pixel_reg_i_4_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.201 r  vga_sync_unit/fontRow_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.201    vga_sync_unit/fontRow_reg_i_28_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.358 r  vga_sync_unit/fontRow_reg_i_34/CO[1]
                         net (fo=2, routed)           0.853    12.212    scene/heathText/t1/FontRom/fontRow_reg_i_9_0[0]
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.357    12.569 r  scene/heathText/t1/FontRom/fontRow_reg_i_30/O
                         net (fo=4, routed)           1.126    13.694    vga_sync_unit/fontRow_reg_6
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.326    14.020 r  vga_sync_unit/fontRow_reg_i_12/O
                         net (fo=1, routed)           0.000    14.020    vga_sync_unit/fontRow_reg_i_12_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.421 r  vga_sync_unit/fontRow_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.421    vga_sync_unit/fontRow_reg_i_2_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.643 r  vga_sync_unit/fontRow_reg_i_1/O[0]
                         net (fo=1, routed)           0.824    15.467    scene/heathText/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.481    14.822    scene/heathText/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    14.305    scene/heathText/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 -1.162    

Slack (VIOLATED) :        -1.126ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/heathText/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 2.216ns (21.406%)  route 8.136ns (78.594%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.551     5.072    vga_sync_unit/CLK
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=84, routed)          5.200    10.728    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X6Y25          LUT1 (Prop_lut1_I0_O)        0.124    10.852 r  vga_sync_unit/pixel_i_10__4/O
                         net (fo=1, routed)           0.000    10.852    vga_sync_unit/pixel_i_10__4_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.104 f  vga_sync_unit/pixel_reg_i_4__0/O[0]
                         net (fo=4, routed)           1.341    12.445    scene/heathText/t1/FontRom/fontRow_reg_i_21[0]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.323    12.768 r  scene/heathText/t1/FontRom/fontRow_reg_i_33/O
                         net (fo=4, routed)           0.907    13.675    vga_sync_unit/fontRow_reg_8
    SLICE_X7Y27          LUT4 (Prop_lut4_I3_O)        0.326    14.001 r  vga_sync_unit/fontRow_reg_i_24/O
                         net (fo=1, routed)           0.000    14.001    vga_sync_unit/fontRow_reg_i_24_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.402 r  vga_sync_unit/fontRow_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.402    vga_sync_unit/fontRow_reg_i_6_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.736 r  vga_sync_unit/fontRow_reg_i_5/O[1]
                         net (fo=1, routed)           0.689    15.424    scene/heathText/t1/FontRom/ADDRBWRADDR[9]
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.478    14.819    scene/heathText/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.745    14.298    scene/heathText/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 -1.126    

Slack (VIOLATED) :        -0.996ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/heathText/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 2.104ns (20.574%)  route 8.122ns (79.426%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.551     5.072    vga_sync_unit/CLK
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=84, routed)          5.200    10.728    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X6Y25          LUT1 (Prop_lut1_I0_O)        0.124    10.852 r  vga_sync_unit/pixel_i_10__4/O
                         net (fo=1, routed)           0.000    10.852    vga_sync_unit/pixel_i_10__4_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.104 f  vga_sync_unit/pixel_reg_i_4__0/O[0]
                         net (fo=4, routed)           1.341    12.445    scene/heathText/t1/FontRom/fontRow_reg_i_21[0]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.323    12.768 r  scene/heathText/t1/FontRom/fontRow_reg_i_33/O
                         net (fo=4, routed)           0.907    13.675    vga_sync_unit/fontRow_reg_8
    SLICE_X7Y27          LUT4 (Prop_lut4_I3_O)        0.326    14.001 r  vga_sync_unit/fontRow_reg_i_24/O
                         net (fo=1, routed)           0.000    14.001    vga_sync_unit/fontRow_reg_i_24_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.402 r  vga_sync_unit/fontRow_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.402    vga_sync_unit/fontRow_reg_i_6_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.624 r  vga_sync_unit/fontRow_reg_i_5/O[0]
                         net (fo=1, routed)           0.675    15.299    scene/heathText/t1/FontRom/ADDRBWRADDR[8]
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.478    14.819    scene/heathText/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.741    14.302    scene/heathText/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -15.299    
  -------------------------------------------------------------------
                         slack                                 -0.996    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/heathText/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.214ns  (logic 2.801ns (27.424%)  route 7.413ns (72.576%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.551     5.072    vga_sync_unit/CLK
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=84, routed)          4.903    10.431    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.555 r  vga_sync_unit/pixel_i_9__4/O
                         net (fo=1, routed)           0.000    10.555    vga_sync_unit/pixel_i_9__4_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.087 r  vga_sync_unit/pixel_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.087    vga_sync_unit/pixel_reg_i_4_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.201 r  vga_sync_unit/fontRow_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.201    vga_sync_unit/fontRow_reg_i_28_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.358 r  vga_sync_unit/fontRow_reg_i_34/CO[1]
                         net (fo=2, routed)           0.853    12.212    scene/heathText/t1/FontRom/fontRow_reg_i_9_0[0]
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.357    12.569 r  scene/heathText/t1/FontRom/fontRow_reg_i_30/O
                         net (fo=4, routed)           1.126    13.694    vga_sync_unit/fontRow_reg_6
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.326    14.020 r  vga_sync_unit/fontRow_reg_i_12/O
                         net (fo=1, routed)           0.000    14.020    vga_sync_unit/fontRow_reg_i_12_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.421 r  vga_sync_unit/fontRow_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.421    vga_sync_unit/fontRow_reg_i_2_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.755 r  vga_sync_unit/fontRow_reg_i_1/O[1]
                         net (fo=1, routed)           0.531    15.286    scene/heathText/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.481    14.822    scene/heathText/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    14.301    scene/heathText/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                         -15.286    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.795ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.804ns  (logic 1.702ns (15.753%)  route 9.102ns (84.247%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.551     5.072    vga_sync_unit/CLK
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=84, routed)          6.912    12.440    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X11Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.564 r  vga_sync_unit/rgb_reg[11]_i_189/O
                         net (fo=1, routed)           0.000    12.564    vga_sync_unit/rgb_reg[11]_i_189_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.096 r  vga_sync_unit/rgb_reg_reg[11]_i_130/CO[3]
                         net (fo=1, routed)           0.000    13.096    vga_sync_unit/rgb_reg_reg[11]_i_130_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.210 r  vga_sync_unit/rgb_reg_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    13.210    vga_sync_unit/rgb_reg_reg[11]_i_71_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  vga_sync_unit/rgb_reg_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.324    vga_sync_unit/rgb_reg_reg[11]_i_20_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 f  vga_sync_unit/rgb_reg_reg[11]_i_7/CO[3]
                         net (fo=2, routed)           1.644    15.083    vga_sync_unit/rgb_reg_reg[11]_i_7_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.124    15.207 f  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.546    15.753    scene/renderHeathMonster2Bar
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.124    15.877 r  scene/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    15.877    scene/rgb_reg[11]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  scene/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.439    14.780    scene/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  scene/rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)        0.077    15.082    scene/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -15.877    
  -------------------------------------------------------------------
                         slack                                 -0.795    

Slack (VIOLATED) :        -0.790ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/heathText/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.013ns  (logic 1.833ns (18.306%)  route 8.180ns (81.694%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.551     5.072    vga_sync_unit/CLK
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=84, routed)          5.200    10.728    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X6Y25          LUT1 (Prop_lut1_I0_O)        0.124    10.852 r  vga_sync_unit/pixel_i_10__4/O
                         net (fo=1, routed)           0.000    10.852    vga_sync_unit/pixel_i_10__4_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.104 f  vga_sync_unit/pixel_reg_i_4__0/O[0]
                         net (fo=4, routed)           1.341    12.445    scene/heathText/t1/FontRom/fontRow_reg_i_21[0]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.323    12.768 r  scene/heathText/t1/FontRom/fontRow_reg_i_33/O
                         net (fo=4, routed)           0.908    13.676    vga_sync_unit/fontRow_reg_8
    SLICE_X7Y27          LUT4 (Prop_lut4_I0_O)        0.326    14.002 r  vga_sync_unit/fontRow_reg_i_25/O
                         net (fo=1, routed)           0.000    14.002    vga_sync_unit/fontRow_reg_i_25_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.354 r  vga_sync_unit/fontRow_reg_i_6/O[3]
                         net (fo=1, routed)           0.731    15.085    scene/heathText/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.478    14.819    scene/heathText/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.748    14.295    scene/heathText/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -15.085    
  -------------------------------------------------------------------
                         slack                                 -0.790    

Slack (VIOLATED) :        -0.749ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/heathText/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.976ns  (logic 2.418ns (24.239%)  route 7.558ns (75.761%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.551     5.072    vga_sync_unit/CLK
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=84, routed)          4.903    10.431    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.555 r  vga_sync_unit/pixel_i_9__4/O
                         net (fo=1, routed)           0.000    10.555    vga_sync_unit/pixel_i_9__4_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.087 r  vga_sync_unit/pixel_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.087    vga_sync_unit/pixel_reg_i_4_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.201 r  vga_sync_unit/fontRow_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.201    vga_sync_unit/fontRow_reg_i_28_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.358 r  vga_sync_unit/fontRow_reg_i_34/CO[1]
                         net (fo=2, routed)           0.853    12.212    scene/heathText/t1/FontRom/fontRow_reg_i_9_0[0]
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.357    12.569 r  scene/heathText/t1/FontRom/fontRow_reg_i_30/O
                         net (fo=4, routed)           1.121    13.689    vga_sync_unit/fontRow_reg_6
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.326    14.015 r  vga_sync_unit/fontRow_reg_i_13/O
                         net (fo=1, routed)           0.000    14.015    vga_sync_unit/fontRow_reg_i_13_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.367 r  vga_sync_unit/fontRow_reg_i_2/O[3]
                         net (fo=1, routed)           0.681    15.048    scene/heathText/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.481    14.822    scene/heathText/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    14.298    scene/heathText/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -15.048    
  -------------------------------------------------------------------
                         slack                                 -0.749    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/heathText/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 2.314ns (23.337%)  route 7.602ns (76.663%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.551     5.072    vga_sync_unit/CLK
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=84, routed)          4.903    10.431    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.555 r  vga_sync_unit/pixel_i_9__4/O
                         net (fo=1, routed)           0.000    10.555    vga_sync_unit/pixel_i_9__4_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.087 r  vga_sync_unit/pixel_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.087    vga_sync_unit/pixel_reg_i_4_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.201 r  vga_sync_unit/fontRow_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.201    vga_sync_unit/fontRow_reg_i_28_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.358 r  vga_sync_unit/fontRow_reg_i_34/CO[1]
                         net (fo=2, routed)           0.853    12.212    scene/heathText/t1/FontRom/fontRow_reg_i_9_0[0]
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.357    12.569 r  scene/heathText/t1/FontRom/fontRow_reg_i_30/O
                         net (fo=4, routed)           1.121    13.689    vga_sync_unit/fontRow_reg_6
    SLICE_X5Y27          LUT4 (Prop_lut4_I2_O)        0.326    14.015 r  vga_sync_unit/fontRow_reg_i_13/O
                         net (fo=1, routed)           0.000    14.015    vga_sync_unit/fontRow_reg_i_13_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.263 r  vga_sync_unit/fontRow_reg_i_2/O[2]
                         net (fo=1, routed)           0.725    14.988    scene/heathText/t1/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.481    14.822    scene/heathText/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  scene/heathText/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    14.302    scene/heathText/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -14.988    
  -------------------------------------------------------------------
                         slack                                 -0.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbControl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.591     1.474    uart_fifo/rx_fifo/CLK
    SLICE_X3Y15          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_fifo/rx_fifo/memory_reg[7][1]/Q
                         net (fo=2, routed)           0.099     1.714    uart_fifo/rx_fifo/memory_reg[7][1]
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  uart_fifo/rx_fifo/kbControl[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    p_1_in[1]
    SLICE_X2Y15          FDRE                                         r  kbControl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  kbControl_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     1.607    kbControl_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_countdown_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_countdown_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.583     1.466    uart_fifo/uart_inst/CLK
    SLICE_X4Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uart_fifo/uart_inst/tx_countdown_reg[3]/Q
                         net (fo=5, routed)           0.073     1.680    uart_fifo/uart_inst/tx_countdown[3]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.725 r  uart_fifo/uart_inst/tx_countdown[5]_i_1/O
                         net (fo=1, routed)           0.000     1.725    uart_fifo/uart_inst/tx_countdown[5]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.851     1.978    uart_fifo/uart_inst/CLK
    SLICE_X5Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092     1.571    uart_fifo/uart_inst/tx_countdown_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo/memory_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  tx_byte_reg[3]/Q
                         net (fo=8, routed)           0.124     1.739    uart_fifo/tx_fifo/memory_reg[7][7]_0[3]
    SLICE_X1Y16          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.859     1.986    uart_fifo/tx_fifo/CLK
    SLICE_X1Y16          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[7][3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.070     1.557    uart_fifo/tx_fifo/memory_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_clk_divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.640%)  route 0.145ns (43.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.583     1.466    uart_fifo/uart_inst/CLK
    SLICE_X3Y23          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uart_fifo/uart_inst/rx_clk_divider_reg[0]/Q
                         net (fo=13, routed)          0.145     1.752    uart_fifo/uart_inst/rx_clk_divider[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I1_O)        0.048     1.800 r  uart_fifo/uart_inst/rx_clk_divider[7]_i_1/O
                         net (fo=1, routed)           0.000     1.800    uart_fifo/uart_inst/rx_clk_divider[7]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.851     1.978    uart_fifo/uart_inst/CLK
    SLICE_X2Y23          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[7]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.133     1.612    uart_fifo/uart_inst/rx_clk_divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbControl_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.818%)  route 0.136ns (42.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.562     1.445    uart_fifo/rx_fifo/CLK
    SLICE_X9Y13          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_fifo/rx_fifo/memory_reg[6][6]/Q
                         net (fo=4, routed)           0.136     1.722    uart_fifo/rx_fifo/memory_reg[6][6]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  uart_fifo/rx_fifo/kbControl[6]_i_1/O
                         net (fo=1, routed)           0.000     1.767    p_1_in[6]
    SLICE_X8Y15          FDRE                                         r  kbControl_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  kbControl_reg[6]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.120     1.579    kbControl_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_clk_divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.185%)  route 0.120ns (38.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.585     1.468    uart_fifo/uart_inst/CLK
    SLICE_X1Y22          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  uart_fifo/uart_inst/tx_clk_divider_reg[0]/Q
                         net (fo=11, routed)          0.120     1.729    uart_fifo/uart_inst/tx_clk_divider[0]
    SLICE_X0Y22          LUT5 (Prop_lut5_I1_O)        0.048     1.777 r  uart_fifo/uart_inst/tx_clk_divider[7]_i_1/O
                         net (fo=1, routed)           0.000     1.777    uart_fifo/uart_inst/tx_clk_divider[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.853     1.980    uart_fifo/uart_inst/CLK
    SLICE_X0Y22          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[7]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.586    uart_fifo/uart_inst/tx_clk_divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.591     1.474    uart_fifo/rx_fifo/CLK
    SLICE_X1Y15          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_fifo/rx_fifo/memory_reg[6][1]/Q
                         net (fo=2, routed)           0.109     1.724    uart_fifo/rx_fifo/memory_reg[6][1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  uart_fifo/rx_fifo/tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    rx_fifo/memory[1]
    SLICE_X0Y15          FDRE                                         r  tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  tx_byte_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.091     1.578    tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbControl_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.804%)  route 0.147ns (44.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.591     1.474    uart_fifo/rx_fifo/CLK
    SLICE_X1Y15          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_fifo/rx_fifo/memory_reg[6][4]/Q
                         net (fo=2, routed)           0.147     1.762    uart_fifo/rx_fifo/memory_reg[6][4]
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  uart_fifo/rx_fifo/kbControl[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    p_1_in[4]
    SLICE_X2Y15          FDRE                                         r  kbControl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  kbControl_reg[4]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.609    kbControl_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_countdown_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_countdown_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.827%)  route 0.120ns (39.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.583     1.466    uart_fifo/uart_inst/CLK
    SLICE_X4Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uart_fifo/uart_inst/tx_countdown_reg[2]/Q
                         net (fo=6, routed)           0.120     1.727    uart_fifo/uart_inst/tx_countdown[2]
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.772 r  uart_fifo/uart_inst/tx_countdown[4]_i_1/O
                         net (fo=1, routed)           0.000     1.772    uart_fifo/uart_inst/tx_countdown[4]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.851     1.978    uart_fifo/uart_inst/CLK
    SLICE_X5Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092     1.571    uart_fifo/uart_inst/tx_countdown_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_bits_remaining_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.585     1.468    uart_fifo/uart_inst/CLK
    SLICE_X0Y21          FDRE                                         r  uart_fifo/uart_inst/tx_bits_remaining_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  uart_fifo/uart_inst/tx_bits_remaining_reg[1]/Q
                         net (fo=5, routed)           0.121     1.730    uart_fifo/uart_inst/tx_bits_remaining_reg_n_0_[1]
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  uart_fifo/uart_inst/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.775    uart_fifo/uart_inst/tx_out_i_2_n_0
    SLICE_X1Y21          FDRE                                         r  uart_fifo/uart_inst/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.854     1.981    uart_fifo/uart_inst/CLK
    SLICE_X1Y21          FDRE                                         r  uart_fifo/uart_inst/tx_out_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.092     1.573    uart_fifo/uart_inst/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   scene/firstPage/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   scene/firstPage/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   scene/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   scene/firstPage/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   scene/firstPage/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   scene/firstPage/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   scene/heathText/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   scene/heathText/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15   scene/heathTextMonster2/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14   kbControl_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    scene/monster2isDead_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y11   scene/center_y_player_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y11   scene/center_y_player_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11   scene/center_y_player_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11   scene/center_y_player_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y12   scene/center_y_player_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    scene/isAttackMode_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    scene/isFirstPage_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    scene/monster1isDead_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y15    kbControl_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y15    kbControl_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y15    kbControl_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    kbControl_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y18   scene/center_x_player_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y18   scene/center_x_player_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y19   scene/center_x_player_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y19   scene/center_x_player_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y19   scene/center_x_player_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y19   scene/center_x_player_reg[7]/C



