
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009378                       # Number of seconds simulated
sim_ticks                                  9377543538                       # Number of ticks simulated
final_tick                               521986746426                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197792                       # Simulator instruction rate (inst/s)
host_op_rate                                   253704                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 239845                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344512                       # Number of bytes of host memory used
host_seconds                                 39098.32                       # Real time elapsed on the host
sim_insts                                  7733330250                       # Number of instructions simulated
sim_ops                                    9919403824                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       307712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       118656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       190592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       155648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        97536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       312704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       193536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       117888                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1529984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       487040                       # Number of bytes written to this memory
system.physmem.bytes_written::total            487040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2404                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          927                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1489                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1216                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          762                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2443                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1512                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          921                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11953                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3805                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3805                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       491387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32813711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       532336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12653207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       395839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20324299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       464087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16597950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       518686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10401018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       491387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     33346046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       395839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     20638241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       518686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12571309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163154028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       491387                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       532336                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       395839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       464087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       518686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       491387                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       395839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       518686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3808247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51936842                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51936842                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51936842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       491387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32813711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       532336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12653207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       395839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20324299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       464087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16597950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       518686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10401018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       491387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     33346046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       395839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     20638241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       518686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12571309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              215090870                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                22488115                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1757052                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1584932                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        94100                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       653336                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          626845                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96819                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4149                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18611266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11053496                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1757052                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       723664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2185132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295232                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        400563                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1070192                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     21395753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.935066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        19210621     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77859      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160400      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           65920      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          363097      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          322469      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62498      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          130828      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002061      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     21395753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078132                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491526                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18508368                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       504810                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2176958                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7056                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        198555                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154544                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12960312                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1442                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        198555                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18527731                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         349024                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        96376                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2165732                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        58329                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12952643                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24352                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21409                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          215                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15213781                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61004691                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61004691                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1741044                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1518                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          773                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           149392                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3053750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544235                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14115                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        74302                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12926247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1522                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12424728                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6586                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1006355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2410241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     21395753                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580710                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378429                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16984087     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1318827      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1085437      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       467891      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594086      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       575824      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       327625      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25668      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16308      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     21395753                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31617     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        244946     86.34%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7136      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7798005     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108432      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2977067     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540480     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12424728                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552502                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             283699                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022833                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     46535494                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13934470                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12317357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12708427                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22253                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       119407                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9920                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1103                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        198555                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         317079                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16224                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12927780                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          155                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3053750                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544235                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          774                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        54017                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        56221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       110238                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12336667                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2966859                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        88061                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507192                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616375                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540333                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548586                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12317819                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12317357                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6652339                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13110621                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547727                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507401                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1177510                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95948                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     21197198                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554387                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378177                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     16937088     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1553522      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       729783      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721080      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       195677      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       839005      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62717      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45520      0.21%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       112806      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     21197198                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       112806                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34013327                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26056521                       # The number of ROB writes
system.switch_cpus0.timesIdled                 409975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1092362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.248811                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.248811                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444679                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444679                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60983280                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14308873                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15428258                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                22488115                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1862449                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1524557                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       184033                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       763232                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          730718                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          191316                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8312                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17915828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10415136                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1862449                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       922034                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2172812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         504699                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        380741                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1098356                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       184182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20787670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.959087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18614858     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          100643      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          160625      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          217003      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          223979      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          189750      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          106172      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          157659      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1016981      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20787670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082819                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463140                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17733860                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       564493                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2168660                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2591                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        318063                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       305853                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12782375                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1345                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        318063                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17782569                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         121723                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       331387                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2123243                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       110682                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12777747                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         14794                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        48405                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     17827947                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     59440511                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     59440511                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15404174                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2423773                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3066                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1550                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           332823                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1198635                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7518                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       236350                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12761034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3076                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12098019                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1829                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1446542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3484313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20787670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581981                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268153                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15606724     75.08%     75.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2179854     10.49%     85.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1088322      5.24%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       781433      3.76%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       620734      2.99%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       255691      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       159679      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        84107      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        11126      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20787670                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2559     12.53%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7836     38.38%     50.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10020     49.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10176082     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       180632      1.49%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1514      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1095688      9.06%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       644103      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12098019                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.537974                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              20415                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001687                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     45005952                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14210717                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11914539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12118434                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24248                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       197976                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9846                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        318063                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          96756                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11236                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12764133                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          665                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1198635                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646415                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1552                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       104318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       210656                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11929675                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1030480                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       168344                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1674526                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1693966                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            644046                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.530488                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11914662                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11914539                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6840942                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18442643                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.529815                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370931                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8979640                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11049132                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1715010                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3053                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       186138                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20469607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.539782                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378184                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     15883353     77.59%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2299991     11.24%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       843937      4.12%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       403165      1.97%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       372974      1.82%     96.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       196303      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       151299      0.74%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        78113      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       240472      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20469607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8979640                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11049132                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1637228                       # Number of memory references committed
system.switch_cpus1.commit.loads              1000659                       # Number of loads committed
system.switch_cpus1.commit.membars               1524                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1593278                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9955106                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227493                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       240472                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32993212                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25846362                       # The number of ROB writes
system.switch_cpus1.timesIdled                 273809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1700445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8979640                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11049132                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8979640                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.504345                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.504345                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.399306                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.399306                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53685686                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16599244                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       11843321                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3048                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                22488115                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1701338                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1526655                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       135776                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1151034                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1133575                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           97172                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4021                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     18118221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               9680726                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1701338                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1230747                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2158869                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         450695                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        257166                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1096307                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       132952                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20848453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.517582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.754205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18689584     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          337488      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          160177      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          333004      1.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           98504      0.47%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          310211      1.49%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           46181      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           74653      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          798651      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20848453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075655                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.430482                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17833525                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       546185                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2154519                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1743                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        312477                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       153719                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1720                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      10771243                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4212                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        312477                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17865295                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         346940                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       106237                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2126949                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        90551                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      10754819                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8184                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76035                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     14032791                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     48644268                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     48644268                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     11324305                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2708466                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1371                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          694                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           182736                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1995056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       300662                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         2590                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        68397                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          10698838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1375                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         10001461                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         6499                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1974646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4051716                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20848453                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.479722                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.088505                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16452745     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1366992      6.56%     85.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1495484      7.17%     92.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       864240      4.15%     96.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       431693      2.07%     98.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       107695      0.52%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       124166      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2966      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2472      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20848453                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          16060     56.96%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     56.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          6723     23.84%     80.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         5413     19.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      7808028     78.07%     78.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        74737      0.75%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          678      0.01%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1820158     18.20%     97.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       297860      2.98%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      10001461                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.444744                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              28196                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002819                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40886070                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     12674889                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      9745709                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      10029657                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         7117                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       411802                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8039                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        312477                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         215492                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11428                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     10700220                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1995056                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       300662                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          693                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        91299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        52258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       143557                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      9878835                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1795330                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       122626                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2093165                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1506625                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            297835                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.439291                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               9748104                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              9745709                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          5909034                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         12642197                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.433372                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.467406                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      7780716                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      8711486                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1989149                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1366                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       134757                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20535976                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.424206                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.296858                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17316953     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1247363      6.07%     90.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       818891      3.99%     94.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       254042      1.24%     95.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       433563      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        80714      0.39%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        51434      0.25%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        46339      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       286677      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20535976                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      7780716                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       8711486                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1875874                       # Number of memory references committed
system.switch_cpus2.commit.loads              1583251                       # Number of loads committed
system.switch_cpus2.commit.membars                682                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1341379                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          7597978                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       104195                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       286677                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            30949908                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           21714019                       # The number of ROB writes
system.switch_cpus2.timesIdled                 407206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1639662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            7780716                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              8711486                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      7780716                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.890237                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.890237                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.345992                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.345992                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        45999844                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       12647256                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11525405                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1364                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                22488115                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1835272                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1504081                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       182279                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       770189                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          717164                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          188164                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8128                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17579389                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10445281                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1835272                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       905328                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2297877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         515954                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        528501                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1084799                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       181062                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     20736502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.967497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18438625     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          248489      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          286858      1.38%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          158264      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          184202      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          100518      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           68491      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          177863      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1073192      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     20736502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081611                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464480                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17436528                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       674309                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2280308                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        16521                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        328833                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       298446                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1902                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12754565                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        10023                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        328833                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17462955                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         188121                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       410989                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2271454                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        74147                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12746263                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         18670                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        35134                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     17712241                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     59355947                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     59355947                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15118213                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2594028                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3338                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1864                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           200752                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1219863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       663845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17630                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       147238                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12726532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3343                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12027166                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16419                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1596062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3683952                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     20736502                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580000                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269380                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15668191     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2038621      9.83%     85.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1095636      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       758298      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       662687      3.20%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       339212      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        81136      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        53013      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        39708      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     20736502                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2893     10.96%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         11750     44.51%     55.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11753     44.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10066820     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       188045      1.56%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1471      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1112194      9.25%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       658636      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12027166                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534823                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              26396                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002195                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44833649                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14326076                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11826647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12053562                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        30529                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       218007                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        15565                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          735                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        328833                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         146180                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11658                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12729898                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         3096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1219863                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       663845                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1861                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8022                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       105253                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       102391                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       207644                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11849167                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1044657                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       177999                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1703105                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1657130                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            658448                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526908                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11826907                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11826647                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7030248                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18418633                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525907                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381692                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8878800                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     10892280                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1837695                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2969                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       183227                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20407669                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533735                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.352987                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     15959139     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2062528     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       865289      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       518481      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       359669      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       232003      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       121161      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        97118      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       192281      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20407669                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8878800                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      10892280                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1650136                       # Number of memory references committed
system.switch_cpus3.commit.loads              1001856                       # Number of loads committed
system.switch_cpus3.commit.membars               1482                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1558715                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9819815                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       221497                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       192281                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            32945298                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25788798                       # The number of ROB writes
system.switch_cpus3.timesIdled                 271840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1751613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8878800                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             10892280                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8878800                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.532788                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.532788                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394822                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394822                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        53451379                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16414979                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       11901151                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          2964                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                22488115                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2042380                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1700682                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       187725                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       773807                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          745020                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          219353                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8720                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     17768465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11205408                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2042380                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       964373                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2334717                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         523869                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        559820                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1105292                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       179565                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20997428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.655922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.031840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18662711     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          142564      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          179950      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          287589      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          120802      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          153950      0.73%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          180924      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           82571      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1186367      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20997428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090820                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498281                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17663414                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       675085                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2323582                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1196                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        334143                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       310444                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13697106                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1622                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        334143                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17681619                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          57597                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       567277                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2306503                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        50282                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13613560                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          7434                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        34720                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19012774                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     63302414                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     63302414                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15868651                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3144123                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3286                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1711                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           176589                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1276589                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       665798                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         7540                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       151265                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13288588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12735465                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        13794                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1637827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3351400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20997428                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.606525                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327470                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     15601619     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2461411     11.72%     86.02% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1004795      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       564837      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       763345      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       236120      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       231094      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       124247      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         9960      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20997428                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          88259     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12059     10.79%     89.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11397     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10728229     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       173872      1.37%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1574      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1168332      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       663458      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12735465                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.566320                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             111715                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008772                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46593867                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14929797                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12401613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12847180                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         9566                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       245150                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10244                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        334143                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          43811                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         5602                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13291892                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        10208                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1276589                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       665798                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1712                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       110707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       105734                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       216441                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12512835                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1148862                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       222630                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1812168                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1768501                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            663306                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.556420                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12401728                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12401613                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7428511                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19962473                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.551474                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372124                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9232322                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11376423                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1915503                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       189103                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20663285                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.550562                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.370763                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     15846785     76.69%     76.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2441102     11.81%     88.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       887580      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       441065      2.13%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       403315      1.95%     96.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       169440      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       167906      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        79666      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       226426      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20663285                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9232322                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11376423                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1686993                       # Number of memory references committed
system.switch_cpus4.commit.loads              1031439                       # Number of loads committed
system.switch_cpus4.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1648838                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10242660                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       234951                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       226426                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            33728720                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           26918008                       # The number of ROB writes
system.switch_cpus4.timesIdled                 272085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1490687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9232322                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11376423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9232322                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.435803                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.435803                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.410542                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.410542                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        56300888                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17329453                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12665387                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                22488115                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1756815                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1584705                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        94241                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       653579                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          626229                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           96795                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4154                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18605084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11052695                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1756815                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       723024                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2184801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         295829                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        400682                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1070035                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        94596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     21389813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.606242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.935335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19205012     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           77835      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          160663      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           65938      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          362272      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          322586      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           62400      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          130853      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1002254      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     21389813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078122                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491491                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18503409                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       503739                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2176588                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7065                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        199006                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       154540                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12959175                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1484                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        199006                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18522649                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         348068                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        96261                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2165456                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        58367                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12951665                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24366                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        21465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          226                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     15213344                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     60998678                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     60998678                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     13465061                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1748283                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1512                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          769                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           148866                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3053922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1544067                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        14108                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        74816                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12924749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12421093                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         6707                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1010750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2421082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     21389813                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580701                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378451                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16980203     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1317308      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1085265      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       467665      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       594113      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       575986      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       327297      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        25712      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        16264      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     21389813                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31373     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        245057     86.41%     97.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7156      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      7794718     62.75%     62.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       108373      0.87%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          743      0.01%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2976984     23.97%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1540275     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12421093                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552340                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             283586                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022831                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46522292                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13937365                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12313150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12704679                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        22223                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       120107                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10087                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1104                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        199006                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         316237                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        16071                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12926279                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3053922                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1544067                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         10915                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        53892                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        56286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       110178                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12332596                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2966535                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        88497                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4506651                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1615738                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1540116                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548405                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12313633                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12313150                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6650490                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13104340                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547540                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507503                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9995524                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11745866                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1181729                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        96085                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21190807                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554291                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378089                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     16933258     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1552270      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       729112      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       720760      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       195488      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       839045      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        62720      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        45637      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       112517      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21190807                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9995524                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11745866                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4467795                       # Number of memory references committed
system.switch_cpus5.commit.loads              2933815                       # Number of loads committed
system.switch_cpus5.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1551170                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10444644                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       113680                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       112517                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34005859                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           26054233                       # The number of ROB writes
system.switch_cpus5.timesIdled                 410000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1098302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9995524                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11745866                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9995524                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.249819                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.249819                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.444480                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.444480                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60964250                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14303688                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15426944                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                22488115                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1703130                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1528415                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       135266                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1152364                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1134436                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           96891                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         3979                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18115870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               9687729                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1703130                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1231327                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2160710                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         449715                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        256479                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1095810                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       132422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     20846785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.517984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.754939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18686075     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          338452      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          160370      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          333494      1.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           97648      0.47%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          310479      1.49%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           45993      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           74502      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          799772      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     20846785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.075735                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.430793                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17828495                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       548200                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2156345                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1737                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        312004                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       153892                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1722                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      10778576                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4235                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        312004                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17860522                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         347085                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       107261                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2128523                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        91386                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      10761450                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8079                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        77066                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     14040343                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     48671106                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     48671106                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     11332102                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2708195                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1378                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          702                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           184984                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1996858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       300577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         2682                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        66764                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          10704686                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1382                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         10006033                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         6516                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1973720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4053400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     20846785                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.479980                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.088792                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16449601     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1366454      6.55%     85.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1497003      7.18%     92.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       864899      4.15%     96.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       430895      2.07%     98.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       108195      0.52%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       124317      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2949      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2472      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     20846785                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          16112     57.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          6735     23.83%     80.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         5420     19.17%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      7811619     78.07%     78.07% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        74834      0.75%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          678      0.01%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1821066     18.20%     97.02% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       297836      2.98%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      10006033                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.444948                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28267                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002825                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     40893634                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     12679817                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      9750874                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      10034300                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         7587                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       411626                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         7949                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        312004                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         214109                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11497                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     10706074                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          376                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1996858                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       300577                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          699                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          3607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          179                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        90776                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        52332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       143108                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      9883421                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1796426                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       122612                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2094236                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1507818                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            297810                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.439495                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               9753169                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              9750874                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          5914027                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         12648627                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.433601                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.467563                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      7787312                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      8718082                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1988385                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       134247                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20534781                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.424552                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297574                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17314040     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1247712      6.08%     90.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       819215      3.99%     94.38% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       254696      1.24%     95.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       433938      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        80313      0.39%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        51246      0.25%     98.38% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        45909      0.22%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       287712      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20534781                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      7787312                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       8718082                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1877848                       # Number of memory references committed
system.switch_cpus6.commit.loads              1585220                       # Number of loads committed
system.switch_cpus6.commit.membars                682                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1342474                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          7603483                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       104197                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       287712                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            30953510                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           21725232                       # The number of ROB writes
system.switch_cpus6.timesIdled                 406856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1641330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            7787312                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              8718082                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      7787312                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.887789                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.887789                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.346286                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.346286                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        46021849                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       12652659                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       11534036                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1366                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                22488115                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1861691                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1523309                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       184081                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       763141                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          730667                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          191162                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8335                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17914661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10411807                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1861691                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       921829                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2171754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         504039                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        379380                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1098328                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       184187                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20783378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18611624     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          100717      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          160021      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          216896      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          223986      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          189989      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          105751      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          158395      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1015999      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20783378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082786                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462992                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17733215                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       562591                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2167678                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2535                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        317356                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       306301                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          229                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12777093                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        317356                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17781888                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         121219                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       329944                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2122185                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       110783                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12772277                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         15007                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        48309                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     17819364                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     59413811                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59413811                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15400238                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2419126                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3101                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1584                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           332397                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1197600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       646344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         7594                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       213939                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12756399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3112                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12096259                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1789                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1443735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3469948                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20783378                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582016                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269292                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15619933     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2158434     10.39%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1082737      5.21%     90.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       787790      3.79%     94.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       623878      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       255807      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       159936      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        84086      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        10777      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20783378                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2499     12.27%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7832     38.44%     50.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10041     49.29%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10174711     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       180649      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1514      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1095192      9.05%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       644193      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12096259                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.537896                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              20372                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001684                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     44998057                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14203309                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11912519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12116631                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        24425                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       197180                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9918                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        317356                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          96111                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11180                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12759536                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          814                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1197600                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       646344                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1587                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       106071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       104479                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       210550                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11927789                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1030071                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       168470                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1674207                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1693898                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            644136                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530404                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11912635                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11912519                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6839917                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18440009                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.529725                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370928                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8977405                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11046380                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1713164                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3054                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       186185                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20466022                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.539742                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.381097                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     15895467     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2285665     11.17%     88.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       844509      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       403285      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       363838      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       196071      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       156850      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        77661      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       242676      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20466022                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8977405                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11046380                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1636846                       # Number of memory references committed
system.switch_cpus7.commit.loads              1000420                       # Number of loads committed
system.switch_cpus7.commit.membars               1524                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1592872                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9952648                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       227442                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       242676                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32982825                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25836459                       # The number of ROB writes
system.switch_cpus7.timesIdled                 273864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1704737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8977405                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11046380                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8977405                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.504968                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.504968                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.399207                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.399207                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53675524                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16596079                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11839602                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3050                       # number of misc regfile writes
system.l2.replacements                          11957                       # number of replacements
system.l2.tagsinuse                      32765.157395                       # Cycle average of tags in use
system.l2.total_refs                          1359230                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44725                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.390833                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           318.043378                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     30.457112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1228.220187                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     33.459366                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    447.967860                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     22.561845                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    786.273930                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     28.493578                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    608.739018                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     32.171870                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    382.781656                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     30.517609                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1243.830029                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     23.025086                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    792.246811                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     33.032721                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    444.312738                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4186.228171                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2566.057615                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3786.953784                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3221.421603                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2009.294406                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4141.765261                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3781.321365                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2585.980396                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009706                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000929                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.037482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001021                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.013671                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000689                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.023995                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000870                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.018577                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000982                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.011682                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000931                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.037959                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000703                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.024177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.001008                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.013559                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.127754                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.078310                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.115569                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.098310                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.061319                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.126397                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.115397                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.078918                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999913                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4784                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2812                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3492                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3702                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2592                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4729                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3465                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2817                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   28404                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9367                       # number of Writeback hits
system.l2.Writeback_hits::total                  9367                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    81                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4790                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2827                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3498                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3717                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2604                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3471                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2832                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28485                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4790                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2827                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3498                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3717                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2604                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4735                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3471                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2832                       # number of overall hits
system.l2.overall_hits::total                   28485                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2404                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          927                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1489                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1216                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          762                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2443                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1512                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          921                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11953                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2404                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          927                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1489                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1216                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          762                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2443                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          921                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11953                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2404                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          927                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1489                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1216                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          762                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2443                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1512                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          921                       # number of overall misses
system.l2.overall_misses::total                 11953                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5636605                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    364682317                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5698756                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    139847700                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4464875                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    222905083                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5161190                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    183195503                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5697383                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    115360562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5637314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    370270237                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4444930                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    226398467                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5820806                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    139482393                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1804704121                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5636605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    364682317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5698756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    139847700                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4464875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    222905083                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5161190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    183195503                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5697383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    115360562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5637314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    370270237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4444930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    226398467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5820806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    139482393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1804704121                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5636605                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    364682317                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5698756                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    139847700                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4464875                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    222905083                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5161190                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    183195503                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5697383                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    115360562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5637314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    370270237                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4444930                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    226398467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5820806                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    139482393                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1804704121                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7188                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3739                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4981                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7172                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         4977                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               40357                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9367                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9367                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                81                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7194                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3754                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4987                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4933                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7178                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         4983                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40438                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7194                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3754                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4987                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4933                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7178                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         4983                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3753                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40438                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.334446                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.247927                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.298936                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.247255                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.227191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.340630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.303797                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.246388                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.296182                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.334167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.246937                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.298576                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.246503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.226381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.340346                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.303432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.245404                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295588                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.334167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.246937                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.298576                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.246503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.226381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.340346                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.303432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.245404                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295588                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 156572.361111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151698.135191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146121.948718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150860.517799                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153961.206897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149701.197448                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151799.705882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150654.196546                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149931.131579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151391.813648                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 156592.055556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151563.748260                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153273.448276                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 149734.435847                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153179.105263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151446.680782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150983.361583                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 156572.361111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151698.135191                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146121.948718                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150860.517799                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153961.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149701.197448                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151799.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150654.196546                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149931.131579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151391.813648                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 156592.055556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151563.748260                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153273.448276                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 149734.435847                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153179.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151446.680782                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150983.361583                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 156572.361111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151698.135191                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146121.948718                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150860.517799                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153961.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149701.197448                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151799.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150654.196546                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149931.131579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151391.813648                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 156592.055556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151563.748260                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153273.448276                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 149734.435847                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153179.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151446.680782                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150983.361583                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3805                       # number of writebacks
system.l2.writebacks::total                      3805                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2404                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          927                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1489                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          762                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2443                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          921                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11953                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11953                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3544363                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    224706411                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3429521                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     85854806                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2778426                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    136137272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3182891                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    112354101                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3482643                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     70970723                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3544750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    228029478                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2759764                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    138316035                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3610396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     85851682                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1108553262                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3544363                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    224706411                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3429521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     85854806                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2778426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    136137272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3182891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    112354101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3482643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     70970723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3544750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    228029478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2759764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    138316035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3610396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     85851682                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1108553262                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3544363                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    224706411                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3429521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     85854806                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2778426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    136137272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3182891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    112354101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3482643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     70970723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3544750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    228029478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2759764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    138316035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3610396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     85851682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1108553262                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.334446                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.247927                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.298936                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.247255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.227191                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.340630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.303797                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.246388                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.296182                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.334167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.246937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.298576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.246503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.226381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.340346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.303432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.245404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295588                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.334167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.246937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.298576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.246503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.226381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.340346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.303432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.245404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295588                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98454.527778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93471.884775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87936.435897                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92615.756203                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95807.793103                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91428.658160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93614.441176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92396.464638                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91648.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93137.431759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 98465.277778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93339.941875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95164.275862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91478.859127                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 95010.421053                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93215.724213                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92742.680666                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 98454.527778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93471.884775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 87936.435897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92615.756203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95807.793103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91428.658160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93614.441176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92396.464638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91648.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93137.431759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 98465.277778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93339.941875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95164.275862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91478.859127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 95010.421053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93215.724213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92742.680666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 98454.527778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93471.884775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 87936.435897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92615.756203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95807.793103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91428.658160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93614.441176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92396.464638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91648.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93137.431759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 98465.277778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93339.941875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95164.275862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91478.859127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 95010.421053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93215.724213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92742.680666                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               571.818378                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001078034                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1725996.610345                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.372206                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.446172                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.050276                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.866100                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.916376                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1070144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1070144                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1070144                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1070144                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1070144                       # number of overall hits
system.cpu0.icache.overall_hits::total        1070144                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8263405                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8263405                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8263405                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8263405                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8263405                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8263405                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1070192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1070192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1070192                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1070192                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1070192                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1070192                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 172154.270833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 172154.270833                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 172154.270833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 172154.270833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 172154.270833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 172154.270833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6594809                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6594809                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6594809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6594809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6594809                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6594809                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178238.081081                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178238.081081                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178238.081081                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178238.081081                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178238.081081                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178238.081081                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7194                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393103676                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7450                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52765.594094                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.778669                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.221331                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432729                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567271                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2800174                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2800174                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          751                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332951                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332951                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332951                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332951                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        25304                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25304                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           19                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25323                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25323                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25323                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25323                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2779642827                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2779642827                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1413824                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1413824                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2781056651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2781056651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2781056651                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2781056651                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825478                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825478                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358274                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358274                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358274                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358274                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008956                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008956                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005810                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005810                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005810                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005810                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109849.937836                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109849.937836                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 74411.789474                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74411.789474                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109823.348379                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109823.348379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109823.348379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109823.348379                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1832                       # number of writebacks
system.cpu0.dcache.writebacks::total             1832                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18116                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18116                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18129                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18129                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7188                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7188                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7194                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7194                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    718204374                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    718204374                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    718588974                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    718588974                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    718588974                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    718588974                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001651                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001651                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99917.136060                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99917.136060                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99887.263553                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99887.263553                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99887.263553                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99887.263553                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.022055                       # Cycle average of tags in use
system.cpu1.icache.total_refs               971548670                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1882846.259690                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.022055                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.056125                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817343                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1098308                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1098308                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1098308                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1098308                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1098308                       # number of overall hits
system.cpu1.icache.overall_hits::total        1098308                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7350909                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7350909                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7350909                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7350909                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7350909                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7350909                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1098356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1098356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1098356                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1098356                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1098356                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1098356                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153143.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153143.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153143.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153143.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153143.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153143.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6444731                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6444731                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6444731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6444731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6444731                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6444731                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157188.560976                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157188.560976                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157188.560976                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157188.560976                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157188.560976                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157188.560976                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3754                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148002007                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4010                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36908.231172                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.466419                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.533581                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.869009                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.130991                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       754088                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         754088                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       633550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        633550                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1528                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1528                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1524                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1524                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1387638                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1387638                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1387638                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1387638                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11818                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11818                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           86                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11904                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11904                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11904                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11904                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1315433208                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1315433208                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7017396                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7017396                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1322450604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1322450604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1322450604                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1322450604                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       765906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       765906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       633636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       633636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1524                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1524                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1399542                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1399542                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1399542                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1399542                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015430                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008506                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008506                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008506                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008506                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111307.599255                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111307.599255                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81597.627907                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81597.627907                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111092.960685                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111092.960685                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111092.960685                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111092.960685                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          806                       # number of writebacks
system.cpu1.dcache.writebacks::total              806                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8079                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8079                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8150                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3739                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3739                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3754                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3754                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3754                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3754                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    334699778                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    334699778                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       975406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       975406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    335675184                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    335675184                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    335675184                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    335675184                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004882                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004882                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002682                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002682                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002682                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002682                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89515.853972                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89515.853972                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65027.066667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65027.066667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89418.003197                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89418.003197                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89418.003197                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89418.003197                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               549.561708                       # Cycle average of tags in use
system.cpu2.icache.total_refs               888912117                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1595892.490126                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.232104                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.329604                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.037231                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843477                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.880708                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1096270                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1096270                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1096270                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1096270                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1096270                       # number of overall hits
system.cpu2.icache.overall_hits::total        1096270                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.cpu2.icache.overall_misses::total           37                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5773556                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5773556                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5773556                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5773556                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5773556                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5773556                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1096307                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1096307                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1096307                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1096307                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1096307                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1096307                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156042.054054                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156042.054054                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156042.054054                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156042.054054                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156042.054054                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156042.054054                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4879521                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4879521                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4879521                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4879521                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4879521                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4879521                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162650.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162650.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162650.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162650.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162650.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162650.700000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4987                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               199352720                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5243                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              38022.643525                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   184.966374                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    71.033626                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.722525                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.277475                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1648989                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1648989                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       291215                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        291215                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          684                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          684                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          682                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          682                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1940204                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1940204                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1940204                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1940204                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        17368                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17368                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17398                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17398                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17398                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17398                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1782403711                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1782403711                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2514079                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2514079                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1784917790                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1784917790                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1784917790                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1784917790                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1666357                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1666357                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       291245                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       291245                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          682                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          682                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1957602                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1957602                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1957602                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1957602                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010423                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010423                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008887                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008887                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008887                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008887                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102625.731863                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102625.731863                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83802.633333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83802.633333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102593.274514                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102593.274514                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102593.274514                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102593.274514                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          621                       # number of writebacks
system.cpu2.dcache.writebacks::total              621                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12387                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12387                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12411                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12411                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12411                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12411                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4981                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4981                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4987                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4987                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4987                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4987                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    468159344                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    468159344                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       399447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       399447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    468558791                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    468558791                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    468558791                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    468558791                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002989                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002989                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002548                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002548                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002548                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002548                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93989.027103                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93989.027103                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66574.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66574.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93956.043914                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93956.043914                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93956.043914                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93956.043914                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.903370                       # Cycle average of tags in use
system.cpu3.icache.total_refs               972764096                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1881555.311412                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.903370                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.047922                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820358                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1084755                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1084755                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1084755                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1084755                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1084755                       # number of overall hits
system.cpu3.icache.overall_hits::total        1084755                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.cpu3.icache.overall_misses::total           44                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6884856                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6884856                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6884856                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6884856                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6884856                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6884856                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1084799                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1084799                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1084799                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1084799                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1084799                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1084799                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       156474                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       156474                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       156474                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       156474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       156474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       156474                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5574445                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5574445                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5574445                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5574445                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5574445                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5574445                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159269.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159269.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159269.857143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159269.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159269.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159269.857143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4933                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153806307                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5189                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29640.837734                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.495910                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.504090                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884750                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115250                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       762761                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         762761                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       644668                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        644668                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1502                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1502                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1482                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1482                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1407429                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1407429                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1407429                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1407429                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16886                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16886                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          436                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          436                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        17322                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         17322                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        17322                       # number of overall misses
system.cpu3.dcache.overall_misses::total        17322                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1943302714                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1943302714                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     49034892                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     49034892                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1992337606                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1992337606                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1992337606                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1992337606                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       779647                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       779647                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       645104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       645104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1482                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1482                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1424751                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1424751                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1424751                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1424751                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021659                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021659                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000676                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000676                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012158                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012158                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012158                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012158                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115083.661850                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115083.661850                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 112465.348624                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 112465.348624                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115017.758111                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115017.758111                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115017.758111                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115017.758111                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2042                       # number of writebacks
system.cpu3.dcache.writebacks::total             2042                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        11968                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        11968                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          421                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          421                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        12389                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12389                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        12389                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12389                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4918                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4918                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4933                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4933                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4933                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4933                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    440674631                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    440674631                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       971720                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       971720                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    441646351                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    441646351                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    441646351                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    441646351                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006308                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006308                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003462                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003462                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003462                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003462                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89604.439000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89604.439000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64781.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64781.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89528.958240                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89528.958240                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89528.958240                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89528.958240                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.219609                       # Cycle average of tags in use
system.cpu4.icache.total_refs               974688805                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1969068.292929                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.219609                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.054839                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.784006                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1105244                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1105244                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1105244                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1105244                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1105244                       # number of overall hits
system.cpu4.icache.overall_hits::total        1105244                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7455580                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7455580                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7455580                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7455580                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7455580                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7455580                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1105292                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1105292                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1105292                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1105292                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1105292                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1105292                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 155324.583333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 155324.583333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 155324.583333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 155324.583333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 155324.583333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 155324.583333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6187655                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6187655                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6187655                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6187655                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6187655                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6187655                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 154691.375000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 154691.375000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 154691.375000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 154691.375000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 154691.375000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 154691.375000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3366                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               144279533                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  3622                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              39834.216731                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   218.995527                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    37.004473                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.855451                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.144549                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       879969                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         879969                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       652301                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        652301                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1683                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1683                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1586                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1532270                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1532270                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1532270                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1532270                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         8623                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         8623                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           48                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         8671                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          8671                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         8671                       # number of overall misses
system.cpu4.dcache.overall_misses::total         8671                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    838656691                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    838656691                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      3867929                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3867929                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    842524620                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    842524620                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    842524620                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    842524620                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       888592                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       888592                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       652349                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       652349                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1540941                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1540941                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1540941                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1540941                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009704                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009704                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000074                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000074                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005627                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005627                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005627                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005627                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 97258.110982                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 97258.110982                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 80581.854167                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 80581.854167                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 97165.796333                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 97165.796333                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 97165.796333                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 97165.796333                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          738                       # number of writebacks
system.cpu4.dcache.writebacks::total              738                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5269                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5269                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5305                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5305                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5305                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5305                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3354                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3354                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3366                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3366                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3366                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3366                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    292949857                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    292949857                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       822135                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       822135                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    293771992                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    293771992                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    293771992                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    293771992                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003775                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003775                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002184                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002184                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002184                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002184                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87343.427847                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87343.427847                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68511.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68511.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87276.289958                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87276.289958                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87276.289958                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87276.289958                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               572.666045                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001077875                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1725996.336207                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.368572                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.297474                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050270                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867464                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.917734                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1069985                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1069985                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1069985                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1069985                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1069985                       # number of overall hits
system.cpu5.icache.overall_hits::total        1069985                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8482657                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8482657                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8482657                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8482657                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8482657                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8482657                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1070035                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1070035                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1070035                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1070035                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1070035                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1070035                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 169653.140000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 169653.140000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 169653.140000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 169653.140000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 169653.140000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 169653.140000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6800431                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6800431                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6800431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6800431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6800431                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6800431                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 183795.432432                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 183795.432432                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 183795.432432                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 183795.432432                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 183795.432432                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 183795.432432                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7178                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               393103237                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7434                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              52879.101022                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   110.780234                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   145.219766                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.432735                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.567265                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      2800069                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2800069                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1532442                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1532442                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          752                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          748                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4332511                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4332511                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4332511                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4332511                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        25259                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        25259                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           20                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        25279                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         25279                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        25279                       # number of overall misses
system.cpu5.dcache.overall_misses::total        25279                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2787491815                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2787491815                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1613404                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1613404                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2789105219                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2789105219                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2789105219                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2789105219                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      2825328                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2825328                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1532462                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1532462                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4357790                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4357790                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4357790                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4357790                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008940                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008940                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000013                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005801                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005801                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005801                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005801                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 110356.380498                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 110356.380498                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80670.200000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80670.200000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 110332.893667                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 110332.893667                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 110332.893667                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 110332.893667                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1917                       # number of writebacks
system.cpu5.dcache.writebacks::total             1917                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        18087                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        18087                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        18101                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        18101                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        18101                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        18101                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7172                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7172                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7178                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7178                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7178                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7178                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    720234659                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    720234659                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       412780                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       412780                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    720647439                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    720647439                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    720647439                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    720647439                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001647                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001647                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001647                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001647                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 100423.125906                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 100423.125906                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68796.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68796.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 100396.689746                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 100396.689746                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 100396.689746                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 100396.689746                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               550.024951                       # Cycle average of tags in use
system.cpu6.icache.total_refs               888911622                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1595891.601436                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.695537                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   526.329415                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.037974                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.843477                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.881450                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1095775                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1095775                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1095775                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1095775                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1095775                       # number of overall hits
system.cpu6.icache.overall_hits::total        1095775                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.cpu6.icache.overall_misses::total           35                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5499068                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5499068                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5499068                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5499068                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5499068                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5499068                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1095810                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1095810                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1095810                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1095810                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1095810                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1095810                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 157116.228571                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 157116.228571                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 157116.228571                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 157116.228571                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 157116.228571                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 157116.228571                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4854168                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4854168                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4854168                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4854168                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4854168                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4854168                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161805.600000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161805.600000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161805.600000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161805.600000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161805.600000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161805.600000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4983                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               199353462                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5239                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              38051.815614                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   184.269337                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    71.730663                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.719802                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.280198                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1649723                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1649723                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       291219                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        291219                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          687                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          687                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          683                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          683                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1940942                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1940942                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1940942                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1940942                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17334                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17334                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        17364                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         17364                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        17364                       # number of overall misses
system.cpu6.dcache.overall_misses::total        17364                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1789096644                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1789096644                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2549338                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2549338                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1791645982                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1791645982                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1791645982                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1791645982                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1667057                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1667057                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       291249                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       291249                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          683                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          683                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1958306                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1958306                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1958306                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1958306                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010398                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010398                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008867                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008867                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008867                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008867                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 103213.144341                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 103213.144341                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84977.933333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84977.933333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 103181.639138                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 103181.639138                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 103181.639138                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 103181.639138                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          610                       # number of writebacks
system.cpu6.dcache.writebacks::total              610                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12357                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12357                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12381                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12381                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12381                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12381                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4977                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4977                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4983                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4983                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4983                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4983                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    470178361                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    470178361                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    470562961                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    470562961                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    470562961                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    470562961                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002986                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002986                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002545                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002545                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94470.235282                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94470.235282                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94433.666667                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94433.666667                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94433.666667                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94433.666667                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               509.674893                       # Cycle average of tags in use
system.cpu7.icache.total_refs               971548647                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1886502.227184                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.674893                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.055569                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.816787                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1098285                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1098285                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1098285                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1098285                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1098285                       # number of overall hits
system.cpu7.icache.overall_hits::total        1098285                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.cpu7.icache.overall_misses::total           43                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7552121                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7552121                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7552121                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7552121                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7552121                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7552121                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1098328                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1098328                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1098328                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1098328                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1098328                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1098328                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 175630.720930                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 175630.720930                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 175630.720930                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 175630.720930                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 175630.720930                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 175630.720930                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6764803                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6764803                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6764803                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6764803                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6764803                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6764803                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 169120.075000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 169120.075000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 169120.075000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 169120.075000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 169120.075000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 169120.075000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3753                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148001316                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4009                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36917.265153                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   222.482260                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    33.517740                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.869071                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.130929                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       753502                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         753502                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       633406                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        633406                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1566                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1566                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1525                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1525                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1386908                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1386908                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1386908                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1386908                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        11848                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        11848                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           86                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        11934                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         11934                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        11934                       # number of overall misses
system.cpu7.dcache.overall_misses::total        11934                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1318109960                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1318109960                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7109723                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7109723                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1325219683                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1325219683                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1325219683                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1325219683                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       765350                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       765350                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       633492                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       633492                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1525                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1525                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1398842                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1398842                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1398842                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1398842                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015480                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015480                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000136                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008531                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008531                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008531                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008531                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111251.684673                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111251.684673                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82671.197674                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82671.197674                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111045.725071                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111045.725071                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111045.725071                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111045.725071                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          801                       # number of writebacks
system.cpu7.dcache.writebacks::total              801                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8110                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8110                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8181                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8181                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8181                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8181                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3738                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3738                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3753                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3753                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3753                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3753                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    335052299                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    335052299                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       989707                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       989707                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    336042006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    336042006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    336042006                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    336042006                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004884                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004884                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002683                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002683                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002683                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002683                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89634.108882                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89634.108882                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65980.466667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65980.466667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89539.569944                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89539.569944                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89539.569944                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89539.569944                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
