<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SystemZISelLowering.h source code [llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SystemZISD::NodeType,llvm::SystemZTargetLowering,llvm::SystemZVectorConstantInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>SystemZ</a>/<a href='SystemZISelLowering.h.html'>SystemZISelLowering.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SystemZISelLowering.h - SystemZ DAG lowering interface --*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the interfaces that SystemZ uses to lower LLVM code into a</i></td></tr>
<tr><th id="10">10</th><td><i>// selection DAG.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZISELLOWERING_H">LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZISELLOWERING_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZISELLOWERING_H" data-ref="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZISELLOWERING_H">LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZISELLOWERING_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SystemZ.h.html">"SystemZ.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SystemZInstrInfo.h.html">"SystemZInstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAG.h.html">"llvm/CodeGen/SelectionDAG.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">SystemZISD</span> {</td></tr>
<tr><th id="25">25</th><td><b>enum</b> <dfn class="type def" id="llvm::SystemZISD::NodeType" title='llvm::SystemZISD::NodeType' data-ref="llvm::SystemZISD::NodeType">NodeType</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::FIRST_NUMBER" title='llvm::SystemZISD::NodeType::FIRST_NUMBER' data-ref="llvm::SystemZISD::NodeType::FIRST_NUMBER">FIRST_NUMBER</dfn> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>,</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td>  <i>// Return with a flag operand.  Operand 0 is the chain operand.</i></td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::RET_FLAG" title='llvm::SystemZISD::NodeType::RET_FLAG' data-ref="llvm::SystemZISD::NodeType::RET_FLAG">RET_FLAG</dfn>,</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <i>// Calls a function.  Operand 0 is the chain operand and operand 1</i></td></tr>
<tr><th id="32">32</th><td><i>  // is the target address.  The arguments start at operand 2.</i></td></tr>
<tr><th id="33">33</th><td><i>  // There is an optional glue operand at the end.</i></td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::CALL" title='llvm::SystemZISD::NodeType::CALL' data-ref="llvm::SystemZISD::NodeType::CALL">CALL</dfn>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::SIBCALL" title='llvm::SystemZISD::NodeType::SIBCALL' data-ref="llvm::SystemZISD::NodeType::SIBCALL">SIBCALL</dfn>,</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <i>// TLS calls.  Like regular calls, except operand 1 is the TLS symbol.</i></td></tr>
<tr><th id="38">38</th><td><i>  // (The call target is implicitly __tls_get_offset.)</i></td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::TLS_GDCALL" title='llvm::SystemZISD::NodeType::TLS_GDCALL' data-ref="llvm::SystemZISD::NodeType::TLS_GDCALL">TLS_GDCALL</dfn>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::TLS_LDCALL" title='llvm::SystemZISD::NodeType::TLS_LDCALL' data-ref="llvm::SystemZISD::NodeType::TLS_LDCALL">TLS_LDCALL</dfn>,</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <i>// Wraps a TargetGlobalAddress that should be loaded using PC-relative</i></td></tr>
<tr><th id="43">43</th><td><i>  // accesses (LARL).  Operand 0 is the address.</i></td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::PCREL_WRAPPER" title='llvm::SystemZISD::NodeType::PCREL_WRAPPER' data-ref="llvm::SystemZISD::NodeType::PCREL_WRAPPER">PCREL_WRAPPER</dfn>,</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i>// Used in cases where an offset is applied to a TargetGlobalAddress.</i></td></tr>
<tr><th id="47">47</th><td><i>  // Operand 0 is the full TargetGlobalAddress and operand 1 is a</i></td></tr>
<tr><th id="48">48</th><td><i>  // PCREL_WRAPPER for an anchor point.  This is used so that we can</i></td></tr>
<tr><th id="49">49</th><td><i>  // cheaply refer to either the full address or the anchor point</i></td></tr>
<tr><th id="50">50</th><td><i>  // as a register base.</i></td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::PCREL_OFFSET" title='llvm::SystemZISD::NodeType::PCREL_OFFSET' data-ref="llvm::SystemZISD::NodeType::PCREL_OFFSET">PCREL_OFFSET</dfn>,</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i>// Integer absolute.</i></td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::IABS" title='llvm::SystemZISD::NodeType::IABS' data-ref="llvm::SystemZISD::NodeType::IABS">IABS</dfn>,</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i>// Integer comparisons.  There are three operands: the two values</i></td></tr>
<tr><th id="57">57</th><td><i>  // to compare, and an integer of type SystemZICMP.</i></td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ICMP" title='llvm::SystemZISD::NodeType::ICMP' data-ref="llvm::SystemZISD::NodeType::ICMP">ICMP</dfn>,</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <i>// Floating-point comparisons.  The two operands are the values to compare.</i></td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::FCMP" title='llvm::SystemZISD::NodeType::FCMP' data-ref="llvm::SystemZISD::NodeType::FCMP">FCMP</dfn>,</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i>// Test under mask.  The first operand is ANDed with the second operand</i></td></tr>
<tr><th id="64">64</th><td><i>  // and the condition codes are set on the result.  The third operand is</i></td></tr>
<tr><th id="65">65</th><td><i>  // a boolean that is true if the condition codes need to distinguish</i></td></tr>
<tr><th id="66">66</th><td><i>  // between CCMASK_TM_MIXED_MSB_0 and CCMASK_TM_MIXED_MSB_1 (which the</i></td></tr>
<tr><th id="67">67</th><td><i>  // register forms do but the memory forms don't).</i></td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::TM" title='llvm::SystemZISD::NodeType::TM' data-ref="llvm::SystemZISD::NodeType::TM">TM</dfn>,</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i>// Branches if a condition is true.  Operand 0 is the chain operand;</i></td></tr>
<tr><th id="71">71</th><td><i>  // operand 1 is the 4-bit condition-code mask, with bit N in</i></td></tr>
<tr><th id="72">72</th><td><i>  // big-endian order meaning "branch if CC=N"; operand 2 is the</i></td></tr>
<tr><th id="73">73</th><td><i>  // target block and operand 3 is the flag operand.</i></td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::BR_CCMASK" title='llvm::SystemZISD::NodeType::BR_CCMASK' data-ref="llvm::SystemZISD::NodeType::BR_CCMASK">BR_CCMASK</dfn>,</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i>// Selects between operand 0 and operand 1.  Operand 2 is the</i></td></tr>
<tr><th id="77">77</th><td><i>  // mask of condition-code values for which operand 0 should be</i></td></tr>
<tr><th id="78">78</th><td><i>  // chosen over operand 1; it has the same form as BR_CCMASK.</i></td></tr>
<tr><th id="79">79</th><td><i>  // Operand 3 is the flag operand.</i></td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::SELECT_CCMASK" title='llvm::SystemZISD::NodeType::SELECT_CCMASK' data-ref="llvm::SystemZISD::NodeType::SELECT_CCMASK">SELECT_CCMASK</dfn>,</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i>// Evaluates to the gap between the stack pointer and the</i></td></tr>
<tr><th id="83">83</th><td><i>  // base of the dynamically-allocatable area.</i></td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ADJDYNALLOC" title='llvm::SystemZISD::NodeType::ADJDYNALLOC' data-ref="llvm::SystemZISD::NodeType::ADJDYNALLOC">ADJDYNALLOC</dfn>,</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i>// Count number of bits set in operand 0 per byte.</i></td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::POPCNT" title='llvm::SystemZISD::NodeType::POPCNT' data-ref="llvm::SystemZISD::NodeType::POPCNT">POPCNT</dfn>,</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i>// Wrappers around the ISD opcodes of the same name.  The output is GR128.</i></td></tr>
<tr><th id="90">90</th><td><i>  // Input operands may be GR64 or GR32, depending on the instruction.</i></td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::SMUL_LOHI" title='llvm::SystemZISD::NodeType::SMUL_LOHI' data-ref="llvm::SystemZISD::NodeType::SMUL_LOHI">SMUL_LOHI</dfn>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::UMUL_LOHI" title='llvm::SystemZISD::NodeType::UMUL_LOHI' data-ref="llvm::SystemZISD::NodeType::UMUL_LOHI">UMUL_LOHI</dfn>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::SDIVREM" title='llvm::SystemZISD::NodeType::SDIVREM' data-ref="llvm::SystemZISD::NodeType::SDIVREM">SDIVREM</dfn>,</td></tr>
<tr><th id="94">94</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::UDIVREM" title='llvm::SystemZISD::NodeType::UDIVREM' data-ref="llvm::SystemZISD::NodeType::UDIVREM">UDIVREM</dfn>,</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i>// Add/subtract with overflow/carry.  These have the same operands as</i></td></tr>
<tr><th id="97">97</th><td><i>  // the corresponding standard operations, except with the carry flag</i></td></tr>
<tr><th id="98">98</th><td><i>  // replaced by a condition code value.</i></td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::SADDO" title='llvm::SystemZISD::NodeType::SADDO' data-ref="llvm::SystemZISD::NodeType::SADDO">SADDO</dfn>, <dfn class="enum" id="llvm::SystemZISD::NodeType::SSUBO" title='llvm::SystemZISD::NodeType::SSUBO' data-ref="llvm::SystemZISD::NodeType::SSUBO">SSUBO</dfn>, <dfn class="enum" id="llvm::SystemZISD::NodeType::UADDO" title='llvm::SystemZISD::NodeType::UADDO' data-ref="llvm::SystemZISD::NodeType::UADDO">UADDO</dfn>, <dfn class="enum" id="llvm::SystemZISD::NodeType::USUBO" title='llvm::SystemZISD::NodeType::USUBO' data-ref="llvm::SystemZISD::NodeType::USUBO">USUBO</dfn>, <dfn class="enum" id="llvm::SystemZISD::NodeType::ADDCARRY" title='llvm::SystemZISD::NodeType::ADDCARRY' data-ref="llvm::SystemZISD::NodeType::ADDCARRY">ADDCARRY</dfn>, <dfn class="enum" id="llvm::SystemZISD::NodeType::SUBCARRY" title='llvm::SystemZISD::NodeType::SUBCARRY' data-ref="llvm::SystemZISD::NodeType::SUBCARRY">SUBCARRY</dfn>,</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i>// Set the condition code from a boolean value in operand 0.</i></td></tr>
<tr><th id="102">102</th><td><i>  // Operand 1 is a mask of all condition-code values that may result of this</i></td></tr>
<tr><th id="103">103</th><td><i>  // operation, operand 2 is a mask of condition-code values that may result</i></td></tr>
<tr><th id="104">104</th><td><i>  // if the boolean is true.</i></td></tr>
<tr><th id="105">105</th><td><i>  // Note that this operation is always optimized away, we will never</i></td></tr>
<tr><th id="106">106</th><td><i>  // generate any code for it.</i></td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::GET_CCMASK" title='llvm::SystemZISD::NodeType::GET_CCMASK' data-ref="llvm::SystemZISD::NodeType::GET_CCMASK">GET_CCMASK</dfn>,</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <i>// Use a series of MVCs to copy bytes from one memory location to another.</i></td></tr>
<tr><th id="110">110</th><td><i>  // The operands are:</i></td></tr>
<tr><th id="111">111</th><td><i>  // - the target address</i></td></tr>
<tr><th id="112">112</th><td><i>  // - the source address</i></td></tr>
<tr><th id="113">113</th><td><i>  // - the constant length</i></td></tr>
<tr><th id="114">114</th><td><i>  //</i></td></tr>
<tr><th id="115">115</th><td><i>  // This isn't a memory opcode because we'd need to attach two</i></td></tr>
<tr><th id="116">116</th><td><i>  // MachineMemOperands rather than one.</i></td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::MVC" title='llvm::SystemZISD::NodeType::MVC' data-ref="llvm::SystemZISD::NodeType::MVC">MVC</dfn>,</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i>// Like MVC, but implemented as a loop that handles X*256 bytes</i></td></tr>
<tr><th id="120">120</th><td><i>  // followed by straight-line code to handle the rest (if any).</i></td></tr>
<tr><th id="121">121</th><td><i>  // The value of X is passed as an additional operand.</i></td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::MVC_LOOP" title='llvm::SystemZISD::NodeType::MVC_LOOP' data-ref="llvm::SystemZISD::NodeType::MVC_LOOP">MVC_LOOP</dfn>,</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i>// Similar to MVC and MVC_LOOP, but for logic operations (AND, OR, XOR).</i></td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::NC" title='llvm::SystemZISD::NodeType::NC' data-ref="llvm::SystemZISD::NodeType::NC">NC</dfn>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::NC_LOOP" title='llvm::SystemZISD::NodeType::NC_LOOP' data-ref="llvm::SystemZISD::NodeType::NC_LOOP">NC_LOOP</dfn>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::OC" title='llvm::SystemZISD::NodeType::OC' data-ref="llvm::SystemZISD::NodeType::OC">OC</dfn>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::OC_LOOP" title='llvm::SystemZISD::NodeType::OC_LOOP' data-ref="llvm::SystemZISD::NodeType::OC_LOOP">OC_LOOP</dfn>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::XC" title='llvm::SystemZISD::NodeType::XC' data-ref="llvm::SystemZISD::NodeType::XC">XC</dfn>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::XC_LOOP" title='llvm::SystemZISD::NodeType::XC_LOOP' data-ref="llvm::SystemZISD::NodeType::XC_LOOP">XC_LOOP</dfn>,</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i>// Use CLC to compare two blocks of memory, with the same comments</i></td></tr>
<tr><th id="133">133</th><td><i>  // as for MVC and MVC_LOOP.</i></td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::CLC" title='llvm::SystemZISD::NodeType::CLC' data-ref="llvm::SystemZISD::NodeType::CLC">CLC</dfn>,</td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::CLC_LOOP" title='llvm::SystemZISD::NodeType::CLC_LOOP' data-ref="llvm::SystemZISD::NodeType::CLC_LOOP">CLC_LOOP</dfn>,</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i>// Use an MVST-based sequence to implement stpcpy().</i></td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::STPCPY" title='llvm::SystemZISD::NodeType::STPCPY' data-ref="llvm::SystemZISD::NodeType::STPCPY">STPCPY</dfn>,</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i>// Use a CLST-based sequence to implement strcmp().  The two input operands</i></td></tr>
<tr><th id="141">141</th><td><i>  // are the addresses of the strings to compare.</i></td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::STRCMP" title='llvm::SystemZISD::NodeType::STRCMP' data-ref="llvm::SystemZISD::NodeType::STRCMP">STRCMP</dfn>,</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// Use an SRST-based sequence to search a block of memory.  The first</i></td></tr>
<tr><th id="145">145</th><td><i>  // operand is the end address, the second is the start, and the third</i></td></tr>
<tr><th id="146">146</th><td><i>  // is the character to search for.  CC is set to 1 on success and 2</i></td></tr>
<tr><th id="147">147</th><td><i>  // on failure.</i></td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::SEARCH_STRING" title='llvm::SystemZISD::NodeType::SEARCH_STRING' data-ref="llvm::SystemZISD::NodeType::SEARCH_STRING">SEARCH_STRING</dfn>,</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <i>// Store the CC value in bits 29 and 28 of an integer.</i></td></tr>
<tr><th id="151">151</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::IPM" title='llvm::SystemZISD::NodeType::IPM' data-ref="llvm::SystemZISD::NodeType::IPM">IPM</dfn>,</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i>// Compiler barrier only; generate a no-op.</i></td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::MEMBARRIER" title='llvm::SystemZISD::NodeType::MEMBARRIER' data-ref="llvm::SystemZISD::NodeType::MEMBARRIER">MEMBARRIER</dfn>,</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// Transaction begin.  The first operand is the chain, the second</i></td></tr>
<tr><th id="157">157</th><td><i>  // the TDB pointer, and the third the immediate control field.</i></td></tr>
<tr><th id="158">158</th><td><i>  // Returns CC value and chain.</i></td></tr>
<tr><th id="159">159</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::TBEGIN" title='llvm::SystemZISD::NodeType::TBEGIN' data-ref="llvm::SystemZISD::NodeType::TBEGIN">TBEGIN</dfn>,</td></tr>
<tr><th id="160">160</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::TBEGIN_NOFLOAT" title='llvm::SystemZISD::NodeType::TBEGIN_NOFLOAT' data-ref="llvm::SystemZISD::NodeType::TBEGIN_NOFLOAT">TBEGIN_NOFLOAT</dfn>,</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <i>// Transaction end.  Just the chain operand.  Returns CC value and chain.</i></td></tr>
<tr><th id="163">163</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::TEND" title='llvm::SystemZISD::NodeType::TEND' data-ref="llvm::SystemZISD::NodeType::TEND">TEND</dfn>,</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i>// Create a vector constant by filling byte N of the result with bit</i></td></tr>
<tr><th id="166">166</th><td><i>  // 15-N of the single operand.</i></td></tr>
<tr><th id="167">167</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::BYTE_MASK" title='llvm::SystemZISD::NodeType::BYTE_MASK' data-ref="llvm::SystemZISD::NodeType::BYTE_MASK">BYTE_MASK</dfn>,</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i>// Create a vector constant by replicating an element-sized RISBG-style mask.</i></td></tr>
<tr><th id="170">170</th><td><i>  // The first operand specifies the starting set bit and the second operand</i></td></tr>
<tr><th id="171">171</th><td><i>  // specifies the ending set bit.  Both operands count from the MSB of the</i></td></tr>
<tr><th id="172">172</th><td><i>  // element.</i></td></tr>
<tr><th id="173">173</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ROTATE_MASK" title='llvm::SystemZISD::NodeType::ROTATE_MASK' data-ref="llvm::SystemZISD::NodeType::ROTATE_MASK">ROTATE_MASK</dfn>,</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Replicate a GPR scalar value into all elements of a vector.</i></td></tr>
<tr><th id="176">176</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::REPLICATE" title='llvm::SystemZISD::NodeType::REPLICATE' data-ref="llvm::SystemZISD::NodeType::REPLICATE">REPLICATE</dfn>,</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i>// Create a vector from two i64 GPRs.</i></td></tr>
<tr><th id="179">179</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::JOIN_DWORDS" title='llvm::SystemZISD::NodeType::JOIN_DWORDS' data-ref="llvm::SystemZISD::NodeType::JOIN_DWORDS">JOIN_DWORDS</dfn>,</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i>// Replicate one element of a vector into all elements.  The first operand</i></td></tr>
<tr><th id="182">182</th><td><i>  // is the vector and the second is the index of the element to replicate.</i></td></tr>
<tr><th id="183">183</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::SPLAT" title='llvm::SystemZISD::NodeType::SPLAT' data-ref="llvm::SystemZISD::NodeType::SPLAT">SPLAT</dfn>,</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i>// Interleave elements from the high half of operand 0 and the high half</i></td></tr>
<tr><th id="186">186</th><td><i>  // of operand 1.</i></td></tr>
<tr><th id="187">187</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::MERGE_HIGH" title='llvm::SystemZISD::NodeType::MERGE_HIGH' data-ref="llvm::SystemZISD::NodeType::MERGE_HIGH">MERGE_HIGH</dfn>,</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i>// Likewise for the low halves.</i></td></tr>
<tr><th id="190">190</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::MERGE_LOW" title='llvm::SystemZISD::NodeType::MERGE_LOW' data-ref="llvm::SystemZISD::NodeType::MERGE_LOW">MERGE_LOW</dfn>,</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <i>// Concatenate the vectors in the first two operands, shift them left</i></td></tr>
<tr><th id="193">193</th><td><i>  // by the third operand, and take the first half of the result.</i></td></tr>
<tr><th id="194">194</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::SHL_DOUBLE" title='llvm::SystemZISD::NodeType::SHL_DOUBLE' data-ref="llvm::SystemZISD::NodeType::SHL_DOUBLE">SHL_DOUBLE</dfn>,</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i>// Take one element of the first v2i64 operand and the one element of</i></td></tr>
<tr><th id="197">197</th><td><i>  // the second v2i64 operand and concatenate them to form a v2i64 result.</i></td></tr>
<tr><th id="198">198</th><td><i>  // The third operand is a 4-bit value of the form 0A0B, where A and B</i></td></tr>
<tr><th id="199">199</th><td><i>  // are the element selectors for the first operand and second operands</i></td></tr>
<tr><th id="200">200</th><td><i>  // respectively.</i></td></tr>
<tr><th id="201">201</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::PERMUTE_DWORDS" title='llvm::SystemZISD::NodeType::PERMUTE_DWORDS' data-ref="llvm::SystemZISD::NodeType::PERMUTE_DWORDS">PERMUTE_DWORDS</dfn>,</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i>// Perform a general vector permute on vector operands 0 and 1.</i></td></tr>
<tr><th id="204">204</th><td><i>  // Each byte of operand 2 controls the corresponding byte of the result,</i></td></tr>
<tr><th id="205">205</th><td><i>  // in the same way as a byte-level VECTOR_SHUFFLE mask.</i></td></tr>
<tr><th id="206">206</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::PERMUTE" title='llvm::SystemZISD::NodeType::PERMUTE' data-ref="llvm::SystemZISD::NodeType::PERMUTE">PERMUTE</dfn>,</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i>// Pack vector operands 0 and 1 into a single vector with half-sized elements.</i></td></tr>
<tr><th id="209">209</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::PACK" title='llvm::SystemZISD::NodeType::PACK' data-ref="llvm::SystemZISD::NodeType::PACK">PACK</dfn>,</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i>// Likewise, but saturate the result and set CC.  PACKS_CC does signed</i></td></tr>
<tr><th id="212">212</th><td><i>  // saturation and PACKLS_CC does unsigned saturation.</i></td></tr>
<tr><th id="213">213</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::PACKS_CC" title='llvm::SystemZISD::NodeType::PACKS_CC' data-ref="llvm::SystemZISD::NodeType::PACKS_CC">PACKS_CC</dfn>,</td></tr>
<tr><th id="214">214</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::PACKLS_CC" title='llvm::SystemZISD::NodeType::PACKLS_CC' data-ref="llvm::SystemZISD::NodeType::PACKLS_CC">PACKLS_CC</dfn>,</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <i>// Unpack the first half of vector operand 0 into double-sized elements.</i></td></tr>
<tr><th id="217">217</th><td><i>  // UNPACK_HIGH sign-extends and UNPACKL_HIGH zero-extends.</i></td></tr>
<tr><th id="218">218</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::UNPACK_HIGH" title='llvm::SystemZISD::NodeType::UNPACK_HIGH' data-ref="llvm::SystemZISD::NodeType::UNPACK_HIGH">UNPACK_HIGH</dfn>,</td></tr>
<tr><th id="219">219</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::UNPACKL_HIGH" title='llvm::SystemZISD::NodeType::UNPACKL_HIGH' data-ref="llvm::SystemZISD::NodeType::UNPACKL_HIGH">UNPACKL_HIGH</dfn>,</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i>// Likewise for the second half.</i></td></tr>
<tr><th id="222">222</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::UNPACK_LOW" title='llvm::SystemZISD::NodeType::UNPACK_LOW' data-ref="llvm::SystemZISD::NodeType::UNPACK_LOW">UNPACK_LOW</dfn>,</td></tr>
<tr><th id="223">223</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::UNPACKL_LOW" title='llvm::SystemZISD::NodeType::UNPACKL_LOW' data-ref="llvm::SystemZISD::NodeType::UNPACKL_LOW">UNPACKL_LOW</dfn>,</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i>// Shift each element of vector operand 0 by the number of bits specified</i></td></tr>
<tr><th id="226">226</th><td><i>  // by scalar operand 1.</i></td></tr>
<tr><th id="227">227</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VSHL_BY_SCALAR" title='llvm::SystemZISD::NodeType::VSHL_BY_SCALAR' data-ref="llvm::SystemZISD::NodeType::VSHL_BY_SCALAR">VSHL_BY_SCALAR</dfn>,</td></tr>
<tr><th id="228">228</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VSRL_BY_SCALAR" title='llvm::SystemZISD::NodeType::VSRL_BY_SCALAR' data-ref="llvm::SystemZISD::NodeType::VSRL_BY_SCALAR">VSRL_BY_SCALAR</dfn>,</td></tr>
<tr><th id="229">229</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VSRA_BY_SCALAR" title='llvm::SystemZISD::NodeType::VSRA_BY_SCALAR' data-ref="llvm::SystemZISD::NodeType::VSRA_BY_SCALAR">VSRA_BY_SCALAR</dfn>,</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i>// For each element of the output type, sum across all sub-elements of</i></td></tr>
<tr><th id="232">232</th><td><i>  // operand 0 belonging to the corresponding element, and add in the</i></td></tr>
<tr><th id="233">233</th><td><i>  // rightmost sub-element of the corresponding element of operand 1.</i></td></tr>
<tr><th id="234">234</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VSUM" title='llvm::SystemZISD::NodeType::VSUM' data-ref="llvm::SystemZISD::NodeType::VSUM">VSUM</dfn>,</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i>// Compare integer vector operands 0 and 1 to produce the usual 0/-1</i></td></tr>
<tr><th id="237">237</th><td><i>  // vector result.  VICMPE is for equality, VICMPH for "signed greater than"</i></td></tr>
<tr><th id="238">238</th><td><i>  // and VICMPHL for "unsigned greater than".</i></td></tr>
<tr><th id="239">239</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VICMPE" title='llvm::SystemZISD::NodeType::VICMPE' data-ref="llvm::SystemZISD::NodeType::VICMPE">VICMPE</dfn>,</td></tr>
<tr><th id="240">240</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VICMPH" title='llvm::SystemZISD::NodeType::VICMPH' data-ref="llvm::SystemZISD::NodeType::VICMPH">VICMPH</dfn>,</td></tr>
<tr><th id="241">241</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VICMPHL" title='llvm::SystemZISD::NodeType::VICMPHL' data-ref="llvm::SystemZISD::NodeType::VICMPHL">VICMPHL</dfn>,</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i>// Likewise, but also set the condition codes on the result.</i></td></tr>
<tr><th id="244">244</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VICMPES" title='llvm::SystemZISD::NodeType::VICMPES' data-ref="llvm::SystemZISD::NodeType::VICMPES">VICMPES</dfn>,</td></tr>
<tr><th id="245">245</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VICMPHS" title='llvm::SystemZISD::NodeType::VICMPHS' data-ref="llvm::SystemZISD::NodeType::VICMPHS">VICMPHS</dfn>,</td></tr>
<tr><th id="246">246</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VICMPHLS" title='llvm::SystemZISD::NodeType::VICMPHLS' data-ref="llvm::SystemZISD::NodeType::VICMPHLS">VICMPHLS</dfn>,</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i>// Compare floating-point vector operands 0 and 1 to preoduce the usual 0/-1</i></td></tr>
<tr><th id="249">249</th><td><i>  // vector result.  VFCMPE is for "ordered and equal", VFCMPH for "ordered and</i></td></tr>
<tr><th id="250">250</th><td><i>  // greater than" and VFCMPHE for "ordered and greater than or equal to".</i></td></tr>
<tr><th id="251">251</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFCMPE" title='llvm::SystemZISD::NodeType::VFCMPE' data-ref="llvm::SystemZISD::NodeType::VFCMPE">VFCMPE</dfn>,</td></tr>
<tr><th id="252">252</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFCMPH" title='llvm::SystemZISD::NodeType::VFCMPH' data-ref="llvm::SystemZISD::NodeType::VFCMPH">VFCMPH</dfn>,</td></tr>
<tr><th id="253">253</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFCMPHE" title='llvm::SystemZISD::NodeType::VFCMPHE' data-ref="llvm::SystemZISD::NodeType::VFCMPHE">VFCMPHE</dfn>,</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i>// Likewise, but also set the condition codes on the result.</i></td></tr>
<tr><th id="256">256</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFCMPES" title='llvm::SystemZISD::NodeType::VFCMPES' data-ref="llvm::SystemZISD::NodeType::VFCMPES">VFCMPES</dfn>,</td></tr>
<tr><th id="257">257</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFCMPHS" title='llvm::SystemZISD::NodeType::VFCMPHS' data-ref="llvm::SystemZISD::NodeType::VFCMPHS">VFCMPHS</dfn>,</td></tr>
<tr><th id="258">258</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFCMPHES" title='llvm::SystemZISD::NodeType::VFCMPHES' data-ref="llvm::SystemZISD::NodeType::VFCMPHES">VFCMPHES</dfn>,</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i>// Test floating-point data class for vectors.</i></td></tr>
<tr><th id="261">261</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFTCI" title='llvm::SystemZISD::NodeType::VFTCI' data-ref="llvm::SystemZISD::NodeType::VFTCI">VFTCI</dfn>,</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i>// Extend the even f32 elements of vector operand 0 to produce a vector</i></td></tr>
<tr><th id="264">264</th><td><i>  // of f64 elements.</i></td></tr>
<tr><th id="265">265</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VEXTEND" title='llvm::SystemZISD::NodeType::VEXTEND' data-ref="llvm::SystemZISD::NodeType::VEXTEND">VEXTEND</dfn>,</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i>// Round the f64 elements of vector operand 0 to f32s and store them in the</i></td></tr>
<tr><th id="268">268</th><td><i>  // even elements of the result.</i></td></tr>
<tr><th id="269">269</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VROUND" title='llvm::SystemZISD::NodeType::VROUND' data-ref="llvm::SystemZISD::NodeType::VROUND">VROUND</dfn>,</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i>// AND the two vector operands together and set CC based on the result.</i></td></tr>
<tr><th id="272">272</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VTM" title='llvm::SystemZISD::NodeType::VTM' data-ref="llvm::SystemZISD::NodeType::VTM">VTM</dfn>,</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <i>// String operations that set CC as a side-effect.</i></td></tr>
<tr><th id="275">275</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFAE_CC" title='llvm::SystemZISD::NodeType::VFAE_CC' data-ref="llvm::SystemZISD::NodeType::VFAE_CC">VFAE_CC</dfn>,</td></tr>
<tr><th id="276">276</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFAEZ_CC" title='llvm::SystemZISD::NodeType::VFAEZ_CC' data-ref="llvm::SystemZISD::NodeType::VFAEZ_CC">VFAEZ_CC</dfn>,</td></tr>
<tr><th id="277">277</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFEE_CC" title='llvm::SystemZISD::NodeType::VFEE_CC' data-ref="llvm::SystemZISD::NodeType::VFEE_CC">VFEE_CC</dfn>,</td></tr>
<tr><th id="278">278</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFEEZ_CC" title='llvm::SystemZISD::NodeType::VFEEZ_CC' data-ref="llvm::SystemZISD::NodeType::VFEEZ_CC">VFEEZ_CC</dfn>,</td></tr>
<tr><th id="279">279</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFENE_CC" title='llvm::SystemZISD::NodeType::VFENE_CC' data-ref="llvm::SystemZISD::NodeType::VFENE_CC">VFENE_CC</dfn>,</td></tr>
<tr><th id="280">280</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VFENEZ_CC" title='llvm::SystemZISD::NodeType::VFENEZ_CC' data-ref="llvm::SystemZISD::NodeType::VFENEZ_CC">VFENEZ_CC</dfn>,</td></tr>
<tr><th id="281">281</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VISTR_CC" title='llvm::SystemZISD::NodeType::VISTR_CC' data-ref="llvm::SystemZISD::NodeType::VISTR_CC">VISTR_CC</dfn>,</td></tr>
<tr><th id="282">282</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VSTRC_CC" title='llvm::SystemZISD::NodeType::VSTRC_CC' data-ref="llvm::SystemZISD::NodeType::VSTRC_CC">VSTRC_CC</dfn>,</td></tr>
<tr><th id="283">283</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::VSTRCZ_CC" title='llvm::SystemZISD::NodeType::VSTRCZ_CC' data-ref="llvm::SystemZISD::NodeType::VSTRCZ_CC">VSTRCZ_CC</dfn>,</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <i>// Test Data Class.</i></td></tr>
<tr><th id="286">286</th><td><i>  //</i></td></tr>
<tr><th id="287">287</th><td><i>  // Operand 0: the value to test</i></td></tr>
<tr><th id="288">288</th><td><i>  // Operand 1: the bit mask</i></td></tr>
<tr><th id="289">289</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::TDC" title='llvm::SystemZISD::NodeType::TDC' data-ref="llvm::SystemZISD::NodeType::TDC">TDC</dfn>,</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i>// Wrappers around the inner loop of an 8- or 16-bit ATOMIC_SWAP or</i></td></tr>
<tr><th id="292">292</th><td><i>  // ATOMIC_LOAD_&lt;op&gt;.</i></td></tr>
<tr><th id="293">293</th><td><i>  //</i></td></tr>
<tr><th id="294">294</th><td><i>  // Operand 0: the address of the containing 32-bit-aligned field</i></td></tr>
<tr><th id="295">295</th><td><i>  // Operand 1: the second operand of &lt;op&gt;, in the high bits of an i32</i></td></tr>
<tr><th id="296">296</th><td><i>  //            for everything except ATOMIC_SWAPW</i></td></tr>
<tr><th id="297">297</th><td><i>  // Operand 2: how many bits to rotate the i32 left to bring the first</i></td></tr>
<tr><th id="298">298</th><td><i>  //            operand into the high bits</i></td></tr>
<tr><th id="299">299</th><td><i>  // Operand 3: the negative of operand 2, for rotating the other way</i></td></tr>
<tr><th id="300">300</th><td><i>  // Operand 4: the width of the field in bits (8 or 16)</i></td></tr>
<tr><th id="301">301</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_SWAPW" title='llvm::SystemZISD::NodeType::ATOMIC_SWAPW' data-ref="llvm::SystemZISD::NodeType::ATOMIC_SWAPW">ATOMIC_SWAPW</dfn> = <span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FIRST_TARGET_MEMORY_OPCODE" title='llvm::ISD::FIRST_TARGET_MEMORY_OPCODE' data-ref="llvm::ISD::FIRST_TARGET_MEMORY_OPCODE">FIRST_TARGET_MEMORY_OPCODE</a>,</td></tr>
<tr><th id="302">302</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOADW_ADD" title='llvm::SystemZISD::NodeType::ATOMIC_LOADW_ADD' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOADW_ADD">ATOMIC_LOADW_ADD</dfn>,</td></tr>
<tr><th id="303">303</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOADW_SUB" title='llvm::SystemZISD::NodeType::ATOMIC_LOADW_SUB' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOADW_SUB">ATOMIC_LOADW_SUB</dfn>,</td></tr>
<tr><th id="304">304</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOADW_AND" title='llvm::SystemZISD::NodeType::ATOMIC_LOADW_AND' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOADW_AND">ATOMIC_LOADW_AND</dfn>,</td></tr>
<tr><th id="305">305</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOADW_OR" title='llvm::SystemZISD::NodeType::ATOMIC_LOADW_OR' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOADW_OR">ATOMIC_LOADW_OR</dfn>,</td></tr>
<tr><th id="306">306</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOADW_XOR" title='llvm::SystemZISD::NodeType::ATOMIC_LOADW_XOR' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOADW_XOR">ATOMIC_LOADW_XOR</dfn>,</td></tr>
<tr><th id="307">307</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOADW_NAND" title='llvm::SystemZISD::NodeType::ATOMIC_LOADW_NAND' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOADW_NAND">ATOMIC_LOADW_NAND</dfn>,</td></tr>
<tr><th id="308">308</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOADW_MIN" title='llvm::SystemZISD::NodeType::ATOMIC_LOADW_MIN' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOADW_MIN">ATOMIC_LOADW_MIN</dfn>,</td></tr>
<tr><th id="309">309</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOADW_MAX" title='llvm::SystemZISD::NodeType::ATOMIC_LOADW_MAX' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOADW_MAX">ATOMIC_LOADW_MAX</dfn>,</td></tr>
<tr><th id="310">310</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOADW_UMIN" title='llvm::SystemZISD::NodeType::ATOMIC_LOADW_UMIN' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOADW_UMIN">ATOMIC_LOADW_UMIN</dfn>,</td></tr>
<tr><th id="311">311</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOADW_UMAX" title='llvm::SystemZISD::NodeType::ATOMIC_LOADW_UMAX' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOADW_UMAX">ATOMIC_LOADW_UMAX</dfn>,</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i>// A wrapper around the inner loop of an ATOMIC_CMP_SWAP.</i></td></tr>
<tr><th id="314">314</th><td><i>  //</i></td></tr>
<tr><th id="315">315</th><td><i>  // Operand 0: the address of the containing 32-bit-aligned field</i></td></tr>
<tr><th id="316">316</th><td><i>  // Operand 1: the compare value, in the low bits of an i32</i></td></tr>
<tr><th id="317">317</th><td><i>  // Operand 2: the swap value, in the low bits of an i32</i></td></tr>
<tr><th id="318">318</th><td><i>  // Operand 3: how many bits to rotate the i32 left to bring the first</i></td></tr>
<tr><th id="319">319</th><td><i>  //            operand into the high bits</i></td></tr>
<tr><th id="320">320</th><td><i>  // Operand 4: the negative of operand 2, for rotating the other way</i></td></tr>
<tr><th id="321">321</th><td><i>  // Operand 5: the width of the field in bits (8 or 16)</i></td></tr>
<tr><th id="322">322</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_CMP_SWAPW" title='llvm::SystemZISD::NodeType::ATOMIC_CMP_SWAPW' data-ref="llvm::SystemZISD::NodeType::ATOMIC_CMP_SWAPW">ATOMIC_CMP_SWAPW</dfn>,</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <i>// Atomic compare-and-swap returning CC value.</i></td></tr>
<tr><th id="325">325</th><td><i>  // Val, CC, OUTCHAIN = ATOMIC_CMP_SWAP(INCHAIN, ptr, cmp, swap)</i></td></tr>
<tr><th id="326">326</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_CMP_SWAP" title='llvm::SystemZISD::NodeType::ATOMIC_CMP_SWAP' data-ref="llvm::SystemZISD::NodeType::ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</dfn>,</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <i>// 128-bit atomic load.</i></td></tr>
<tr><th id="329">329</th><td><i>  // Val, OUTCHAIN = ATOMIC_LOAD_128(INCHAIN, ptr)</i></td></tr>
<tr><th id="330">330</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_LOAD_128" title='llvm::SystemZISD::NodeType::ATOMIC_LOAD_128' data-ref="llvm::SystemZISD::NodeType::ATOMIC_LOAD_128">ATOMIC_LOAD_128</dfn>,</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// 128-bit atomic store.</i></td></tr>
<tr><th id="333">333</th><td><i>  // OUTCHAIN = ATOMIC_STORE_128(INCHAIN, val, ptr)</i></td></tr>
<tr><th id="334">334</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_STORE_128" title='llvm::SystemZISD::NodeType::ATOMIC_STORE_128' data-ref="llvm::SystemZISD::NodeType::ATOMIC_STORE_128">ATOMIC_STORE_128</dfn>,</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <i>// 128-bit atomic compare-and-swap.</i></td></tr>
<tr><th id="337">337</th><td><i>  // Val, CC, OUTCHAIN = ATOMIC_CMP_SWAP(INCHAIN, ptr, cmp, swap)</i></td></tr>
<tr><th id="338">338</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::ATOMIC_CMP_SWAP_128" title='llvm::SystemZISD::NodeType::ATOMIC_CMP_SWAP_128' data-ref="llvm::SystemZISD::NodeType::ATOMIC_CMP_SWAP_128">ATOMIC_CMP_SWAP_128</dfn>,</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <i>// Byte swapping load/store.  Same operands as regular load/store.</i></td></tr>
<tr><th id="341">341</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::LRV" title='llvm::SystemZISD::NodeType::LRV' data-ref="llvm::SystemZISD::NodeType::LRV">LRV</dfn>, <dfn class="enum" id="llvm::SystemZISD::NodeType::STRV" title='llvm::SystemZISD::NodeType::STRV' data-ref="llvm::SystemZISD::NodeType::STRV">STRV</dfn>,</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <i>// Prefetch from the second operand using the 4-bit control code in</i></td></tr>
<tr><th id="344">344</th><td><i>  // the first operand.  The code is 1 for a load prefetch and 2 for</i></td></tr>
<tr><th id="345">345</th><td><i>  // a store prefetch.</i></td></tr>
<tr><th id="346">346</th><td>  <dfn class="enum" id="llvm::SystemZISD::NodeType::PREFETCH" title='llvm::SystemZISD::NodeType::PREFETCH' data-ref="llvm::SystemZISD::NodeType::PREFETCH">PREFETCH</dfn></td></tr>
<tr><th id="347">347</th><td>};</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>// Return true if OPCODE is some kind of PC-relative address.</i></td></tr>
<tr><th id="350">350</th><td><b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm10SystemZISD7isPCRELEj" title='llvm::SystemZISD::isPCREL' data-ref="_ZN4llvm10SystemZISD7isPCRELEj">isPCREL</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="216Opcode" title='Opcode' data-type='unsigned int' data-ref="216Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="351">351</th><td>  <b>return</b> <a class="local col6 ref" href="#216Opcode" title='Opcode' data-ref="216Opcode">Opcode</a> == <a class="enum" href="#llvm::SystemZISD::NodeType::PCREL_WRAPPER" title='llvm::SystemZISD::NodeType::PCREL_WRAPPER' data-ref="llvm::SystemZISD::NodeType::PCREL_WRAPPER">PCREL_WRAPPER</a> || <a class="local col6 ref" href="#216Opcode" title='Opcode' data-ref="216Opcode">Opcode</a> == <a class="enum" href="#llvm::SystemZISD::NodeType::PCREL_OFFSET" title='llvm::SystemZISD::NodeType::PCREL_OFFSET' data-ref="llvm::SystemZISD::NodeType::PCREL_OFFSET">PCREL_OFFSET</a>;</td></tr>
<tr><th id="352">352</th><td>}</td></tr>
<tr><th id="353">353</th><td>} <i>// end namespace SystemZISD</i></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><b>namespace</b> <span class="namespace">SystemZICMP</span> {</td></tr>
<tr><th id="356">356</th><td><i>// Describes whether an integer comparison needs to be signed or unsigned,</i></td></tr>
<tr><th id="357">357</th><td><i>// or whether either type is OK.</i></td></tr>
<tr><th id="358">358</th><td><b>enum</b> {</td></tr>
<tr><th id="359">359</th><td>  <dfn class="enum" id="llvm::SystemZICMP::Any" title='llvm::SystemZICMP::Any' data-ref="llvm::SystemZICMP::Any">Any</dfn>,</td></tr>
<tr><th id="360">360</th><td>  <dfn class="enum" id="llvm::SystemZICMP::UnsignedOnly" title='llvm::SystemZICMP::UnsignedOnly' data-ref="llvm::SystemZICMP::UnsignedOnly">UnsignedOnly</dfn>,</td></tr>
<tr><th id="361">361</th><td>  <dfn class="enum" id="llvm::SystemZICMP::SignedOnly" title='llvm::SystemZICMP::SignedOnly' data-ref="llvm::SystemZICMP::SignedOnly">SignedOnly</dfn></td></tr>
<tr><th id="362">362</th><td>};</td></tr>
<tr><th id="363">363</th><td>} <i>// end namespace SystemZICMP</i></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><b>class</b> <a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget" id="llvm::SystemZSubtarget">SystemZSubtarget</a>;</td></tr>
<tr><th id="366">366</th><td><b>class</b> <a class="type" href="SystemZTargetMachine.h.html#llvm::SystemZTargetMachine" title='llvm::SystemZTargetMachine' data-ref="llvm::SystemZTargetMachine" id="llvm::SystemZTargetMachine">SystemZTargetMachine</a>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><b>class</b> <dfn class="type def" id="llvm::SystemZTargetLowering" title='llvm::SystemZTargetLowering' data-ref="llvm::SystemZTargetLowering">SystemZTargetLowering</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> {</td></tr>
<tr><th id="369">369</th><td><b>public</b>:</td></tr>
<tr><th id="370">370</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm21SystemZTargetLoweringC1ERKNS_13TargetMachineERKNS_16SystemZSubtargetE" title='llvm::SystemZTargetLowering::SystemZTargetLowering' data-ref="_ZN4llvm21SystemZTargetLoweringC1ERKNS_13TargetMachineERKNS_16SystemZSubtargetE">SystemZTargetLowering</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col7 decl" id="217TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="217TM">TM</dfn>,</td></tr>
<tr><th id="371">371</th><td>                                 <em>const</em> <a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a> &amp;<dfn class="local col8 decl" id="218STI" title='STI' data-type='const llvm::SystemZSubtarget &amp;' data-ref="218STI">STI</dfn>);</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <i>// Override TargetLowering.</i></td></tr>
<tr><th id="374">374</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE" title='llvm::SystemZTargetLowering::getScalarShiftAmountTy' data-ref="_ZNK4llvm21SystemZTargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE">getScalarShiftAmountTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>) <em>const</em> override {</td></tr>
<tr><th id="375">375</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering14getVectorIdxTyERKNS_10DataLayoutE" title='llvm::SystemZTargetLowering::getVectorIdxTy' data-ref="_ZNK4llvm21SystemZTargetLowering14getVectorIdxTyERKNS_10DataLayoutE">getVectorIdxTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col9 decl" id="219DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="219DL">DL</dfn>) <em>const</em> override {</td></tr>
<tr><th id="378">378</th><td>    <i>// Only the lower 12 bits of an element index are used, so we don't</i></td></tr>
<tr><th id="379">379</th><td><i>    // want to clobber the upper 32 bits of a GPR unnecessarily.</i></td></tr>
<tr><th id="380">380</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="381">381</th><td>  }</td></tr>
<tr><th id="382">382</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeTypeAction" title='llvm::TargetLoweringBase::LegalizeTypeAction' data-ref="llvm::TargetLoweringBase::LegalizeTypeAction">LegalizeTypeAction</a> <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering24getPreferredVectorActionENS_3MVTE" title='llvm::SystemZTargetLowering::getPreferredVectorAction' data-ref="_ZNK4llvm21SystemZTargetLowering24getPreferredVectorActionENS_3MVTE">getPreferredVectorAction</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="220VT" title='VT' data-type='llvm::MVT' data-ref="220VT">VT</dfn>)</td></tr>
<tr><th id="383">383</th><td>    <em>const</em> override {</td></tr>
<tr><th id="384">384</th><td>    <i>// Widen subvectors to the full width rather than promoting integer</i></td></tr>
<tr><th id="385">385</th><td><i>    // elements.  This is better because:</i></td></tr>
<tr><th id="386">386</th><td><i>    //</i></td></tr>
<tr><th id="387">387</th><td><i>    // (a) it means that we can handle the ABI for passing and returning</i></td></tr>
<tr><th id="388">388</th><td><i>    //     sub-128 vectors without having to handle them as legal types.</i></td></tr>
<tr><th id="389">389</th><td><i>    //</i></td></tr>
<tr><th id="390">390</th><td><i>    // (b) we don't have instructions to extend on load and truncate on store,</i></td></tr>
<tr><th id="391">391</th><td><i>    //     so promoting the integers is less efficient.</i></td></tr>
<tr><th id="392">392</th><td><i>    //</i></td></tr>
<tr><th id="393">393</th><td><i>    // (c) there are no multiplication instructions for the widest integer</i></td></tr>
<tr><th id="394">394</th><td><i>    //     type (v2i64).</i></td></tr>
<tr><th id="395">395</th><td>    <b>if</b> (<a class="local col0 ref" href="#220VT" title='VT' data-ref="220VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT19getScalarSizeInBitsEv" title='llvm::MVT::getScalarSizeInBits' data-ref="_ZNK4llvm3MVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() % <var>8</var> == <var>0</var>)</td></tr>
<tr><th id="396">396</th><td>      <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeTypeAction::TypeWidenVector" title='llvm::TargetLoweringBase::LegalizeTypeAction::TypeWidenVector' data-ref="llvm::TargetLoweringBase::LegalizeTypeAction::TypeWidenVector">TypeWidenVector</a>;</td></tr>
<tr><th id="397">397</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase24getPreferredVectorActionENS_3MVTE" title='llvm::TargetLoweringBase::getPreferredVectorAction' data-ref="_ZNK4llvm18TargetLoweringBase24getPreferredVectorActionENS_3MVTE">getPreferredVectorAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#220VT" title='VT' data-ref="220VT">VT</a>);</td></tr>
<tr><th id="398">398</th><td>  }</td></tr>
<tr><th id="399">399</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering22isCheapToSpeculateCtlzEv" title='llvm::SystemZTargetLowering::isCheapToSpeculateCtlz' data-ref="_ZNK4llvm21SystemZTargetLowering22isCheapToSpeculateCtlzEv">isCheapToSpeculateCtlz</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="400">400</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE" title='llvm::SystemZTargetLowering::getSetCCResultType' data-ref="_ZNK4llvm21SystemZTargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE">getSetCCResultType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col1 decl" id="221DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="221DL">DL</dfn>, <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;,</td></tr>
<tr><th id="401">401</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>) <em>const</em> override;</td></tr>
<tr><th id="402">402</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE" title='llvm::SystemZTargetLowering::isFMAFasterThanFMulAndFAdd' data-ref="_ZNK4llvm21SystemZTargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE">isFMAFasterThanFMulAndFAdd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="222VT" title='VT' data-type='llvm::EVT' data-ref="222VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="403">403</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb" title='llvm::SystemZTargetLowering::isFPImmLegal' data-ref="_ZNK4llvm21SystemZTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb">isFPImmLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col3 decl" id="223Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="223Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="224VT" title='VT' data-type='llvm::EVT' data-ref="224VT">VT</dfn>,</td></tr>
<tr><th id="404">404</th><td>                    <em>bool</em> <dfn class="local col5 decl" id="225ForCodeSize" title='ForCodeSize' data-type='bool' data-ref="225ForCodeSize">ForCodeSize</dfn>) <em>const</em> override;</td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering20isLegalICmpImmediateEl" title='llvm::SystemZTargetLowering::isLegalICmpImmediate' data-ref="_ZNK4llvm21SystemZTargetLowering20isLegalICmpImmediateEl">isLegalICmpImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="226Imm" title='Imm' data-type='int64_t' data-ref="226Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="406">406</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering19isLegalAddImmediateEl" title='llvm::SystemZTargetLowering::isLegalAddImmediate' data-ref="_ZNK4llvm21SystemZTargetLowering19isLegalAddImmediateEl">isLegalAddImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="227Imm" title='Imm' data-type='int64_t' data-ref="227Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="407">407</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE" title='llvm::SystemZTargetLowering::isLegalAddressingMode' data-ref="_ZNK4llvm21SystemZTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE">isLegalAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col8 decl" id="228DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="228DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col9 decl" id="229AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="229AM">AM</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="230Ty" title='Ty' data-type='llvm::Type *' data-ref="230Ty">Ty</dfn>,</td></tr>
<tr><th id="408">408</th><td>                             <em>unsigned</em> <dfn class="local col1 decl" id="231AS" title='AS' data-type='unsigned int' data-ref="231AS">AS</dfn>,</td></tr>
<tr><th id="409">409</th><td>                             <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="232I" title='I' data-type='llvm::Instruction *' data-ref="232I">I</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="410">410</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" title='llvm::SystemZTargetLowering::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm21SystemZTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="233VT" title='VT' data-type='llvm::EVT' data-ref="233VT">VT</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="234AS" title='AS' data-type='unsigned int' data-ref="234AS">AS</dfn>,</td></tr>
<tr><th id="411">411</th><td>                                      <em>unsigned</em> <dfn class="local col5 decl" id="235Align" title='Align' data-type='unsigned int' data-ref="235Align">Align</dfn>,</td></tr>
<tr><th id="412">412</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col6 decl" id="236Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="236Flags">Flags</dfn>,</td></tr>
<tr><th id="413">413</th><td>                                      <em>bool</em> *<dfn class="local col7 decl" id="237Fast" title='Fast' data-type='bool *' data-ref="237Fast">Fast</dfn>) <em>const</em> override;</td></tr>
<tr><th id="414">414</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering14isTruncateFreeEPNS_4TypeES2_" title='llvm::SystemZTargetLowering::isTruncateFree' data-ref="_ZNK4llvm21SystemZTargetLowering14isTruncateFreeEPNS_4TypeES2_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *) <em>const</em> override;</td></tr>
<tr><th id="415">415</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering14isTruncateFreeENS_3EVTES1_" title='llvm::SystemZTargetLowering::isTruncateFree' data-ref="_ZNK4llvm21SystemZTargetLowering14isTruncateFreeENS_3EVTES1_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>) <em>const</em> override;</td></tr>
<tr><th id="416">416</th><td>  <em>const</em> <em>char</em> *<dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering17getTargetNodeNameEj" title='llvm::SystemZTargetLowering::getTargetNodeName' data-ref="_ZNK4llvm21SystemZTargetLowering17getTargetNodeNameEj">getTargetNodeName</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="238Opcode" title='Opcode' data-type='unsigned int' data-ref="238Opcode">Opcode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="417">417</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="418">418</th><td>  <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" title='llvm::SystemZTargetLowering::getRegForInlineAsmConstraint' data-ref="_ZNK4llvm21SystemZTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE">getRegForInlineAsmConstraint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="239TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="239TRI">TRI</dfn>,</td></tr>
<tr><th id="419">419</th><td>                               <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="240Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="240Constraint">Constraint</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="241VT" title='VT' data-type='llvm::MVT' data-ref="241VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="420">420</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType" title='llvm::TargetLowering::ConstraintType' data-ref="llvm::TargetLowering::ConstraintType">ConstraintType</a></td></tr>
<tr><th id="421">421</th><td>  <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::SystemZTargetLowering::getConstraintType' data-ref="_ZNK4llvm21SystemZTargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="242Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="242Constraint">Constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="422">422</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintWeight" title='llvm::TargetLowering::ConstraintWeight' data-ref="llvm::TargetLowering::ConstraintWeight">ConstraintWeight</a></td></tr>
<tr><th id="423">423</th><td>    <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc" title='llvm::SystemZTargetLowering::getSingleConstraintMatchWeight' data-ref="_ZNK4llvm21SystemZTargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc">getSingleConstraintMatchWeight</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col3 decl" id="243info" title='info' data-type='llvm::TargetLowering::AsmOperandInfo &amp;' data-ref="243info">info</dfn>,</td></tr>
<tr><th id="424">424</th><td>                                   <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="244constraint" title='constraint' data-type='const char *' data-ref="244constraint">constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="425">425</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::LowerAsmOperandForConstraint' data-ref="_ZNK4llvm21SystemZTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE">LowerAsmOperandForConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="245Op" title='Op' data-type='llvm::SDValue' data-ref="245Op">Op</dfn>,</td></tr>
<tr><th id="426">426</th><td>                                    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col6 decl" id="246Constraint" title='Constraint' data-type='std::string &amp;' data-ref="246Constraint">Constraint</dfn>,</td></tr>
<tr><th id="427">427</th><td>                                    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col7 decl" id="247Ops" title='Ops' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="247Ops">Ops</dfn>,</td></tr>
<tr><th id="428">428</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="248DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="248DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::SystemZTargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm21SystemZTargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="249ConstraintCode" title='ConstraintCode' data-type='llvm::StringRef' data-ref="249ConstraintCode">ConstraintCode</dfn>) <em>const</em> override {</td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="local col9 ref" href="#249ConstraintCode" title='ConstraintCode' data-ref="249ConstraintCode">ConstraintCode</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="432">432</th><td>      <b>switch</b>(<a class="local col9 ref" href="#249ConstraintCode" title='ConstraintCode' data-ref="249ConstraintCode">ConstraintCode</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm">[<var>0</var>]</a>) {</td></tr>
<tr><th id="433">433</th><td>      <b>default</b>:</td></tr>
<tr><th id="434">434</th><td>        <b>break</b>;</td></tr>
<tr><th id="435">435</th><td>      <b>case</b> <kbd>'o'</kbd>:</td></tr>
<tr><th id="436">436</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_o" title='llvm::InlineAsm::Constraint_o' data-ref="llvm::InlineAsm::Constraint_o">Constraint_o</a>;</td></tr>
<tr><th id="437">437</th><td>      <b>case</b> <kbd>'Q'</kbd>:</td></tr>
<tr><th id="438">438</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Q" title='llvm::InlineAsm::Constraint_Q' data-ref="llvm::InlineAsm::Constraint_Q">Constraint_Q</a>;</td></tr>
<tr><th id="439">439</th><td>      <b>case</b> <kbd>'R'</kbd>:</td></tr>
<tr><th id="440">440</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_R" title='llvm::InlineAsm::Constraint_R' data-ref="llvm::InlineAsm::Constraint_R">Constraint_R</a>;</td></tr>
<tr><th id="441">441</th><td>      <b>case</b> <kbd>'S'</kbd>:</td></tr>
<tr><th id="442">442</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_S" title='llvm::InlineAsm::Constraint_S' data-ref="llvm::InlineAsm::Constraint_S">Constraint_S</a>;</td></tr>
<tr><th id="443">443</th><td>      <b>case</b> <kbd>'T'</kbd>:</td></tr>
<tr><th id="444">444</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_T" title='llvm::InlineAsm::Constraint_T' data-ref="llvm::InlineAsm::Constraint_T">Constraint_T</a>;</td></tr>
<tr><th id="445">445</th><td>      }</td></tr>
<tr><th id="446">446</th><td>    }</td></tr>
<tr><th id="447">447</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#249ConstraintCode" title='ConstraintCode' data-ref="249ConstraintCode">ConstraintCode</a>);</td></tr>
<tr><th id="448">448</th><td>  }</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="451">451</th><td><i class="doc">  /// exception address on entry to an EH pad.</i></td></tr>
<tr><th id="452">452</th><td>  <em>unsigned</em></td></tr>
<tr><th id="453">453</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE" title='llvm::SystemZTargetLowering::getExceptionPointerRegister' data-ref="_ZNK4llvm21SystemZTargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE">getExceptionPointerRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col0 decl" id="250PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="250PersonalityFn">PersonalityFn</dfn>) <em>const</em> override {</td></tr>
<tr><th id="454">454</th><td>    <b>return</b> SystemZ::<span class='error' title="no member named &apos;R6D&apos; in namespace &apos;llvm::SystemZ&apos;">R6D</span>;</td></tr>
<tr><th id="455">455</th><td>  }</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">  /// exception typeid on entry to a landing pad.</i></td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em></td></tr>
<tr><th id="460">460</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE" title='llvm::SystemZTargetLowering::getExceptionSelectorRegister' data-ref="_ZNK4llvm21SystemZTargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE">getExceptionSelectorRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col1 decl" id="251PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="251PersonalityFn">PersonalityFn</dfn>) <em>const</em> override {</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> SystemZ::<span class='error' title="no member named &apos;R7D&apos; in namespace &apos;llvm::SystemZ&apos;">R7D</span>;</td></tr>
<tr><th id="462">462</th><td>  }</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <i class="doc">/// Override to support customized stack guard loading.</i></td></tr>
<tr><th id="465">465</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering21useLoadStackGuardNodeEv" title='llvm::SystemZTargetLowering::useLoadStackGuardNode' data-ref="_ZNK4llvm21SystemZTargetLowering21useLoadStackGuardNodeEv">useLoadStackGuardNode</dfn>() <em>const</em> override {</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering21insertSSPDeclarationsERNS_6ModuleE" title='llvm::SystemZTargetLowering::insertSSPDeclarations' data-ref="_ZNK4llvm21SystemZTargetLowering21insertSSPDeclarationsERNS_6ModuleE">insertSSPDeclarations</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col2 decl" id="252M" title='M' data-type='llvm::Module &amp;' data-ref="252M">M</dfn>) <em>const</em> override {</td></tr>
<tr><th id="469">469</th><td>  }</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="472">472</th><td>  <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::SystemZTargetLowering::EmitInstrWithCustomInserter' data-ref="_ZNK4llvm21SystemZTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitInstrWithCustomInserter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="253MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="253MI">MI</dfn>,</td></tr>
<tr><th id="473">473</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="254BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="254BB">BB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="474">474</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::LowerOperation' data-ref="_ZNK4llvm21SystemZTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="255Op" title='Op' data-type='llvm::SDValue' data-ref="255Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="256DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="256DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="475">475</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering21LowerOperationWrapperEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::LowerOperationWrapper' data-ref="_ZNK4llvm21SystemZTargetLowering21LowerOperationWrapperEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">LowerOperationWrapper</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="257N" title='N' data-type='llvm::SDNode *' data-ref="257N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="258Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="258Results">Results</dfn>,</td></tr>
<tr><th id="476">476</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="259DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="259DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="477">477</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::ReplaceNodeResults' data-ref="_ZNK4llvm21SystemZTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">ReplaceNodeResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="260N" title='N' data-type='llvm::SDNode *' data-ref="260N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt;&amp;<dfn class="local col1 decl" id="261Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="261Results">Results</dfn>,</td></tr>
<tr><th id="478">478</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="262DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="262DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="479">479</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering19getScratchRegistersEj" title='llvm::SystemZTargetLowering::getScratchRegisters' data-ref="_ZNK4llvm21SystemZTargetLowering19getScratchRegistersEj">getScratchRegisters</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="263CC" title='CC' data-type='CallingConv::ID' data-ref="263CC">CC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="480">480</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering24allowTruncateForTailCallEPNS_4TypeES2_" title='llvm::SystemZTargetLowering::allowTruncateForTailCall' data-ref="_ZNK4llvm21SystemZTargetLowering24allowTruncateForTailCallEPNS_4TypeES2_">allowTruncateForTailCall</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *) <em>const</em> override;</td></tr>
<tr><th id="481">481</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE" title='llvm::SystemZTargetLowering::mayBeEmittedAsTailCall' data-ref="_ZNK4llvm21SystemZTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE">mayBeEmittedAsTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col4 decl" id="264CI" title='CI' data-type='const llvm::CallInst *' data-ref="264CI">CI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="482">482</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::SystemZTargetLowering::LowerFormalArguments' data-ref="_ZNK4llvm21SystemZTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerFormalArguments</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="265Chain" title='Chain' data-type='llvm::SDValue' data-ref="265Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col6 decl" id="266CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="266CallConv">CallConv</dfn>,</td></tr>
<tr><th id="483">483</th><td>                               <em>bool</em> <dfn class="local col7 decl" id="267isVarArg" title='isVarArg' data-type='bool' data-ref="267isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="484">484</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col8 decl" id="268Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="268Ins">Ins</dfn>,</td></tr>
<tr><th id="485">485</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="269DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="269DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="270DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="270DAG">DAG</dfn>,</td></tr>
<tr><th id="486">486</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col1 decl" id="271InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="271InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="487">487</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" title='llvm::SystemZTargetLowering::LowerCall' data-ref="_ZNK4llvm21SystemZTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE">LowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col2 decl" id="272CLI" title='CLI' data-type='llvm::TargetLowering::CallLoweringInfo &amp;' data-ref="272CLI">CLI</dfn>,</td></tr>
<tr><th id="488">488</th><td>                    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col3 decl" id="273InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="273InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE" title='llvm::SystemZTargetLowering::CanLowerReturn' data-ref="_ZNK4llvm21SystemZTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE">CanLowerReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col4 decl" id="274CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="274CallConv">CallConv</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="275MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="275MF">MF</dfn>,</td></tr>
<tr><th id="491">491</th><td>                      <em>bool</em> <dfn class="local col6 decl" id="276isVarArg" title='isVarArg' data-type='bool' data-ref="276isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="492">492</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col7 decl" id="277Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="277Outs">Outs</dfn>,</td></tr>
<tr><th id="493">493</th><td>                      <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col8 decl" id="278Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="278Context">Context</dfn>) <em>const</em> override;</td></tr>
<tr><th id="494">494</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::LowerReturn' data-ref="_ZNK4llvm21SystemZTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE">LowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="279Chain" title='Chain' data-type='llvm::SDValue' data-ref="279Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="280CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="280CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col1 decl" id="281IsVarArg" title='IsVarArg' data-type='bool' data-ref="281IsVarArg">IsVarArg</dfn>,</td></tr>
<tr><th id="495">495</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col2 decl" id="282Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="282Outs">Outs</dfn>,</td></tr>
<tr><th id="496">496</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col3 decl" id="283OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="283OutVals">OutVals</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col4 decl" id="284DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="284DL">DL</dfn>,</td></tr>
<tr><th id="497">497</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="285DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="285DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="498">498</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm21SystemZTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="286N" title='N' data-type='llvm::SDNode *' data-ref="286N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="287DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="287DCI">DCI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <i class="doc">/// Determine which of the bits specified in Mask are known to be either</i></td></tr>
<tr><th id="501">501</th><td><i class="doc">  /// zero or one and return them in the KnownZero/KnownOne bitsets.</i></td></tr>
<tr><th id="502">502</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::SystemZTargetLowering::computeKnownBitsForTargetNode' data-ref="_ZNK4llvm21SystemZTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj">computeKnownBitsForTargetNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="288Op" title='Op' data-type='const llvm::SDValue' data-ref="288Op">Op</dfn>,</td></tr>
<tr><th id="503">503</th><td>                                     <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> &amp;<dfn class="local col9 decl" id="289Known" title='Known' data-type='llvm::KnownBits &amp;' data-ref="289Known">Known</dfn>,</td></tr>
<tr><th id="504">504</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col0 decl" id="290DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="290DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="505">505</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="291DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="291DAG">DAG</dfn>,</td></tr>
<tr><th id="506">506</th><td>                                     <em>unsigned</em> <dfn class="local col2 decl" id="292Depth" title='Depth' data-type='unsigned int' data-ref="292Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i class="doc">/// Determine the number of bits in the operation that are sign bits.</i></td></tr>
<tr><th id="509">509</th><td>  <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::SystemZTargetLowering::ComputeNumSignBitsForTargetNode' data-ref="_ZNK4llvm21SystemZTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj">ComputeNumSignBitsForTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="293Op" title='Op' data-type='llvm::SDValue' data-ref="293Op">Op</dfn>,</td></tr>
<tr><th id="510">510</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col4 decl" id="294DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="294DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="511">511</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="295DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="295DAG">DAG</dfn>,</td></tr>
<tr><th id="512">512</th><td>                                           <em>unsigned</em> <dfn class="local col6 decl" id="296Depth" title='Depth' data-type='unsigned int' data-ref="296Depth">Depth</dfn>) <em>const</em> override;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType" title='llvm::ISD::NodeType' data-ref="llvm::ISD::NodeType">NodeType</a> <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering21getExtendForAtomicOpsEv" title='llvm::SystemZTargetLowering::getExtendForAtomicOps' data-ref="_ZNK4llvm21SystemZTargetLowering21getExtendForAtomicOpsEv">getExtendForAtomicOps</dfn>() <em>const</em> override {</td></tr>
<tr><th id="515">515</th><td>    <b>return</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>;</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21SystemZTargetLowering17supportSwiftErrorEv" title='llvm::SystemZTargetLowering::supportSwiftError' data-ref="_ZNK4llvm21SystemZTargetLowering17supportSwiftErrorEv">supportSwiftError</dfn>() <em>const</em> override {</td></tr>
<tr><th id="519">519</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><b>private</b>:</td></tr>
<tr><th id="523">523</th><td>  <em>const</em> <a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a> &amp;<dfn class="decl" id="llvm::SystemZTargetLowering::Subtarget" title='llvm::SystemZTargetLowering::Subtarget' data-ref="llvm::SystemZTargetLowering::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <i>// Implement LowerOperation for individual opcodes.</i></td></tr>
<tr><th id="526">526</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering12getVectorCmpERNS_12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES7_" title='llvm::SystemZTargetLowering::getVectorCmp' data-ref="_ZNK4llvm21SystemZTargetLowering12getVectorCmpERNS_12SelectionDAGEjRKNS_5SDLocENS_3EVTENS_7SDValueES7_">getVectorCmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="297DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="297DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="298Opcode" title='Opcode' data-type='unsigned int' data-ref="298Opcode">Opcode</dfn>,</td></tr>
<tr><th id="527">527</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="299DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="299DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="300VT" title='VT' data-type='llvm::EVT' data-ref="300VT">VT</dfn>,</td></tr>
<tr><th id="528">528</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="301CmpOp0" title='CmpOp0' data-type='llvm::SDValue' data-ref="301CmpOp0">CmpOp0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="302CmpOp1" title='CmpOp1' data-type='llvm::SDValue' data-ref="302CmpOp1">CmpOp1</dfn>) <em>const</em>;</td></tr>
<tr><th id="529">529</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering16lowerVectorSETCCERNS_12SelectionDAGERKNS_5SDLocENS_3EVTENS_3ISD8CondCodeENS_7SDValueES9_" title='llvm::SystemZTargetLowering::lowerVectorSETCC' data-ref="_ZNK4llvm21SystemZTargetLowering16lowerVectorSETCCERNS_12SelectionDAGERKNS_5SDLocENS_3EVTENS_3ISD8CondCodeENS_7SDValueES9_">lowerVectorSETCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="303DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="303DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col4 decl" id="304DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="304DL">DL</dfn>,</td></tr>
<tr><th id="530">530</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="305VT" title='VT' data-type='llvm::EVT' data-ref="305VT">VT</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col6 decl" id="306CC" title='CC' data-type='ISD::CondCode' data-ref="306CC">CC</dfn>,</td></tr>
<tr><th id="531">531</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="307CmpOp0" title='CmpOp0' data-type='llvm::SDValue' data-ref="307CmpOp0">CmpOp0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="308CmpOp1" title='CmpOp1' data-type='llvm::SDValue' data-ref="308CmpOp1">CmpOp1</dfn>) <em>const</em>;</td></tr>
<tr><th id="532">532</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering10lowerSETCCENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerSETCC' data-ref="_ZNK4llvm21SystemZTargetLowering10lowerSETCCENS_7SDValueERNS_12SelectionDAGE">lowerSETCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="309Op" title='Op' data-type='llvm::SDValue' data-ref="309Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="310DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="310DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="533">533</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering10lowerBR_CCENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerBR_CC' data-ref="_ZNK4llvm21SystemZTargetLowering10lowerBR_CCENS_7SDValueERNS_12SelectionDAGE">lowerBR_CC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="311Op" title='Op' data-type='llvm::SDValue' data-ref="311Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="312DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="312DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="534">534</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering14lowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerSELECT_CC' data-ref="_ZNK4llvm21SystemZTargetLowering14lowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE">lowerSELECT_CC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="313Op" title='Op' data-type='llvm::SDValue' data-ref="313Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="314DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="314DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="535">535</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering18lowerGlobalAddressEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerGlobalAddress' data-ref="_ZNK4llvm21SystemZTargetLowering18lowerGlobalAddressEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGE">lowerGlobalAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col5 decl" id="315Node" title='Node' data-type='llvm::GlobalAddressSDNode *' data-ref="315Node">Node</dfn>,</td></tr>
<tr><th id="536">536</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="316DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="316DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="537">537</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering17lowerTLSGetOffsetEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGEjNS_7SDValueE" title='llvm::SystemZTargetLowering::lowerTLSGetOffset' data-ref="_ZNK4llvm21SystemZTargetLowering17lowerTLSGetOffsetEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGEjNS_7SDValueE">lowerTLSGetOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col7 decl" id="317Node" title='Node' data-type='llvm::GlobalAddressSDNode *' data-ref="317Node">Node</dfn>,</td></tr>
<tr><th id="538">538</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="318DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="318DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="319Opcode" title='Opcode' data-type='unsigned int' data-ref="319Opcode">Opcode</dfn>,</td></tr>
<tr><th id="539">539</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="320GOTOffset" title='GOTOffset' data-type='llvm::SDValue' data-ref="320GOTOffset">GOTOffset</dfn>) <em>const</em>;</td></tr>
<tr><th id="540">540</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering18lowerThreadPointerERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerThreadPointer' data-ref="_ZNK4llvm21SystemZTargetLowering18lowerThreadPointerERKNS_5SDLocERNS_12SelectionDAGE">lowerThreadPointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="321DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="321DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="322DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="322DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="541">541</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering21lowerGlobalTLSAddressEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerGlobalTLSAddress' data-ref="_ZNK4llvm21SystemZTargetLowering21lowerGlobalTLSAddressEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGE">lowerGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col3 decl" id="323Node" title='Node' data-type='llvm::GlobalAddressSDNode *' data-ref="323Node">Node</dfn>,</td></tr>
<tr><th id="542">542</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="324DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="324DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="543">543</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering17lowerBlockAddressEPNS_18BlockAddressSDNodeERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerBlockAddress' data-ref="_ZNK4llvm21SystemZTargetLowering17lowerBlockAddressEPNS_18BlockAddressSDNodeERNS_12SelectionDAGE">lowerBlockAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BlockAddressSDNode" title='llvm::BlockAddressSDNode' data-ref="llvm::BlockAddressSDNode">BlockAddressSDNode</a> *<dfn class="local col5 decl" id="325Node" title='Node' data-type='llvm::BlockAddressSDNode *' data-ref="325Node">Node</dfn>,</td></tr>
<tr><th id="544">544</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="326DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="326DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="545">545</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering14lowerJumpTableEPNS_15JumpTableSDNodeERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerJumpTable' data-ref="_ZNK4llvm21SystemZTargetLowering14lowerJumpTableEPNS_15JumpTableSDNodeERNS_12SelectionDAGE">lowerJumpTable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::JumpTableSDNode" title='llvm::JumpTableSDNode' data-ref="llvm::JumpTableSDNode">JumpTableSDNode</a> *<dfn class="local col7 decl" id="327JT" title='JT' data-type='llvm::JumpTableSDNode *' data-ref="327JT">JT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="328DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="328DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="546">546</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering17lowerConstantPoolEPNS_18ConstantPoolSDNodeERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerConstantPool' data-ref="_ZNK4llvm21SystemZTargetLowering17lowerConstantPoolEPNS_18ConstantPoolSDNodeERNS_12SelectionDAGE">lowerConstantPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantPoolSDNode" title='llvm::ConstantPoolSDNode' data-ref="llvm::ConstantPoolSDNode">ConstantPoolSDNode</a> *<dfn class="local col9 decl" id="329CP" title='CP' data-type='llvm::ConstantPoolSDNode *' data-ref="329CP">CP</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="330DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="330DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="547">547</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering14lowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerFRAMEADDR' data-ref="_ZNK4llvm21SystemZTargetLowering14lowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE">lowerFRAMEADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="331Op" title='Op' data-type='llvm::SDValue' data-ref="331Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="332DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="332DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="548">548</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering15lowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerRETURNADDR' data-ref="_ZNK4llvm21SystemZTargetLowering15lowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE">lowerRETURNADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="333Op" title='Op' data-type='llvm::SDValue' data-ref="333Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="334DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="334DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="549">549</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering12lowerVASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerVASTART' data-ref="_ZNK4llvm21SystemZTargetLowering12lowerVASTARTENS_7SDValueERNS_12SelectionDAGE">lowerVASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="335Op" title='Op' data-type='llvm::SDValue' data-ref="335Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="336DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="336DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="550">550</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering11lowerVACOPYENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerVACOPY' data-ref="_ZNK4llvm21SystemZTargetLowering11lowerVACOPYENS_7SDValueERNS_12SelectionDAGE">lowerVACOPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="337Op" title='Op' data-type='llvm::SDValue' data-ref="337Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="338DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="338DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="551">551</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering23lowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerDYNAMIC_STACKALLOC' data-ref="_ZNK4llvm21SystemZTargetLowering23lowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE">lowerDYNAMIC_STACKALLOC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="339Op" title='Op' data-type='llvm::SDValue' data-ref="339Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="340DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="340DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="552">552</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering28lowerGET_DYNAMIC_AREA_OFFSETENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerGET_DYNAMIC_AREA_OFFSET' data-ref="_ZNK4llvm21SystemZTargetLowering28lowerGET_DYNAMIC_AREA_OFFSETENS_7SDValueERNS_12SelectionDAGE">lowerGET_DYNAMIC_AREA_OFFSET</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="341Op" title='Op' data-type='llvm::SDValue' data-ref="341Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="342DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="342DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="553">553</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering14lowerSMUL_LOHIENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerSMUL_LOHI' data-ref="_ZNK4llvm21SystemZTargetLowering14lowerSMUL_LOHIENS_7SDValueERNS_12SelectionDAGE">lowerSMUL_LOHI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="343Op" title='Op' data-type='llvm::SDValue' data-ref="343Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="344DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="344DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="554">554</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering14lowerUMUL_LOHIENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerUMUL_LOHI' data-ref="_ZNK4llvm21SystemZTargetLowering14lowerUMUL_LOHIENS_7SDValueERNS_12SelectionDAGE">lowerUMUL_LOHI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="345Op" title='Op' data-type='llvm::SDValue' data-ref="345Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="346DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="346DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="555">555</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering12lowerSDIVREMENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerSDIVREM' data-ref="_ZNK4llvm21SystemZTargetLowering12lowerSDIVREMENS_7SDValueERNS_12SelectionDAGE">lowerSDIVREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="347Op" title='Op' data-type='llvm::SDValue' data-ref="347Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="348DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="348DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="556">556</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering12lowerUDIVREMENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerUDIVREM' data-ref="_ZNK4llvm21SystemZTargetLowering12lowerUDIVREMENS_7SDValueERNS_12SelectionDAGE">lowerUDIVREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="349Op" title='Op' data-type='llvm::SDValue' data-ref="349Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="350DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="350DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="557">557</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering10lowerXALUOENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerXALUO' data-ref="_ZNK4llvm21SystemZTargetLowering10lowerXALUOENS_7SDValueERNS_12SelectionDAGE">lowerXALUO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="351Op" title='Op' data-type='llvm::SDValue' data-ref="351Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="352DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="352DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="558">558</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering16lowerADDSUBCARRYENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerADDSUBCARRY' data-ref="_ZNK4llvm21SystemZTargetLowering16lowerADDSUBCARRYENS_7SDValueERNS_12SelectionDAGE">lowerADDSUBCARRY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="353Op" title='Op' data-type='llvm::SDValue' data-ref="353Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="354DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="354DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="559">559</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering12lowerBITCASTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerBITCAST' data-ref="_ZNK4llvm21SystemZTargetLowering12lowerBITCASTENS_7SDValueERNS_12SelectionDAGE">lowerBITCAST</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="355Op" title='Op' data-type='llvm::SDValue' data-ref="355Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="356DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="356DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="560">560</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering7lowerORENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerOR' data-ref="_ZNK4llvm21SystemZTargetLowering7lowerORENS_7SDValueERNS_12SelectionDAGE">lowerOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="357Op" title='Op' data-type='llvm::SDValue' data-ref="357Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="358DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="358DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="561">561</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering10lowerCTPOPENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerCTPOP' data-ref="_ZNK4llvm21SystemZTargetLowering10lowerCTPOPENS_7SDValueERNS_12SelectionDAGE">lowerCTPOP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="359Op" title='Op' data-type='llvm::SDValue' data-ref="359Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="360DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="360DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="562">562</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering17lowerATOMIC_FENCEENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerATOMIC_FENCE' data-ref="_ZNK4llvm21SystemZTargetLowering17lowerATOMIC_FENCEENS_7SDValueERNS_12SelectionDAGE">lowerATOMIC_FENCE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="361Op" title='Op' data-type='llvm::SDValue' data-ref="361Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="362DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="362DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="563">563</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering16lowerATOMIC_LOADENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerATOMIC_LOAD' data-ref="_ZNK4llvm21SystemZTargetLowering16lowerATOMIC_LOADENS_7SDValueERNS_12SelectionDAGE">lowerATOMIC_LOAD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="363Op" title='Op' data-type='llvm::SDValue' data-ref="363Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="364DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="364DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="564">564</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering17lowerATOMIC_STOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerATOMIC_STORE' data-ref="_ZNK4llvm21SystemZTargetLowering17lowerATOMIC_STOREENS_7SDValueERNS_12SelectionDAGE">lowerATOMIC_STORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="365Op" title='Op' data-type='llvm::SDValue' data-ref="365Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="366DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="366DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="565">565</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering19lowerATOMIC_LOAD_OPENS_7SDValueERNS_12SelectionDAGEj" title='llvm::SystemZTargetLowering::lowerATOMIC_LOAD_OP' data-ref="_ZNK4llvm21SystemZTargetLowering19lowerATOMIC_LOAD_OPENS_7SDValueERNS_12SelectionDAGEj">lowerATOMIC_LOAD_OP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="367Op" title='Op' data-type='llvm::SDValue' data-ref="367Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="368DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="368DAG">DAG</dfn>,</td></tr>
<tr><th id="566">566</th><td>                              <em>unsigned</em> <dfn class="local col9 decl" id="369Opcode" title='Opcode' data-type='unsigned int' data-ref="369Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="567">567</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering20lowerATOMIC_LOAD_SUBENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerATOMIC_LOAD_SUB' data-ref="_ZNK4llvm21SystemZTargetLowering20lowerATOMIC_LOAD_SUBENS_7SDValueERNS_12SelectionDAGE">lowerATOMIC_LOAD_SUB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="370Op" title='Op' data-type='llvm::SDValue' data-ref="370Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="371DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="371DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="568">568</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering20lowerATOMIC_CMP_SWAPENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerATOMIC_CMP_SWAP' data-ref="_ZNK4llvm21SystemZTargetLowering20lowerATOMIC_CMP_SWAPENS_7SDValueERNS_12SelectionDAGE">lowerATOMIC_CMP_SWAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="372Op" title='Op' data-type='llvm::SDValue' data-ref="372Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="373DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="373DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="569">569</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering14lowerSTACKSAVEENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerSTACKSAVE' data-ref="_ZNK4llvm21SystemZTargetLowering14lowerSTACKSAVEENS_7SDValueERNS_12SelectionDAGE">lowerSTACKSAVE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="374Op" title='Op' data-type='llvm::SDValue' data-ref="374Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="375DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="375DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="570">570</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering17lowerSTACKRESTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerSTACKRESTORE' data-ref="_ZNK4llvm21SystemZTargetLowering17lowerSTACKRESTOREENS_7SDValueERNS_12SelectionDAGE">lowerSTACKRESTORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="376Op" title='Op' data-type='llvm::SDValue' data-ref="376Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="377DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="377DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="571">571</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering13lowerPREFETCHENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerPREFETCH' data-ref="_ZNK4llvm21SystemZTargetLowering13lowerPREFETCHENS_7SDValueERNS_12SelectionDAGE">lowerPREFETCH</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="378Op" title='Op' data-type='llvm::SDValue' data-ref="378Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="379DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="379DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="572">572</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering22lowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerINTRINSIC_W_CHAIN' data-ref="_ZNK4llvm21SystemZTargetLowering22lowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE">lowerINTRINSIC_W_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="380Op" title='Op' data-type='llvm::SDValue' data-ref="380Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="381DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="381DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="573">573</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering23lowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerINTRINSIC_WO_CHAIN' data-ref="_ZNK4llvm21SystemZTargetLowering23lowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE">lowerINTRINSIC_WO_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="382Op" title='Op' data-type='llvm::SDValue' data-ref="382Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="383DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="383DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="574">574</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerBUILD_VECTOR' data-ref="_ZNK4llvm21SystemZTargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE">lowerBUILD_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="384Op" title='Op' data-type='llvm::SDValue' data-ref="384Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="385DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="385DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="575">575</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering19lowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerVECTOR_SHUFFLE' data-ref="_ZNK4llvm21SystemZTargetLowering19lowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE">lowerVECTOR_SHUFFLE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="386Op" title='Op' data-type='llvm::SDValue' data-ref="386Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="387DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="387DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="576">576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering21lowerSCALAR_TO_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerSCALAR_TO_VECTOR' data-ref="_ZNK4llvm21SystemZTargetLowering21lowerSCALAR_TO_VECTORENS_7SDValueERNS_12SelectionDAGE">lowerSCALAR_TO_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="388Op" title='Op' data-type='llvm::SDValue' data-ref="388Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="389DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="389DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="577">577</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering22lowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerINSERT_VECTOR_ELT' data-ref="_ZNK4llvm21SystemZTargetLowering22lowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">lowerINSERT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="390Op" title='Op' data-type='llvm::SDValue' data-ref="390Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="391DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="391DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="578">578</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::SystemZTargetLowering::lowerEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm21SystemZTargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">lowerEXTRACT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="392Op" title='Op' data-type='llvm::SDValue' data-ref="392Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="393DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="393DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="579">579</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering22lowerExtendVectorInregENS_7SDValueERNS_12SelectionDAGEj" title='llvm::SystemZTargetLowering::lowerExtendVectorInreg' data-ref="_ZNK4llvm21SystemZTargetLowering22lowerExtendVectorInregENS_7SDValueERNS_12SelectionDAGEj">lowerExtendVectorInreg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="394Op" title='Op' data-type='llvm::SDValue' data-ref="394Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="395DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="395DAG">DAG</dfn>,</td></tr>
<tr><th id="580">580</th><td>                                 <em>unsigned</em> <dfn class="local col6 decl" id="396UnpackHigh" title='UnpackHigh' data-type='unsigned int' data-ref="396UnpackHigh">UnpackHigh</dfn>) <em>const</em>;</td></tr>
<tr><th id="581">581</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering10lowerShiftENS_7SDValueERNS_12SelectionDAGEj" title='llvm::SystemZTargetLowering::lowerShift' data-ref="_ZNK4llvm21SystemZTargetLowering10lowerShiftENS_7SDValueERNS_12SelectionDAGEj">lowerShift</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="397Op" title='Op' data-type='llvm::SDValue' data-ref="397Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="398DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="398DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="399ByScalar" title='ByScalar' data-type='unsigned int' data-ref="399ByScalar">ByScalar</dfn>) <em>const</em>;</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering20canTreatAsByteVectorENS_3EVTE" title='llvm::SystemZTargetLowering::canTreatAsByteVector' data-ref="_ZNK4llvm21SystemZTargetLowering20canTreatAsByteVectorENS_3EVTE">canTreatAsByteVector</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="400VT" title='VT' data-type='llvm::EVT' data-ref="400VT">VT</dfn>) <em>const</em>;</td></tr>
<tr><th id="584">584</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering14combineExtractERKNS_5SDLocENS_3EVTES4_NS_7SDValueEjRNS_14TargetLowering15DAGCombinerInfoEb" title='llvm::SystemZTargetLowering::combineExtract' data-ref="_ZNK4llvm21SystemZTargetLowering14combineExtractERKNS_5SDLocENS_3EVTES4_NS_7SDValueEjRNS_14TargetLowering15DAGCombinerInfoEb">combineExtract</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="401DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="401DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="402ElemVT" title='ElemVT' data-type='llvm::EVT' data-ref="402ElemVT">ElemVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="403VecVT" title='VecVT' data-type='llvm::EVT' data-ref="403VecVT">VecVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="404OrigOp" title='OrigOp' data-type='llvm::SDValue' data-ref="404OrigOp">OrigOp</dfn>,</td></tr>
<tr><th id="585">585</th><td>                         <em>unsigned</em> <dfn class="local col5 decl" id="405Index" title='Index' data-type='unsigned int' data-ref="405Index">Index</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col6 decl" id="406DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="406DCI">DCI</dfn>,</td></tr>
<tr><th id="586">586</th><td>                         <em>bool</em> <dfn class="local col7 decl" id="407Force" title='Force' data-type='bool' data-ref="407Force">Force</dfn>) <em>const</em>;</td></tr>
<tr><th id="587">587</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering22combineTruncateExtractERKNS_5SDLocENS_3EVTENS_7SDValueERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineTruncateExtract' data-ref="_ZNK4llvm21SystemZTargetLowering22combineTruncateExtractERKNS_5SDLocENS_3EVTENS_7SDValueERNS_14TargetLowering15DAGCombinerInfoE">combineTruncateExtract</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="408DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="408DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="409TruncVT" title='TruncVT' data-type='llvm::EVT' data-ref="409TruncVT">TruncVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="410Op" title='Op' data-type='llvm::SDValue' data-ref="410Op">Op</dfn>,</td></tr>
<tr><th id="588">588</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="411DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="411DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="589">589</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering18combineZERO_EXTENDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineZERO_EXTEND' data-ref="_ZNK4llvm21SystemZTargetLowering18combineZERO_EXTENDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineZERO_EXTEND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="412N" title='N' data-type='llvm::SDNode *' data-ref="412N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="413DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="413DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="590">590</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering18combineSIGN_EXTENDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineSIGN_EXTEND' data-ref="_ZNK4llvm21SystemZTargetLowering18combineSIGN_EXTENDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineSIGN_EXTEND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="414N" title='N' data-type='llvm::SDNode *' data-ref="414N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="415DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="415DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="591">591</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering24combineSIGN_EXTEND_INREGEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineSIGN_EXTEND_INREG' data-ref="_ZNK4llvm21SystemZTargetLowering24combineSIGN_EXTEND_INREGEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineSIGN_EXTEND_INREG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="416N" title='N' data-type='llvm::SDNode *' data-ref="416N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="417DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="417DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="592">592</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering12combineMERGEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineMERGE' data-ref="_ZNK4llvm21SystemZTargetLowering12combineMERGEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineMERGE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="418N" title='N' data-type='llvm::SDNode *' data-ref="418N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="419DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="419DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="593">593</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering11combineLOADEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineLOAD' data-ref="_ZNK4llvm21SystemZTargetLowering11combineLOADEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineLOAD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="420N" title='N' data-type='llvm::SDNode *' data-ref="420N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="421DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="421DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="594">594</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering12combineSTOREEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineSTORE' data-ref="_ZNK4llvm21SystemZTargetLowering12combineSTOREEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineSTORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="422N" title='N' data-type='llvm::SDNode *' data-ref="422N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="423DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="423DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="595">595</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering25combineEXTRACT_VECTOR_ELTEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm21SystemZTargetLowering25combineEXTRACT_VECTOR_ELTEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineEXTRACT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="424N" title='N' data-type='llvm::SDNode *' data-ref="424N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="425DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="425DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="596">596</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering18combineJOIN_DWORDSEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineJOIN_DWORDS' data-ref="_ZNK4llvm21SystemZTargetLowering18combineJOIN_DWORDSEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineJOIN_DWORDS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="426N" title='N' data-type='llvm::SDNode *' data-ref="426N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="427DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="427DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="597">597</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering15combineFP_ROUNDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineFP_ROUND' data-ref="_ZNK4llvm21SystemZTargetLowering15combineFP_ROUNDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineFP_ROUND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="428N" title='N' data-type='llvm::SDNode *' data-ref="428N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="429DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="429DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="598">598</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering16combineFP_EXTENDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineFP_EXTEND' data-ref="_ZNK4llvm21SystemZTargetLowering16combineFP_EXTENDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineFP_EXTEND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="430N" title='N' data-type='llvm::SDNode *' data-ref="430N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="431DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="431DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="599">599</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering12combineBSWAPEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineBSWAP' data-ref="_ZNK4llvm21SystemZTargetLowering12combineBSWAPEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineBSWAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="432N" title='N' data-type='llvm::SDNode *' data-ref="432N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="433DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="433DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="600">600</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering16combineBR_CCMASKEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineBR_CCMASK' data-ref="_ZNK4llvm21SystemZTargetLowering16combineBR_CCMASKEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineBR_CCMASK</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="434N" title='N' data-type='llvm::SDNode *' data-ref="434N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="435DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="435DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="601">601</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering20combineSELECT_CCMASKEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineSELECT_CCMASK' data-ref="_ZNK4llvm21SystemZTargetLowering20combineSELECT_CCMASKEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineSELECT_CCMASK</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="436N" title='N' data-type='llvm::SDNode *' data-ref="436N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="437DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="437DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="602">602</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering17combineGET_CCMASKEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineGET_CCMASK' data-ref="_ZNK4llvm21SystemZTargetLowering17combineGET_CCMASKEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineGET_CCMASK</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="438N" title='N' data-type='llvm::SDNode *' data-ref="438N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="439DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="439DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="603">603</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering16combineIntDIVREMEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::SystemZTargetLowering::combineIntDIVREM' data-ref="_ZNK4llvm21SystemZTargetLowering16combineIntDIVREMEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineIntDIVREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="440N" title='N' data-type='llvm::SDNode *' data-ref="440N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="441DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="441DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering13unwrapAddressENS_7SDValueE" title='llvm::SystemZTargetLowering::unwrapAddress' data-ref="_ZNK4llvm21SystemZTargetLowering13unwrapAddressENS_7SDValueE">unwrapAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="442N" title='N' data-type='llvm::SDValue' data-ref="442N">N</dfn>) <em>const</em> override;</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <i>// If the last instruction before MBBI in MBB was some form of COMPARE,</i></td></tr>
<tr><th id="608">608</th><td><i>  // try to replace it with a COMPARE AND BRANCH just before MBBI.</i></td></tr>
<tr><th id="609">609</th><td><i>  // CCMask and Target are the BRC-like operands for the branch.</i></td></tr>
<tr><th id="610">610</th><td><i>  // Return true if the change was made.</i></td></tr>
<tr><th id="611">611</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering26convertPrevCompareToBranchEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjS2_" title='llvm::SystemZTargetLowering::convertPrevCompareToBranch' data-ref="_ZNK4llvm21SystemZTargetLowering26convertPrevCompareToBranchEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjS2_">convertPrevCompareToBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="443MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="443MBB">MBB</dfn>,</td></tr>
<tr><th id="612">612</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="444MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="444MBBI">MBBI</dfn>,</td></tr>
<tr><th id="613">613</th><td>                                  <em>unsigned</em> <dfn class="local col5 decl" id="445CCMask" title='CCMask' data-type='unsigned int' data-ref="445CCMask">CCMask</dfn>,</td></tr>
<tr><th id="614">614</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="446Target" title='Target' data-type='llvm::MachineBasicBlock *' data-ref="446Target">Target</dfn>) <em>const</em>;</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <i>// Implement EmitInstrWithCustomInserter for individual operation types.</i></td></tr>
<tr><th id="617">617</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering10emitSelectERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::SystemZTargetLowering::emitSelect' data-ref="_ZNK4llvm21SystemZTargetLowering10emitSelectERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="447MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="447MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="448BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="448BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="618">618</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering13emitCondStoreERNS_12MachineInstrEPNS_17MachineBasicBlockEjjb" title='llvm::SystemZTargetLowering::emitCondStore' data-ref="_ZNK4llvm21SystemZTargetLowering13emitCondStoreERNS_12MachineInstrEPNS_17MachineBasicBlockEjjb">emitCondStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="449MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="449MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="450BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="450BB">BB</dfn>,</td></tr>
<tr><th id="619">619</th><td>                                   <em>unsigned</em> <dfn class="local col1 decl" id="451StoreOpcode" title='StoreOpcode' data-type='unsigned int' data-ref="451StoreOpcode">StoreOpcode</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="452STOCOpcode" title='STOCOpcode' data-type='unsigned int' data-ref="452STOCOpcode">STOCOpcode</dfn>,</td></tr>
<tr><th id="620">620</th><td>                                   <em>bool</em> <dfn class="local col3 decl" id="453Invert" title='Invert' data-type='bool' data-ref="453Invert">Invert</dfn>) <em>const</em>;</td></tr>
<tr><th id="621">621</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering11emitPair128ERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::SystemZTargetLowering::emitPair128' data-ref="_ZNK4llvm21SystemZTargetLowering11emitPair128ERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitPair128</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="454MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="454MI">MI</dfn>,</td></tr>
<tr><th id="622">622</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="455MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="455MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="623">623</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering10emitExt128ERNS_12MachineInstrEPNS_17MachineBasicBlockEb" title='llvm::SystemZTargetLowering::emitExt128' data-ref="_ZNK4llvm21SystemZTargetLowering10emitExt128ERNS_12MachineInstrEPNS_17MachineBasicBlockEb">emitExt128</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="456MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="456MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="457MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="457MBB">MBB</dfn>,</td></tr>
<tr><th id="624">624</th><td>                                <em>bool</em> <dfn class="local col8 decl" id="458ClearEven" title='ClearEven' data-type='bool' data-ref="458ClearEven">ClearEven</dfn>) <em>const</em>;</td></tr>
<tr><th id="625">625</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering20emitAtomicLoadBinaryERNS_12MachineInstrEPNS_17MachineBasicBlockEjjb" title='llvm::SystemZTargetLowering::emitAtomicLoadBinary' data-ref="_ZNK4llvm21SystemZTargetLowering20emitAtomicLoadBinaryERNS_12MachineInstrEPNS_17MachineBasicBlockEjjb">emitAtomicLoadBinary</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="459MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="459MI">MI</dfn>,</td></tr>
<tr><th id="626">626</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="460BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="460BB">BB</dfn>,</td></tr>
<tr><th id="627">627</th><td>                                          <em>unsigned</em> <dfn class="local col1 decl" id="461BinOpcode" title='BinOpcode' data-type='unsigned int' data-ref="461BinOpcode">BinOpcode</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="462BitSize" title='BitSize' data-type='unsigned int' data-ref="462BitSize">BitSize</dfn>,</td></tr>
<tr><th id="628">628</th><td>                                          <em>bool</em> <dfn class="local col3 decl" id="463Invert" title='Invert' data-type='bool' data-ref="463Invert">Invert</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="629">629</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering20emitAtomicLoadMinMaxERNS_12MachineInstrEPNS_17MachineBasicBlockEjjj" title='llvm::SystemZTargetLowering::emitAtomicLoadMinMax' data-ref="_ZNK4llvm21SystemZTargetLowering20emitAtomicLoadMinMaxERNS_12MachineInstrEPNS_17MachineBasicBlockEjjj">emitAtomicLoadMinMax</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="464MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="464MI">MI</dfn>,</td></tr>
<tr><th id="630">630</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="465MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="465MBB">MBB</dfn>,</td></tr>
<tr><th id="631">631</th><td>                                          <em>unsigned</em> <dfn class="local col6 decl" id="466CompareOpcode" title='CompareOpcode' data-type='unsigned int' data-ref="466CompareOpcode">CompareOpcode</dfn>,</td></tr>
<tr><th id="632">632</th><td>                                          <em>unsigned</em> <dfn class="local col7 decl" id="467KeepOldMask" title='KeepOldMask' data-type='unsigned int' data-ref="467KeepOldMask">KeepOldMask</dfn>,</td></tr>
<tr><th id="633">633</th><td>                                          <em>unsigned</em> <dfn class="local col8 decl" id="468BitSize" title='BitSize' data-type='unsigned int' data-ref="468BitSize">BitSize</dfn>) <em>const</em>;</td></tr>
<tr><th id="634">634</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering18emitAtomicCmpSwapWERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::SystemZTargetLowering::emitAtomicCmpSwapW' data-ref="_ZNK4llvm21SystemZTargetLowering18emitAtomicCmpSwapWERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitAtomicCmpSwapW</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="469MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="469MI">MI</dfn>,</td></tr>
<tr><th id="635">635</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="470BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="470BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="636">636</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering17emitMemMemWrapperERNS_12MachineInstrEPNS_17MachineBasicBlockEj" title='llvm::SystemZTargetLowering::emitMemMemWrapper' data-ref="_ZNK4llvm21SystemZTargetLowering17emitMemMemWrapperERNS_12MachineInstrEPNS_17MachineBasicBlockEj">emitMemMemWrapper</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="471MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="471MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="472BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="472BB">BB</dfn>,</td></tr>
<tr><th id="637">637</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="473Opcode" title='Opcode' data-type='unsigned int' data-ref="473Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="638">638</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering17emitStringWrapperERNS_12MachineInstrEPNS_17MachineBasicBlockEj" title='llvm::SystemZTargetLowering::emitStringWrapper' data-ref="_ZNK4llvm21SystemZTargetLowering17emitStringWrapperERNS_12MachineInstrEPNS_17MachineBasicBlockEj">emitStringWrapper</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="474MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="474MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="475BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="475BB">BB</dfn>,</td></tr>
<tr><th id="639">639</th><td>                                       <em>unsigned</em> <dfn class="local col6 decl" id="476Opcode" title='Opcode' data-type='unsigned int' data-ref="476Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="640">640</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering20emitTransactionBeginERNS_12MachineInstrEPNS_17MachineBasicBlockEjb" title='llvm::SystemZTargetLowering::emitTransactionBegin' data-ref="_ZNK4llvm21SystemZTargetLowering20emitTransactionBeginERNS_12MachineInstrEPNS_17MachineBasicBlockEjb">emitTransactionBegin</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="477MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="477MI">MI</dfn>,</td></tr>
<tr><th id="641">641</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="478MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="478MBB">MBB</dfn>,</td></tr>
<tr><th id="642">642</th><td>                                          <em>unsigned</em> <dfn class="local col9 decl" id="479Opcode" title='Opcode' data-type='unsigned int' data-ref="479Opcode">Opcode</dfn>, <em>bool</em> <dfn class="local col0 decl" id="480NoFloat" title='NoFloat' data-type='bool' data-ref="480NoFloat">NoFloat</dfn>) <em>const</em>;</td></tr>
<tr><th id="643">643</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21SystemZTargetLowering19emitLoadAndTestCmp0ERNS_12MachineInstrEPNS_17MachineBasicBlockEj" title='llvm::SystemZTargetLowering::emitLoadAndTestCmp0' data-ref="_ZNK4llvm21SystemZTargetLowering19emitLoadAndTestCmp0ERNS_12MachineInstrEPNS_17MachineBasicBlockEj">emitLoadAndTestCmp0</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="481MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="481MI">MI</dfn>,</td></tr>
<tr><th id="644">644</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="482MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="482MBB">MBB</dfn>,</td></tr>
<tr><th id="645">645</th><td>                                         <em>unsigned</em> <dfn class="local col3 decl" id="483Opcode" title='Opcode' data-type='unsigned int' data-ref="483Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering11getMMOFlagsERKNS_11InstructionE" title='llvm::SystemZTargetLowering::getMMOFlags' data-ref="_ZNK4llvm21SystemZTargetLowering11getMMOFlagsERKNS_11InstructionE">getMMOFlags</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> &amp;<dfn class="local col4 decl" id="484I" title='I' data-type='const llvm::Instruction &amp;' data-ref="484I">I</dfn>) <em>const</em> override;</td></tr>
<tr><th id="648">648</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="virtual decl" id="_ZNK4llvm21SystemZTargetLowering17getRepRegClassForENS_3MVTE" title='llvm::SystemZTargetLowering::getRepRegClassFor' data-ref="_ZNK4llvm21SystemZTargetLowering17getRepRegClassForENS_3MVTE">getRepRegClassFor</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="485VT" title='VT' data-type='llvm::MVT' data-ref="485VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="649">649</th><td>};</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><b>struct</b> <dfn class="type def" id="llvm::SystemZVectorConstantInfo" title='llvm::SystemZVectorConstantInfo' data-ref="llvm::SystemZVectorConstantInfo">SystemZVectorConstantInfo</dfn> {</td></tr>
<tr><th id="652">652</th><td><b>private</b>:</td></tr>
<tr><th id="653">653</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="decl" id="llvm::SystemZVectorConstantInfo::IntBits" title='llvm::SystemZVectorConstantInfo::IntBits' data-ref="llvm::SystemZVectorConstantInfo::IntBits">IntBits</dfn>;             <i>// The 128 bits as an integer.</i></td></tr>
<tr><th id="654">654</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="decl" id="llvm::SystemZVectorConstantInfo::SplatBits" title='llvm::SystemZVectorConstantInfo::SplatBits' data-ref="llvm::SystemZVectorConstantInfo::SplatBits">SplatBits</dfn>;           <i>// Smallest splat value.</i></td></tr>
<tr><th id="655">655</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="decl" id="llvm::SystemZVectorConstantInfo::SplatUndef" title='llvm::SystemZVectorConstantInfo::SplatUndef' data-ref="llvm::SystemZVectorConstantInfo::SplatUndef">SplatUndef</dfn>;          <i>// Bits correspoding to undef operands of the BVN.</i></td></tr>
<tr><th id="656">656</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SystemZVectorConstantInfo::SplatBitSize" title='llvm::SystemZVectorConstantInfo::SplatBitSize' data-ref="llvm::SystemZVectorConstantInfo::SplatBitSize">SplatBitSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="657">657</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SystemZVectorConstantInfo::isFP128" title='llvm::SystemZVectorConstantInfo::isFP128' data-ref="llvm::SystemZVectorConstantInfo::isFP128">isFP128</dfn> = <b>false</b>;</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><b>public</b>:</td></tr>
<tr><th id="660">660</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SystemZVectorConstantInfo::Opcode" title='llvm::SystemZVectorConstantInfo::Opcode' data-ref="llvm::SystemZVectorConstantInfo::Opcode">Opcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="661">661</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <dfn class="decl" id="llvm::SystemZVectorConstantInfo::OpVals" title='llvm::SystemZVectorConstantInfo::OpVals' data-ref="llvm::SystemZVectorConstantInfo::OpVals">OpVals</dfn>;</td></tr>
<tr><th id="662">662</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="decl" id="llvm::SystemZVectorConstantInfo::VecVT" title='llvm::SystemZVectorConstantInfo::VecVT' data-ref="llvm::SystemZVectorConstantInfo::VecVT">VecVT</dfn>;</td></tr>
<tr><th id="663">663</th><td>  <dfn class="decl" id="_ZN4llvm25SystemZVectorConstantInfoC1ENS_7APFloatE" title='llvm::SystemZVectorConstantInfo::SystemZVectorConstantInfo' data-ref="_ZN4llvm25SystemZVectorConstantInfoC1ENS_7APFloatE">SystemZVectorConstantInfo</dfn>(<a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col6 decl" id="486FPImm" title='FPImm' data-type='llvm::APFloat' data-ref="486FPImm">FPImm</dfn>);</td></tr>
<tr><th id="664">664</th><td>  <dfn class="decl" id="_ZN4llvm25SystemZVectorConstantInfoC1EPNS_17BuildVectorSDNodeE" title='llvm::SystemZVectorConstantInfo::SystemZVectorConstantInfo' data-ref="_ZN4llvm25SystemZVectorConstantInfoC1EPNS_17BuildVectorSDNodeE">SystemZVectorConstantInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a> *<dfn class="local col7 decl" id="487BVN" title='BVN' data-type='llvm::BuildVectorSDNode *' data-ref="487BVN">BVN</dfn>);</td></tr>
<tr><th id="665">665</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm25SystemZVectorConstantInfo21isVectorConstantLegalERKNS_16SystemZSubtargetE" title='llvm::SystemZVectorConstantInfo::isVectorConstantLegal' data-ref="_ZN4llvm25SystemZVectorConstantInfo21isVectorConstantLegalERKNS_16SystemZSubtargetE">isVectorConstantLegal</dfn>(<em>const</em> <a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a> &amp;<dfn class="local col8 decl" id="488Subtarget" title='Subtarget' data-type='const llvm::SystemZSubtarget &amp;' data-ref="488Subtarget">Subtarget</dfn>);</td></tr>
<tr><th id="666">666</th><td>};</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="671">671</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='SystemZAsmPrinter.cpp.html'>llvm/llvm/lib/Target/SystemZ/SystemZAsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
