Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Juan Jose/Documents/Academic/Spring 2021/CDA 4203L/Projects/Lab2/ALU_beh_testbench_isim_beh.exe -prj C:/Users/Juan Jose/Documents/Academic/Spring 2021/CDA 4203L/Projects/Lab2/ALU_beh_testbench_beh.prj work.ALU_beh_testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Juan Jose/Documents/Academic/Spring 2021/CDA 4203L/Projects/Lab2/ALU_beh.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Juan Jose/Documents/Academic/Spring 2021/CDA 4203L/Projects/Lab2/ALU_beh.v" Line 28: Redeclaration of ansi port Y is not allowed
Analyzing Verilog file "C:/Users/Juan Jose/Documents/Academic/Spring 2021/CDA 4203L/Projects/Lab2/ALU_beh_testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ALU_beh
Compiling module ALU_beh_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: El sistema no puede encontrar la ruta especificada, "isim\ALU_beh_testbench_isim_beh.exe.sim\libPortability.dll".
Compiled 3 Verilog Units
Built simulation executable C:/Users/Juan Jose/Documents/Academic/Spring 2021/CDA 4203L/Projects/Lab2/ALU_beh_testbench_isim_beh.exe
Fuse Memory Usage: 28824 KB
Fuse CPU Usage: 468 ms
