#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jun 10 14:53:47 2023
# Process ID: 704
# Current directory: C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/impl_1
# Command line: vivado.exe -log Pwm_generator_zynq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Pwm_generator_zynq_wrapper.tcl -notrace
# Log file: C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/impl_1/Pwm_generator_zynq_wrapper.vdi
# Journal file: C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/impl_1\vivado.jou
# Running On: DaanAsus, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16859 MB
#-----------------------------------------------------------
source Pwm_generator_zynq_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1459.891 ; gain = 160.133
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top Pwm_generator_zynq_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_PWM_Over_wrapper_0_0/Pwm_generator_zynq_PWM_Over_wrapper_0_0.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_PWM_Over_wrapper_1_0/Pwm_generator_zynq_PWM_Over_wrapper_1_0.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_axi_gpio_0_1/Pwm_generator_zynq_axi_gpio_0_1.dcp' for cell 'Pwm_generator_zynq_i/axi_gpio_motor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_axi_gpio_0_0/Pwm_generator_zynq_axi_gpio_0_0.dcp' for cell 'Pwm_generator_zynq_i/axi_gpio_motor_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_clk_wiz_0/Pwm_generator_zynq_clk_wiz_0.dcp' for cell 'Pwm_generator_zynq_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_processing_system7_0_1/Pwm_generator_zynq_processing_system7_0_1.dcp' for cell 'Pwm_generator_zynq_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_rst_ps7_0_100M_0/Pwm_generator_zynq_rst_ps7_0_100M_0.dcp' for cell 'Pwm_generator_zynq_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_xbar_0/Pwm_generator_zynq_xbar_0.dcp' for cell 'Pwm_generator_zynq_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_auto_pc_0/Pwm_generator_zynq_auto_pc_0.dcp' for cell 'Pwm_generator_zynq_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Comparator_0_3/PWM_Over_Comparator_0_3.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Comparator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Controller_0_1/PWM_Over_Controller_0_1.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_DataChecker_0_1/PWM_Over_DataChecker_0_1.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Reg_0_2/PWM_Over_Reg_0_2.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Upcounter_0_1/PWM_Over_Upcounter_0_1.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Comparator_0_3/PWM_Over_Comparator_0_3.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Comparator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Controller_0_1/PWM_Over_Controller_0_1.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_DataChecker_0_1/PWM_Over_DataChecker_0_1.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Reg_0_2/PWM_Over_Reg_0_2.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Upcounter_0_1/PWM_Over_Upcounter_0_1.dcp' for cell 'Pwm_generator_zynq_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1966.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_rst_ps7_0_100M_0/Pwm_generator_zynq_rst_ps7_0_100M_0_board.xdc] for cell 'Pwm_generator_zynq_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_rst_ps7_0_100M_0/Pwm_generator_zynq_rst_ps7_0_100M_0_board.xdc] for cell 'Pwm_generator_zynq_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_rst_ps7_0_100M_0/Pwm_generator_zynq_rst_ps7_0_100M_0.xdc] for cell 'Pwm_generator_zynq_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_rst_ps7_0_100M_0/Pwm_generator_zynq_rst_ps7_0_100M_0.xdc] for cell 'Pwm_generator_zynq_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_axi_gpio_0_0/Pwm_generator_zynq_axi_gpio_0_0_board.xdc] for cell 'Pwm_generator_zynq_i/axi_gpio_motor_1/U0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_axi_gpio_0_0/Pwm_generator_zynq_axi_gpio_0_0_board.xdc] for cell 'Pwm_generator_zynq_i/axi_gpio_motor_1/U0'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_axi_gpio_0_0/Pwm_generator_zynq_axi_gpio_0_0.xdc] for cell 'Pwm_generator_zynq_i/axi_gpio_motor_1/U0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_axi_gpio_0_0/Pwm_generator_zynq_axi_gpio_0_0.xdc] for cell 'Pwm_generator_zynq_i/axi_gpio_motor_1/U0'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_axi_gpio_0_1/Pwm_generator_zynq_axi_gpio_0_1_board.xdc] for cell 'Pwm_generator_zynq_i/axi_gpio_motor_0/U0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_axi_gpio_0_1/Pwm_generator_zynq_axi_gpio_0_1_board.xdc] for cell 'Pwm_generator_zynq_i/axi_gpio_motor_0/U0'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_axi_gpio_0_1/Pwm_generator_zynq_axi_gpio_0_1.xdc] for cell 'Pwm_generator_zynq_i/axi_gpio_motor_0/U0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_axi_gpio_0_1/Pwm_generator_zynq_axi_gpio_0_1.xdc] for cell 'Pwm_generator_zynq_i/axi_gpio_motor_0/U0'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_processing_system7_0_1/Pwm_generator_zynq_processing_system7_0_1.xdc] for cell 'Pwm_generator_zynq_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_processing_system7_0_1/Pwm_generator_zynq_processing_system7_0_1.xdc] for cell 'Pwm_generator_zynq_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_clk_wiz_0/Pwm_generator_zynq_clk_wiz_0_board.xdc] for cell 'Pwm_generator_zynq_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_clk_wiz_0/Pwm_generator_zynq_clk_wiz_0_board.xdc] for cell 'Pwm_generator_zynq_i/clk_wiz/inst'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_clk_wiz_0/Pwm_generator_zynq_clk_wiz_0.xdc] for cell 'Pwm_generator_zynq_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_clk_wiz_0/Pwm_generator_zynq_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_clk_wiz_0/Pwm_generator_zynq_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.535 ; gain = 573.137
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Pwm_generator_zynq/ip/Pwm_generator_zynq_clk_wiz_0/Pwm_generator_zynq_clk_wiz_0.xdc] for cell 'Pwm_generator_zynq_i/clk_wiz/inst'
Parsing XDC File [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.srcs/constrs_1/new/pwm_control_constr.xdc]
Finished Parsing XDC File [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.srcs/constrs_1/new/pwm_control_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2685.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2685.535 ; gain = 1168.727
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.535 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fa4c7d0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2705.375 ; gain = 19.840

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 25 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a519a2b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 40 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a519a2b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c4dec053

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 104 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c4dec053

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13eef97d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.409 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15eb47e0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              40  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             104  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3049.734 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19e00aaf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 3049.734 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19e00aaf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3049.734 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19e00aaf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3049.734 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3049.734 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19e00aaf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file Pwm_generator_zynq_wrapper_drc_opted.rpt -pb Pwm_generator_zynq_wrapper_drc_opted.pb -rpx Pwm_generator_zynq_wrapper_drc_opted.rpx
Command: report_drc -file Pwm_generator_zynq_wrapper_drc_opted.rpt -pb Pwm_generator_zynq_wrapper_drc_opted.pb -rpx Pwm_generator_zynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/impl_1/Pwm_generator_zynq_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/impl_1/Pwm_generator_zynq_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3049.734 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 102998039

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3049.734 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 90d38437

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.473 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c06726a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.905 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c06726a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.913 . Memory (MB): peak = 3049.734 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c06726a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.928 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14635cbf8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19ef24158

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19ef24158

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f72f362e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 36 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 15 nets or LUTs. Breaked 0 LUT, combined 15 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3049.734 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             15  |                    15  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             15  |                    15  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 113ad98e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.734 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 128dfbe55

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.734 ; gain = 0.000
Phase 2 Global Placement | Checksum: 128dfbe55

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f504224f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23add7893

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17176dcbf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cc7a0809

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a8d1523b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22fe32c8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d2e69dbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3049.734 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d2e69dbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1caf0f175

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.355 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1edb12100

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1edb12100

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 3049.734 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1caf0f175

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.355. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2482ede22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3049.734 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3049.734 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2482ede22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2482ede22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2482ede22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3049.734 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2482ede22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3049.734 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3049.734 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3049.734 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b8b51c88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3049.734 ; gain = 0.000
Ending Placer Task | Checksum: c2d034a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Pwm_generator_zynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Pwm_generator_zynq_wrapper_utilization_placed.rpt -pb Pwm_generator_zynq_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Pwm_generator_zynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 3049.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/impl_1/Pwm_generator_zynq_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 3058.992 ; gain = 9.258
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 3076.848 ; gain = 17.855
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/impl_1/Pwm_generator_zynq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b8edf6ea ConstDB: 0 ShapeSum: 9e23dbe RouteDB: 0
Post Restoration Checksum: NetGraph: 9f5c769a | NumContArr: 312f5e89 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: e9962ad0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3183.957 ; gain = 96.984

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e9962ad0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3183.957 ; gain = 96.984

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e9962ad0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3183.957 ; gain = 96.984
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d446f14c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3200.523 ; gain = 113.551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.392  | TNS=0.000  | WHS=-0.187 | THS=-40.450|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00170861 %
  Global Horizontal Routing Utilization  = 0.00135227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2190
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2178
  Number of Partially Routed Nets     = 12
  Number of Node Overlaps             = 29

Phase 2 Router Initialization | Checksum: 1da3d78ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3200.523 ; gain = 113.551

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1da3d78ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3200.523 ; gain = 113.551
Phase 3 Initial Routing | Checksum: 17d2c8f1b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3200.523 ; gain = 113.551

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.184  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d44a454d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3200.523 ; gain = 113.551
Phase 4 Rip-up And Reroute | Checksum: 1d44a454d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3200.523 ; gain = 113.551

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 276a808c4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.334  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 276a808c4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 276a808c4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551
Phase 5 Delay and Skew Optimization | Checksum: 276a808c4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e9a2039c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.334  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ad67ed64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551
Phase 6 Post Hold Fix | Checksum: 1ad67ed64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.290929 %
  Global Horizontal Routing Utilization  = 0.319473 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2085a7a58

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2085a7a58

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 208ef3803

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.334  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 208ef3803

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 95ec408a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3200.523 ; gain = 113.551

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3200.523 ; gain = 123.676
INFO: [runtcl-4] Executing : report_drc -file Pwm_generator_zynq_wrapper_drc_routed.rpt -pb Pwm_generator_zynq_wrapper_drc_routed.pb -rpx Pwm_generator_zynq_wrapper_drc_routed.rpx
Command: report_drc -file Pwm_generator_zynq_wrapper_drc_routed.rpt -pb Pwm_generator_zynq_wrapper_drc_routed.pb -rpx Pwm_generator_zynq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/impl_1/Pwm_generator_zynq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Pwm_generator_zynq_wrapper_methodology_drc_routed.rpt -pb Pwm_generator_zynq_wrapper_methodology_drc_routed.pb -rpx Pwm_generator_zynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Pwm_generator_zynq_wrapper_methodology_drc_routed.rpt -pb Pwm_generator_zynq_wrapper_methodology_drc_routed.pb -rpx Pwm_generator_zynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/impl_1/Pwm_generator_zynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Pwm_generator_zynq_wrapper_power_routed.rpt -pb Pwm_generator_zynq_wrapper_power_summary_routed.pb -rpx Pwm_generator_zynq_wrapper_power_routed.rpx
Command: report_power -file Pwm_generator_zynq_wrapper_power_routed.rpt -pb Pwm_generator_zynq_wrapper_power_summary_routed.pb -rpx Pwm_generator_zynq_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Pwm_generator_zynq_wrapper_route_status.rpt -pb Pwm_generator_zynq_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Pwm_generator_zynq_wrapper_timing_summary_routed.rpt -pb Pwm_generator_zynq_wrapper_timing_summary_routed.pb -rpx Pwm_generator_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Pwm_generator_zynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Pwm_generator_zynq_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Pwm_generator_zynq_wrapper_bus_skew_routed.rpt -pb Pwm_generator_zynq_wrapper_bus_skew_routed.pb -rpx Pwm_generator_zynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.347 . Memory (MB): peak = 3244.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/impl_1/Pwm_generator_zynq_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 14:55:12 2023...
