
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002974                       # Number of seconds simulated
sim_ticks                                  2974130500                       # Number of ticks simulated
final_tick                                 2974130500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163854                       # Simulator instruction rate (inst/s)
host_op_rate                                   163965                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15212781                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664612                       # Number of bytes of host memory used
host_seconds                                   195.50                       # Real time elapsed on the host
sim_insts                                    32033842                       # Number of instructions simulated
sim_ops                                      32055456                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          34944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          48000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       266880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             450816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        34944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36352                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         4170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7044                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          11749316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          16139171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            279746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          11168306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             64557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          11125268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            129113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          11189825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      89733789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             151579092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     11749316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       279746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        64557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       129113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12222732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         11749316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         16139171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           279746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         11168306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            64557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         11125268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           129113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         11189825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     89733789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151579092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 450816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  450816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2974091500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.860347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.902360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.942745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          994     50.66%     50.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          634     32.31%     82.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29      1.48%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      0.61%     85.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      0.61%     85.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.36%     86.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.31%     86.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.25%     86.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          263     13.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1962                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     98870172                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               230945172                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35220000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14036.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32786.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       151.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    151.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5072                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     422216.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7953120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4339500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29468400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            193761360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1378735380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            570675750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2184933510                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            736.456067                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    943705927                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      99060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1927923073                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6819120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3720750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25006800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            193761360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1382749605                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            567154500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2179212135                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            734.527614                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    938270992                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      99060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1933628508                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 580004                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           577641                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             5701                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              574567                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 573778                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.862679                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    775                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  61                       # Number of system calls
system.cpu0.numCycles                         5948262                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18764                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       8468914                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     580004                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            574553                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      5880524                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  11479                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 351                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          657                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  2276803                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  370                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           5906144                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.435884                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.261912                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1874837     31.74%     31.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 1683646     28.51%     60.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  246089      4.17%     64.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2101572     35.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             5906144                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.097508                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.423763                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  724247                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2323545                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1786270                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1066681                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  5401                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 967                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  354                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               8331513                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                22073                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  5401                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1311539                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 981982                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7609                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2149048                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1450565                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               8307454                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 8950                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents              1040220                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   417                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    12                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 14216                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           10895375                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             40933649                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        13792173                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             10849832                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   45543                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               107                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           105                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  2451351                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2129440                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              82677                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              276                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             118                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   8297763                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                243                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  8290217                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2122                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          30185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        90477                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            51                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      5906144                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.403660                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.045361                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1178019     19.95%     19.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2346093     39.72%     59.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1359269     23.01%     82.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             866288     14.67%     97.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             155653      2.64%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                822      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        5906144                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 165229     14.60%     14.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 42654      3.77%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                919278     81.22%     99.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 4638      0.41%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4474854     53.98%     53.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1605919     19.37%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2127255     25.66%     99.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              82186      0.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               8290217                       # Type of FU issued
system.cpu0.iq.rate                          1.393721                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1131799                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.136522                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          23620420                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          8328183                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      8277053                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 79                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               9421965                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     51                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              80                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        12511                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          920                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          230                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  5401                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1458                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  158                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            8298021                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2129440                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               82677                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               103                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    20                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   13                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            21                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          4419                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         1000                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                5419                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              8280876                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2121208                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             9341                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2203220                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  565389                       # Number of branches executed
system.cpu0.iew.exec_stores                     82012                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.392151                       # Inst execution rate
system.cpu0.iew.wb_sent                       8277197                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      8277081                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  5717018                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  7617378                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.391513                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.750523                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          23570                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             5363                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      5900231                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.401271                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.963504                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2642010     44.78%     44.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1405499     23.82%     68.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       763738     12.94%     81.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       431202      7.31%     88.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         4865      0.08%     88.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       347384      5.89%     94.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        33070      0.56%     95.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        93264      1.58%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       179199      3.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      5900231                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             8259827                       # Number of instructions committed
system.cpu0.commit.committedOps               8267821                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2198686                       # Number of memory references committed
system.cpu0.commit.loads                      2116929                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    564798                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  7703560                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 307                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4463471     53.99%     53.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1605661     19.42%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2116929     25.60%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         81757      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          8267821                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               179199                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    14012123                       # The number of ROB reads
system.cpu0.rob.rob_writes                   16588698                       # The number of ROB writes
system.cpu0.timesIdled                            447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    8259827                       # Number of Instructions Simulated
system.cpu0.committedOps                      8267821                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.720144                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.720144                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.388612                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.388612                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                13748602                       # number of integer regfile reads
system.cpu0.int_regfile_writes                7590534                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 31195192                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 3268689                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                2213466                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           537059                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1011.589216                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1098585                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           538083                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.041665                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         54346500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1011.589216                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.987880                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987880                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          236                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          788                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4943499                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4943499                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1053508                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1053508                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        44966                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         44966                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1098474                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1098474                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1098476                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1098476                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1067446                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1067446                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        36674                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        36674                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1104120                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1104120                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1104120                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1104120                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  10241006442                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10241006442                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    425782291                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    425782291                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       168500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       168500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  10666788733                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10666788733                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  10666788733                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10666788733                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2120954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2120954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        81640                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        81640                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2202594                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2202594                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2202596                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2202596                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.503286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.503286                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.449216                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.449216                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.501282                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.501282                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.501281                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.501281                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data  9593.933971                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9593.933971                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 11609.922316                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11609.922316                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        42125                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        42125                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data  9660.896219                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  9660.896219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data  9660.896219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9660.896219                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        18660                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2026                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     7.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     9.210267                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       141281                       # number of writebacks
system.cpu0.dcache.writebacks::total           141281                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       537713                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       537713                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        28316                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        28316                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       566029                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       566029                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       566029                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       566029                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       529733                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       529733                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         8358                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8358                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       538091                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       538091                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       538091                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       538091                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   3972413288                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3972413288                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    118780885                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    118780885                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   4091194173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4091194173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   4091194173                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4091194173                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.249762                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.249762                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.102376                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.102376                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.244299                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.244299                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.244299                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.244299                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  7498.897158                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7498.897158                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 14211.639746                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14211.639746                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        40375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        40375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data  7603.164099                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  7603.164099                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data  7603.164099                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  7603.164099                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              275                       # number of replacements
system.cpu0.icache.tags.tagsinuse          355.873357                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2275992                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              660                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3448.472727                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   355.873357                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.695065                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.695065                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4554258                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4554258                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2275992                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2275992                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2275992                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2275992                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2275992                       # number of overall hits
system.cpu0.icache.overall_hits::total        2275992                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          807                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          807                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          807                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           807                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          807                       # number of overall misses
system.cpu0.icache.overall_misses::total          807                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     47031720                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     47031720                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     47031720                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     47031720                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     47031720                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     47031720                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2276799                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2276799                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2276799                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2276799                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2276799                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2276799                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000354                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000354                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000354                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000354                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000354                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000354                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58279.702602                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58279.702602                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58279.702602                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58279.702602                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58279.702602                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58279.702602                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15582                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              186                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    83.774194                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    32.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          145                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          145                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          145                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          662                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          662                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          662                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     39636251                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39636251                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     39636251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39636251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     39636251                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     39636251                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000291                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000291                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000291                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000291                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 59873.490937                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59873.490937                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 59873.490937                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59873.490937                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 59873.490937                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59873.490937                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 542238                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           541904                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             4294                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              540494                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 540402                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.982979                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    116                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         5710070                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              4025                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       8111776                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     542238                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            540518                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      5699292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   8615                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          264                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  2167818                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   27                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           5707941                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.422105                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.262605                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1840646     32.25%     32.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1630198     28.56%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  224200      3.93%     64.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2012897     35.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             5707941                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.094962                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.420609                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  711141                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2299519                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1627912                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1065089                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  4280                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 133                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               7977805                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                16934                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  4280                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1294860                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 977750                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           884                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1993128                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1437039                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               7957974                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                 6837                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents              1041221                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   384                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands           10584065                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             39262758                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        13243464                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             10550648                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   33414                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2450685                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             2126093                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              12897                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              113                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   7950299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 44                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  7945831                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1757                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          21198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        70519                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      5707941                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.392066                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.037002                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1136613     19.91%     19.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2308041     40.44%     60.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1292309     22.64%     82.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             831511     14.57%     97.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             138696      2.43%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                771      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        5707941                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 164546     14.57%     14.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 45006      3.98%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                917242     81.21%     99.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2635      0.23%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              4235877     53.31%     53.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1572867     19.79%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2124288     26.73%     99.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              12799      0.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               7945831                       # Type of FU issued
system.cpu1.iq.rate                          1.391547                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    1129429                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.142141                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          22730788                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          7971541                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      7935024                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               9075260                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              35                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        10855                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          184                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  4280                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    934                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  166                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            7950346                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              2126093                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               12897                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    36                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          4141                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                4269                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              7938397                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2118713                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             7433                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2131486                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  531085                       # Number of branches executed
system.cpu1.iew.exec_stores                     12773                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.390245                       # Inst execution rate
system.cpu1.iew.wb_sent                       7935048                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      7935024                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  5528033                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  7353610                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.389654                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.751744                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          16287                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             4267                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      5703583                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.390204                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.957491                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      2551237     44.73%     44.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1400639     24.56%     69.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       696697     12.22%     81.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       430477      7.55%     89.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         4255      0.07%     89.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       346947      6.08%     95.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1056      0.02%     95.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        92610      1.62%     96.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       179665      3.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      5703583                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             7924608                       # Number of instructions committed
system.cpu1.commit.committedOps               7929145                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2127951                       # Number of memory references committed
system.cpu1.commit.loads                      2115238                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                    531024                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  7398199                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  50                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         4228327     53.33%     53.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1572867     19.84%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2115238     26.68%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         12713      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          7929145                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               179665                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    13469194                       # The number of ROB reads
system.cpu1.rob.rob_writes                   15895236                       # The number of ROB writes
system.cpu1.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      238191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    7924608                       # Number of Instructions Simulated
system.cpu1.committedOps                      7929145                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.720549                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.720549                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.387830                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.387830                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                13210780                       # number of integer regfile reads
system.cpu1.int_regfile_writes                7383623                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 30161292                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 3173041                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                2144990                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           532566                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          968.734229                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1056201                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           533589                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.979428                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        203753002                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   968.734229                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.946030                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946030                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          826                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4796341                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4796341                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1051701                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1051701                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         4493                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4493                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1056194                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1056194                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1056195                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1056195                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      1066955                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1066955                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         8211                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         8211                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            6                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1075166                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1075166                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1075167                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1075167                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  10215807415                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10215807415                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    165346540                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    165346540                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        36999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        36999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  10381153955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10381153955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  10381153955                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10381153955                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2118656                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2118656                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        12704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        12704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2131360                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2131360                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2131362                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2131362                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.503600                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.503600                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.646332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.646332                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.504451                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.504451                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.504451                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.504451                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  9574.731282                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9574.731282                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20137.198880                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20137.198880                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  6166.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  6166.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  9655.396427                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  9655.396427                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  9655.387447                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9655.387447                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          179                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       149330                       # number of writebacks
system.cpu1.dcache.writebacks::total           149330                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       537465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       537465                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         4108                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4108                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       541573                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       541573                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       541573                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       541573                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       529490                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       529490                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         4103                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4103                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       533593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       533593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       533594                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       533594                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3974403078                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3974403078                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     75607855                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     75607855                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        27001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        27001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4050010933                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4050010933                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4050018433                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4050018433                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.249918                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.249918                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.322969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.322969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250353                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250353                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250354                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250354                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  7506.096580                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7506.096580                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 18427.456739                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18427.456739                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  4500.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4500.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7590.075082                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7590.075082                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7590.074913                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7590.074913                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           39.357322                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2167759                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         40143.685185                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    39.357322                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.076870                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.076870                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4335688                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4335688                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      2167759                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2167759                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2167759                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2167759                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2167759                       # number of overall hits
system.cpu1.icache.overall_hits::total        2167759                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2469232                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2469232                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2469232                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2469232                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2469232                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2469232                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2167817                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2167817                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2167817                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2167817                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2167817                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2167817                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 42572.965517                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42572.965517                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 42572.965517                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42572.965517                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 42572.965517                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42572.965517                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1108                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.761905                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2252514                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2252514                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2252514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2252514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2252514                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2252514                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 41713.222222                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41713.222222                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 41713.222222                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41713.222222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 41713.222222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41713.222222                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 542243                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           541911                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             4293                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              540494                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 540401                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.982794                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    114                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         5709602                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              4030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       8111822                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     542243                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            540515                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      5699300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   8615                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          363                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  2167819                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   28                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           5708035                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.422088                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.262614                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1841125     32.25%     32.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1629041     28.54%     60.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  225320      3.95%     64.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2012549     35.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             5708035                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.094970                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.420733                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  710952                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2299348                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  1628322                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1065133                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  4280                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 133                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               7977897                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                16993                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  4280                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1295672                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 976989                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           954                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  1993506                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1436634                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               7957832                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                 7076                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents              1041330                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   400                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands           10583915                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             39262069                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        13243209                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             10550837                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   33071                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2450653                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2125935                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              12909                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              113                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   7950081                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 39                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  7945691                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1703                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          20871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        69440                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      5708035                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.392019                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.036950                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            1136596     19.91%     19.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2308068     40.44%     60.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1292825     22.65%     83.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             830995     14.56%     97.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             138767      2.43%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                784      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        5708035                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 163419     14.48%     14.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                 42980      3.81%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                919202     81.47%     99.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 2683      0.24%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              4235852     53.31%     53.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult             1572867     19.80%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2124168     26.73%     99.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              12804      0.16%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               7945691                       # Type of FU issued
system.cpu2.iq.rate                          1.391637                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    1128284                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.141999                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          22729399                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          7970992                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      7935072                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               9073975                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              34                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        10684                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          197                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  4280                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    926                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                  156                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            7950123                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2125935                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               12909                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    30                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          4142                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                4269                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              7938409                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2118689                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             7277                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     2131464                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  531112                       # Number of branches executed
system.cpu2.iew.exec_stores                     12775                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.390361                       # Inst execution rate
system.cpu2.iew.wb_sent                       7935100                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      7935072                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  5529240                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  7355165                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.389777                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.751749                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          16083                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             4266                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      5703678                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.390199                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.956355                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      2549039     44.69%     44.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1402893     24.60%     69.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       696753     12.22%     81.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       430636      7.55%     89.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         4273      0.07%     89.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       347329      6.09%     95.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1027      0.02%     95.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        92781      1.63%     96.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       178947      3.14%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      5703678                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             7924707                       # Number of instructions committed
system.cpu2.commit.committedOps               7929249                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       2127963                       # Number of memory references committed
system.cpu2.commit.loads                      2115251                       # Number of loads committed
system.cpu2.commit.membars                         22                       # Number of memory barriers committed
system.cpu2.commit.branches                    531051                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  7398278                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  51                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         4228419     53.33%     53.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult        1572867     19.84%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2115251     26.68%     99.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         12712      0.16%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          7929249                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               178947                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    13469907                       # The number of ROB reads
system.cpu2.rob.rob_writes                   15895035                       # The number of ROB writes
system.cpu2.timesIdled                             22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      238659                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    7924707                       # Number of Instructions Simulated
system.cpu2.committedOps                      7929249                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.720481                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.720481                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.387961                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.387961                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                13210772                       # number of integer regfile reads
system.cpu2.int_regfile_writes                7383618                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 30161367                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 3173173                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                2144995                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           532570                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          968.729541                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1056097                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           533592                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.979222                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        203753000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   968.729541                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.946025                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.946025                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          826                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4796299                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4796299                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1051598                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1051598                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         4493                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          4493                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1056091                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1056091                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1056092                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1056092                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      1067038                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1067038                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         8211                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8211                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1075249                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1075249                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1075250                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1075250                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  10225911674                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10225911674                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    166462984                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    166462984                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        26500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        26500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        22000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        22000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  10392374658                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10392374658                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  10392374658                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10392374658                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2118636                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2118636                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        12704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        12704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2131340                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2131340                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2131342                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2131342                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.503644                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.503644                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.646332                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.646332                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.504494                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.504494                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.504494                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.504494                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  9583.455954                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9583.455954                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 20273.168189                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 20273.168189                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         6625                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         6625                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  7333.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7333.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  9665.086559                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9665.086559                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  9665.077571                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9665.077571                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          248                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       131314                       # number of writebacks
system.cpu2.dcache.writebacks::total           131314                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       537544                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       537544                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         4108                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4108                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       541652                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       541652                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       541652                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       541652                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       529494                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       529494                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         4103                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4103                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       533597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       533597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       533598                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       533598                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   3963733824                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3963733824                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     76032133                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     76032133                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         4500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         4500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        20500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        20500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        17500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        17500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   4039765957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4039765957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   4039770457                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4039770457                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.249922                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.249922                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.322969                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.322969                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.250358                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.250358                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.250358                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.250358                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  7485.889970                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7485.889970                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 18530.863515                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 18530.863515                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         4500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         4500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         5125                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5125                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  5833.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5833.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  7570.818346                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7570.818346                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  7570.812591                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7570.812591                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           39.357231                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2167760                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         40143.703704                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    39.357231                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.076870                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.076870                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4335690                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4335690                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      2167760                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2167760                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2167760                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2167760                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2167760                       # number of overall hits
system.cpu2.icache.overall_hits::total        2167760                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      1998968                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1998968                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      1998968                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1998968                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      1998968                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1998968                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2167818                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2167818                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2167818                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2167818                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2167818                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2167818                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000027                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000027                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 34464.965517                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 34464.965517                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 34464.965517                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 34464.965517                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 34464.965517                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 34464.965517                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          756                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.789474                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      1809028                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1809028                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      1809028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1809028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      1809028                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1809028                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 33500.518519                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 33500.518519                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 33500.518519                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 33500.518519                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 33500.518519                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 33500.518519                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 542318                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           541985                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             4292                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              540568                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 540456                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.979281                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    114                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         5709234                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              4131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       8112131                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     542318                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            540570                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      5699460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   8615                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          243                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  2167947                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   22                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           5708176                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.422101                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.262825                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1841553     32.26%     32.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1629381     28.54%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  223507      3.92%     64.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2013735     35.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             5708176                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.094990                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.420879                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  710516                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2300357                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  1628994                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1064031                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  4278                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 127                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               7977834                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                16981                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  4278                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1295387                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 977727                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1158                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  1992829                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1436797                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               7958018                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                 6822                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents              1042092                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   400                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                    31                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           10584176                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             39263007                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        13243509                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             10550821                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   33354                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2451303                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             2126141                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              12880                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              112                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              49                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   7950375                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 44                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  7945961                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1719                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          21178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        70590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      5708176                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.392032                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.036756                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            1136955     19.92%     19.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            2306588     40.41%     60.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1294156     22.67%     83.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             831656     14.57%     97.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             138012      2.42%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                809      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        5708176                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 164718     14.53%     14.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                 45132      3.98%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                920929     81.26%     99.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2596      0.23%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              4235953     53.31%     53.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult             1572867     19.79%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2124362     26.74%     99.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              12779      0.16%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               7945961                       # Type of FU issued
system.cpu3.iq.rate                          1.391774                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                    1133375                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.142635                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          22735189                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          7971599                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      7935135                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               9079336                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              31                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        10895                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          162                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  4278                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    987                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                  155                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            7950422                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              2126141                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               12880                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    25                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          4141                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                4265                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              7938534                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2118743                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             7424                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                     2131499                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  531095                       # Number of branches executed
system.cpu3.iew.exec_stores                     12756                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.390473                       # Inst execution rate
system.cpu3.iew.wb_sent                       7935160                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      7935135                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  5530473                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  7357250                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.389877                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.751704                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          16373                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             4263                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      5703830                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.390161                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.957708                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      2551699     44.74%     44.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1400467     24.55%     69.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       696680     12.21%     81.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       430675      7.55%     89.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         4230      0.07%     89.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       346310      6.07%     95.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1061      0.02%     95.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        93111      1.63%     96.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       179597      3.15%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      5703830                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             7924700                       # Number of instructions committed
system.cpu3.commit.committedOps               7929241                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       2127964                       # Number of memory references committed
system.cpu3.commit.loads                      2115246                       # Number of loads committed
system.cpu3.commit.membars                         22                       # Number of memory barriers committed
system.cpu3.commit.branches                    531044                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  7398275                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  50                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         4228410     53.33%     53.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult        1572867     19.84%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2115246     26.68%     99.84% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         12718      0.16%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          7929241                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               179597                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    13469678                       # The number of ROB reads
system.cpu3.rob.rob_writes                   15895586                       # The number of ROB writes
system.cpu3.timesIdled                             21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      239027                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    7924700                       # Number of Instructions Simulated
system.cpu3.committedOps                      7929241                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.720435                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.720435                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.388050                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.388050                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                13211027                       # number of integer regfile reads
system.cpu3.int_regfile_writes                7383711                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 30161718                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 3173149                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                2157259                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           532566                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          968.713892                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1056275                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           533588                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.979570                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        203753001                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   968.713892                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.946010                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.946010                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          826                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4796427                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4796427                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1051770                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1051770                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         4496                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4496                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1056266                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1056266                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1056267                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1056267                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data      1066924                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1066924                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         8213                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         8213                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1075137                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1075137                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1075138                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1075138                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  10216384309                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10216384309                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    166356994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    166356994                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        26500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        26500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  10382741303                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10382741303                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  10382741303                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10382741303                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2118694                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2118694                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        12709                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        12709                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2131403                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2131403                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2131405                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2131405                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.503576                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.503576                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.646235                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.646235                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.504427                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.504427                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.504427                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.504427                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  9575.550188                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9575.550188                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 20255.326190                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 20255.326190                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         5300                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         5300                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  9657.133280                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  9657.133280                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  9657.124298                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9657.124298                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       142630                       # number of writebacks
system.cpu3.dcache.writebacks::total           142630                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       537436                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       537436                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         4109                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4109                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       541545                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       541545                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       541545                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       541545                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       529488                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       529488                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4104                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4104                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       533592                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       533592                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       533593                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       533593                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   3971654294                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3971654294                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     76051878                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     76051878                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   4047706172                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4047706172                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   4047708672                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4047708672                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.249912                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.249912                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.322921                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.322921                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.250348                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.250348                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.250348                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.250348                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  7500.933532                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7500.933532                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 18531.159357                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 18531.159357                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         3800                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3800                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  7585.769974                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7585.769974                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  7585.760443                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  7585.760443                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           41.274422                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2167889                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         40146.092593                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    41.274422                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.080614                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.080614                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4335948                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4335948                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2167889                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2167889                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2167889                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2167889                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2167889                       # number of overall hits
system.cpu3.icache.overall_hits::total        2167889                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      1494472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1494472                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      1494472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1494472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      1494472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1494472                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2167947                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2167947                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2167947                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2167947                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2167947                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2167947                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000027                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000027                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 25766.758621                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25766.758621                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 25766.758621                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25766.758621                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 25766.758621                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25766.758621                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          327                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.210526                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1376022                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1376022                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1376022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1376022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1376022                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1376022                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 25481.888889                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25481.888889                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 25481.888889                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25481.888889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 25481.888889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25481.888889                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued           204749                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              420421                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               121297                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                313                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1882659                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5697.476881                       # Cycle average of tags in use
system.l2.tags.total_refs                     1107328                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6970                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    158.870588                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5030.503497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       498.032861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        97.538787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        12.476385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.780741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.003169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.578326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         4.798175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         2.160090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    49.604850                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.153519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.015199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.173873                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            60                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001831                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.210876                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9078310                       # Number of tag accesses
system.l2.tags.data_accesses                  9078310                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 108                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              133298                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              145446                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              127514                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              138900                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  545365                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           564555                       # number of Writeback hits
system.l2.Writeback_hits::total                564555                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              7703                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              3584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              3584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              3583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18454                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  108                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               141001                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               149030                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               131098                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               142483                       # number of demand (read+write) hits
system.l2.demand_hits::total                   563819                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 108                       # number of overall hits
system.l2.overall_hits::cpu0.data              141001                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu1.data              149030                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu2.data              131098                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  36                       # number of overall hits
system.l2.overall_hits::cpu3.data              142483                       # number of overall hits
system.l2.overall_hits::total                  563819                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               554                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   754                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             652                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2201                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                554                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                778                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                522                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                518                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                520                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2955                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               554                       # number of overall misses
system.l2.overall_misses::cpu0.data               778                       # number of overall misses
system.l2.overall_misses::cpu1.inst                24                       # number of overall misses
system.l2.overall_misses::cpu1.data               522                       # number of overall misses
system.l2.overall_misses::cpu2.inst                21                       # number of overall misses
system.l2.overall_misses::cpu2.data               518                       # number of overall misses
system.l2.overall_misses::cpu3.inst                18                       # number of overall misses
system.l2.overall_misses::cpu3.data               520                       # number of overall misses
system.l2.overall_misses::total                  2955                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     38594000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9667750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2021250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       375500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1559500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       155500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1103250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       223500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53700250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        46498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        46498                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     55879280                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     43743000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     44104000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     44184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     187910280                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     38594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     65547030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2021250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     44118500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1559500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     44259500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1103250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     44407500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        241610530                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     38594000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     65547030                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2021250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     44118500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1559500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     44259500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1103250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     44407500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       241610530                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          133424                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          145452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          127516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          138903                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              546119                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       564555                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            564555                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          8355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          4100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          4100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          4100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20655                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              662                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           141779                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           149552                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           131616                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           143003                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               566774                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             662                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          141779                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          149552                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          131616                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          143003                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              566774                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.836858                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000944                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.444444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.388889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.000022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001381                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.078037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.125854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.125854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.126098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106560                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.836858                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.005487                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.444444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.003490                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.388889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.003936                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.003636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005214                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.836858                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.005487                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.444444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.003490                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.003936                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.003636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005214                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 69664.259928                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 76728.174603                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 84218.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 62583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 74261.904762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        77750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 61291.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        74500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 71220.490716                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 15499.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15499.333333                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 85704.417178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 84773.255814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 85472.868217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 85462.282398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85374.956838                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 69664.259928                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 84250.681234                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 84218.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 84518.199234                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 74261.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 85443.050193                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 61291.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 85399.038462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81763.292724                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 69664.259928                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 84250.681234                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 84218.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 84518.199234                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 74261.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 85443.050193                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 61291.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 85399.038462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81763.292724                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 66                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               13                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  79                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 79                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          547                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              688                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher         4192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4192                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2188                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         4192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7068                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33539500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7843500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1152250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       208500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       185250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        66000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       458500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data       198000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43651500                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    232954919                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    232954919                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        41503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        41503                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     48660751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     39435500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     39782500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     39871500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    167750251                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33539500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     56504251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1152250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     39644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       185250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     39848500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       458500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     40069500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    211401751                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33539500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     56504251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1152250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     39644000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       185250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     39848500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       458500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     40069500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    232954919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    444356670                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.826284                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000839                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.240741                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.055556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.111111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.000022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001260                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.076481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.125854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.125854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.126098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.105931                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.826284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.005297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.240741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.003470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.055556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.003928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.003636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.826284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.005297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.240741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.003470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.055556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.003928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.003636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012471                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 61315.356490                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 70031.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 88634.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        69500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        61750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        66000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 76416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        66000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63446.947674                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 55571.307013                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 55571.307013                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 13834.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13834.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 76151.410016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 76425.387597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 77097.868217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 77120.889749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76668.304845                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 61315.356490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 75238.683089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 88634.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 76385.356455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        61750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 77076.402321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 76416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 77056.730769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73505.476704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 61315.356490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 75238.683089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 88634.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 76385.356455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        61750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 77076.402321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 76416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 77056.730769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 55571.307013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62868.798812                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4857                       # Transaction distribution
system.membus.trans_dist::ReadResp               4856                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2187                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2187                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       450752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  450752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               12                       # Total snoops (count)
system.membus.snoop_fanout::samples              7060                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7060    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7060                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9653784                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36949083                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2119050                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2119048                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           564555                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4708                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             18                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20661                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20661                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       821160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       832485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       796537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       819235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3271063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        42240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18115840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19128448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     16827520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     18280512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72404928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1577658                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2708993                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.001738                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                2704285     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   4708      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2708993                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1916697500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             64.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1101737                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940199325                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            31.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             87235                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         925248066                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            31.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             87972                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         932976543                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            31.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            85976                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        927027828                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           31.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
