

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Thu Jun  6 02:01:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.873|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   24|   24|   23|   23| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_scaleRange_fu_529  |scaleRange  |    1|    1|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    453|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|      5|     793|    965|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    498|
|Register         |        -|      -|     466|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|      5|    1259|   1916|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |rcReceiver_CTRL_s_axi_U   |rcReceiver_CTRL_s_axi   |        2|      0|  116|  110|
    |rcReceiver_OUT_r_m_axi_U  |rcReceiver_OUT_r_m_axi  |        2|      0|  537|  677|
    |rcReceiver_TEST_s_axi_U   |rcReceiver_TEST_s_axi   |        8|      0|  110|  110|
    |grp_scaleRange_fu_529     |scaleRange              |        0|      5|   30|   68|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |       12|      5|  793|  965|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_26_fu_1202_p2                   |     +    |      0|  0|  39|          32|           1|
    |tmp_s_fu_1186_p2                    |     +    |      0|  0|  39|          32|           1|
    |ap_block_state14_pp0_stage13_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1163                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1168                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_460                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_574_p2                   |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_1122_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |icmp_fu_1090_p2                     |   icmp   |      0|  0|   9|           3|           1|
    |tmp_138_4_fu_978_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_140_4_fu_984_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_141_5_fu_1029_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_143_1_fu_829_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_143_2_fu_876_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_143_3_fu_927_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_146_5_fu_1035_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_147_1_fu_835_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_147_2_fu_882_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_147_3_fu_933_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_1_i_fu_1128_p2                  |   icmp   |      0|  0|  13|          15|          13|
    |tmp_28_fu_774_p2                    |   icmp   |      0|  0|  13|          11|           8|
    |tmp_29_fu_780_p2                    |   icmp   |      0|  0|  13|          11|           9|
    |tmp_9_fu_568_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |tmp_fu_537_p2                       |   icmp   |      0|  0|  11|           8|           4|
    |tmp_11_fu_653_p2                    |    or    |      0|  0|  10|          10|          10|
    |tmp_24_fu_754_p2                    |    or    |      0|  0|   9|           9|           9|
    |tmp_30_fu_794_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_32_fu_849_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_33_fu_896_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_34_fu_947_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_35_fu_998_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_36_fu_1049_p2                   |    or    |      0|  0|   2|           1|           1|
    |p_channels_load_1_4_c_fu_990_p3     |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_2_5_c_fu_1041_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_3_1_c_fu_841_p3     |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_3_2_c_fu_888_p3     |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_3_3_c_fu_939_p3     |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_cast_fu_786_p3      |  select  |      0|  0|   9|           1|           8|
    |tmp_148_4_fu_1004_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_150_5_fu_1055_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_152_1_fu_855_p3                 |  select  |      0|  0|  11|           1|          11|
    |tmp_152_2_fu_902_p3                 |  select  |      0|  0|  11|           1|          11|
    |tmp_152_3_fu_953_p3                 |  select  |      0|  0|  11|           1|          11|
    |tmp_31_fu_800_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_37_fu_1142_p3                   |  select  |      0|  0|   3|           1|           2|
    |tmp_38_cast_fu_1134_p3              |  select  |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 453|         278|         271|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |OUT_r_WDATA                             |   38|          7|   16|        112|
    |OUT_r_blk_n_AW                          |    9|          2|    1|          2|
    |OUT_r_blk_n_B                           |    9|          2|    1|          2|
    |OUT_r_blk_n_W                           |    9|          2|    1|          2|
    |SBUS_data_address0                      |   56|         13|    5|         65|
    |ap_NS_iter0_fsm                         |  113|         24|   23|        552|
    |ap_NS_iter1_fsm                         |   21|          4|    3|         12|
    |ap_phi_mux_p_Val2_s_phi_fu_474_p4       |   15|          3|   11|         33|
    |ap_phi_reg_pp0_iter0_p_Val2_10_reg_480  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_11_reg_489  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_12_reg_499  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_13_reg_509  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_14_reg_519  |    9|          2|   11|         22|
    |ap_sig_ioackin_OUT_r_AWREADY            |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY             |    9|          2|    1|          2|
    |grp_scaleRange_fu_529_destFrom_V        |   15|          3|   15|         45|
    |grp_scaleRange_fu_529_x                 |   38|          7|   11|         77|
    |test_V_address0                         |   56|         13|   12|        156|
    |test_V_d0                               |   56|         13|   32|        416|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  498|        107|  188|       1588|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |SBUS_data_load_1_reg_1229               |   8|   0|    8|          0|
    |SBUS_data_load_2_reg_1239               |   8|   0|    8|          0|
    |SBUS_data_load_3_reg_1250               |   8|   0|    8|          0|
    |SBUS_data_load_4_reg_1261               |   8|   0|    8|          0|
    |SBUS_data_load_5_reg_1271               |   8|   0|    8|          0|
    |SBUS_data_load_6_reg_1282               |   8|   0|    8|          0|
    |SBUS_data_load_7_reg_1293               |   8|   0|    8|          0|
    |SBUS_data_load_8_reg_1304               |   8|   0|    8|          0|
    |SBUS_data_load_9_reg_1314               |   8|   0|    8|          0|
    |ap_CS_iter0_fsm                         |  23|   0|   23|          0|
    |ap_CS_iter1_fsm                         |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_10_reg_480  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_11_reg_489  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_12_reg_499  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_13_reg_509  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_14_reg_519  |  11|   0|   11|          0|
    |ap_reg_ioackin_OUT_r_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY             |   1|   0|    1|          0|
    |channels_0                              |  11|   0|   11|          0|
    |channels_1                              |  11|   0|   11|          0|
    |channels_2                              |  11|   0|   11|          0|
    |channels_3                              |  11|   0|   11|          0|
    |channels_4                              |  11|   0|   11|          0|
    |channels_5                              |  11|   0|   11|          0|
    |errors                                  |  32|   0|   32|          0|
    |icmp_reg_1501                           |   1|   0|    1|          0|
    |lost                                    |  32|   0|   32|          0|
    |or_cond_reg_1359                        |   1|   0|    1|          0|
    |or_cond_reg_1359_pp0_iter0_reg          |   1|   0|    1|          0|
    |p_Val2_11_reg_489                       |  11|   0|   11|          0|
    |p_Val2_12_reg_499                       |  11|   0|   11|          0|
    |p_Val2_13_reg_509                       |  11|   0|   11|          0|
    |p_Val2_14_reg_519                       |  11|   0|   11|          0|
    |p_Val2_1_reg_1480                       |  15|   0|   15|          0|
    |p_Val2_2_reg_1516                       |   1|   0|   14|         13|
    |p_Val2_3_reg_1536                       |   2|   0|   15|         13|
    |p_Val2_8_reg_1417                       |  15|   0|   15|          0|
    |p_Val2_9_reg_1438                       |  15|   0|   15|          0|
    |p_Val2_s_10_reg_1459                    |  15|   0|   15|          0|
    |tmp_148_4_reg_1465                      |  11|   0|   11|          0|
    |tmp_150_5_reg_1486                      |  11|   0|   11|          0|
    |tmp_152_1_reg_1402                      |  11|   0|   11|          0|
    |tmp_152_2_reg_1423                      |  11|   0|   11|          0|
    |tmp_152_3_reg_1444                      |  11|   0|   11|          0|
    |tmp_31_reg_1388                         |  11|   0|   11|          0|
    |tmp_37_reg_1521                         |   2|   0|    2|          0|
    |tmp_38_reg_1398                         |   1|   0|    1|          0|
    |tmp_38_reg_1398_pp0_iter0_reg           |   1|   0|    1|          0|
    |tmp_reg_1224                            |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 466|   0|  492|         26|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|interrupt             | out |    1| ap_ctrl_hs |  rcReceiver  | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 23, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 23, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 26 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 27 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 28 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 29 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 30 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 31 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 31 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 32 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 33 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 34 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 35 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 36 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 37 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 38 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 38 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 39 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 40 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 41 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 41 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 42 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 43 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 44 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 44 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 45 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 46 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 47 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 47 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 48 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 49 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 50 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 50 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 51 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 52 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 53 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 53 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 54 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 55 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 56 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 56 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 57 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 58 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 12 <SV = 11> <Delay = 5.82>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0"   --->   Operation 59 'getelementptr' 'test_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 60 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 61 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 62 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 62 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%channels_0_load = load i11* @channels_0, align 2"   --->   Operation 63 'load' 'channels_0_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%channels_1_load = load i11* @channels_1, align 2"   --->   Operation 64 'load' 'channels_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%channels_2_load = load i11* @channels_2, align 2"   --->   Operation 65 'load' 'channels_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%channels_3_load = load i11* @channels_3, align 2"   --->   Operation 66 'load' 'channels_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%channels_4_load = load i11* @channels_4, align 2"   --->   Operation 67 'load' 'channels_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%channels_5_load = load i11* @channels_5, align 2"   --->   Operation 68 'load' 'channels_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (1.55ns)   --->   "%tmp_9 = icmp eq i8 %SBUS_data_load_11, 0" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 69 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp, %tmp_9" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 70 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (1.76ns)   --->   "br label %_ifconv"   --->   Operation 72 'br' <Predicate = (!or_cond)> <Delay = 1.76>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i8 %SBUS_data_load_2 to i3" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 73 'trunc' 'tmp_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_3, i8 %SBUS_data_load_1)" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 74 'bitconcatenate' 'tmp_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "store i11 %tmp_2, i11* @channels_0, align 2" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 75 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_2, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 76 'partselect' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %SBUS_data_load_3 to i6" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 77 'trunc' 'tmp_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_10, i5 %tmp_7)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 78 'bitconcatenate' 'tmp_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "store i11 %tmp_6, i11* @channels_1, align 2" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 79 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_3, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 80 'partselect' 'tmp_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4 = zext i2 %tmp_8 to i8" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 81 'zext' 'tmp_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_4, i2 0)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 82 'bitconcatenate' 'tmp_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i8 %SBUS_data_load_5 to i1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 83 'trunc' 'tmp_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_4)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 84 'bitconcatenate' 'tmp_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.99ns)   --->   "%tmp_11 = or i10 %tmp_1, %tmp_5" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 85 'or' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_15, i10 %tmp_11)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 86 'bitconcatenate' 'tmp_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "store i11 %tmp_12, i11* @channels_2, align 2" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 87 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_5, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 88 'partselect' 'tmp_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i8 %SBUS_data_load_6 to i4" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 89 'trunc' 'tmp_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_14 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_18, i7 %tmp_13)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 90 'bitconcatenate' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "store i11 %tmp_14, i11* @channels_3, align 2" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 91 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_16 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_6, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 92 'partselect' 'tmp_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i8 %SBUS_data_load_7 to i7" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 93 'trunc' 'tmp_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_20, i4 %tmp_16)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 94 'bitconcatenate' 'tmp_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "store i11 %tmp_17, i11* @channels_4, align 2" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 95 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_7, i32 7)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 96 'bitselect' 'tmp_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_19 = zext i1 %tmp_23 to i8" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 97 'zext' 'tmp_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_21 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_8, i1 false)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 98 'bitconcatenate' 'tmp_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i8 %SBUS_data_load_9 to i2" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 99 'trunc' 'tmp_27' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_19)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 100 'bitconcatenate' 'tmp_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.99ns)   --->   "%tmp_24 = or i9 %tmp_22, %tmp_21" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 101 'or' 'tmp_24' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_25 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_27, i9 %tmp_24)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 102 'bitconcatenate' 'tmp_25' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "store i11 %tmp_25, i11* @channels_5, align 2" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 103 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.76ns)   --->   "br label %_ifconv" [RC_Receiver/RC_Receiver.cpp:63]   --->   Operation 104 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i11 [ %tmp_2, %._crit_edge248 ], [ %channels_0_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 105 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.88ns)   --->   "%tmp_28 = icmp ult i11 %p_Val2_s, 200" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 106 'icmp' 'tmp_28' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (1.88ns)   --->   "%tmp_29 = icmp ugt i11 %p_Val2_s, -248" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 107 'icmp' 'tmp_29' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%p_channels_load_cast = select i1 %tmp_28, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 108 'select' 'p_channels_load_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_30 = or i1 %tmp_28, %tmp_29" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 109 'or' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_31 = select i1 %tmp_30, i11 %p_channels_load_cast, i11 %p_Val2_s" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 110 'select' 'tmp_31' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_39 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_s, i13 0)" [RC_Receiver/RC_Receiver.cpp:113]   --->   Operation 111 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i24 %tmp_39 to i32" [RC_Receiver/RC_Receiver.cpp:113]   --->   Operation 112 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [2/2] (3.25ns)   --->   "store i32 %tmp_46_cast, i32* %test_V_addr, align 4" [RC_Receiver/RC_Receiver.cpp:113]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 17.8>
ST_13 : Operation 114 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 114 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_10, i32 2)" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 115 'bitselect' 'tmp_38' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %2, label %._crit_edge248" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 116 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_10 = phi i11 [ %tmp_6, %._crit_edge248 ], [ %channels_1_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 117 'phi' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_11 = phi i11 [ %tmp_12, %._crit_edge248 ], [ %channels_2_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 118 'phi' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%p_Val2_12 = phi i11 [ %tmp_14, %._crit_edge248 ], [ %channels_3_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 119 'phi' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%p_Val2_13 = phi i11 [ %tmp_17, %._crit_edge248 ], [ %channels_4_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 120 'phi' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%p_Val2_14 = phi i11 [ %tmp_25, %._crit_edge248 ], [ %channels_5_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 121 'phi' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [2/2] (17.8ns)   --->   "%p_Val2_8 = call fastcc i15 @scaleRange(i11 %tmp_31, i15 0)" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 122 'call' 'p_Val2_8' <Predicate = true> <Delay = 17.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 123 [1/1] (1.88ns)   --->   "%tmp_143_1 = icmp ult i11 %p_Val2_10, 200" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 123 'icmp' 'tmp_143_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (1.88ns)   --->   "%tmp_147_1 = icmp ugt i11 %p_Val2_10, -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 124 'icmp' 'tmp_147_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_1)   --->   "%p_channels_load_3_1_c = select i1 %tmp_143_1, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 125 'select' 'p_channels_load_3_1_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_1)   --->   "%tmp_32 = or i1 %tmp_143_1, %tmp_147_1" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 126 'or' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_152_1 = select i1 %tmp_32, i11 %p_channels_load_3_1_c, i11 %p_Val2_10" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 127 'select' 'tmp_152_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 128 [1/2] (3.25ns)   --->   "store i32 %tmp_46_cast, i32* %test_V_addr, align 4" [RC_Receiver/RC_Receiver.cpp:113]   --->   Operation 128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_40 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_10, i13 0)" [RC_Receiver/RC_Receiver.cpp:114]   --->   Operation 129 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i24 %tmp_40 to i32" [RC_Receiver/RC_Receiver.cpp:114]   --->   Operation 130 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:114]   --->   Operation 131 'getelementptr' 'test_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (3.25ns)   --->   "store i32 %tmp_48_cast, i32* %test_V_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:114]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 17.8>
ST_14 : Operation 133 [1/2] (1.94ns)   --->   "%p_Val2_8 = call fastcc i15 @scaleRange(i11 %tmp_31, i15 0)" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 133 'call' 'p_Val2_8' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 134 [1/1] (17.5ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 6)" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 134 'writereq' 'OUT_req' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 135 [2/2] (17.8ns)   --->   "%p_Val2_9 = call fastcc i15 @scaleRange(i11 %tmp_152_1, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 135 'call' 'p_Val2_9' <Predicate = true> <Delay = 17.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 136 [1/1] (1.88ns)   --->   "%tmp_143_2 = icmp ult i11 %p_Val2_11, 200" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 136 'icmp' 'tmp_143_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (1.88ns)   --->   "%tmp_147_2 = icmp ugt i11 %p_Val2_11, -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 137 'icmp' 'tmp_147_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_2)   --->   "%p_channels_load_3_2_c = select i1 %tmp_143_2, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 138 'select' 'p_channels_load_3_2_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_2)   --->   "%tmp_33 = or i1 %tmp_143_2, %tmp_147_2" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 139 'or' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_152_2 = select i1 %tmp_33, i11 %p_channels_load_3_2_c, i11 %p_Val2_11" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 140 'select' 'tmp_152_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 141 [1/2] (3.25ns)   --->   "store i32 %tmp_48_cast, i32* %test_V_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:114]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_41 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_11, i13 0)" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 142 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i24 %tmp_41 to i32" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 143 'zext' 'tmp_50_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 144 'getelementptr' 'test_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [2/2] (3.25ns)   --->   "store i32 %tmp_50_cast, i32* %test_V_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 17.8>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%p_Val2_4 = sext i15 %p_Val2_8 to i16" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 146 'sext' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_4, i2 -1)" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 147 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 148 [1/2] (1.94ns)   --->   "%p_Val2_9 = call fastcc i15 @scaleRange(i11 %tmp_152_1, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 148 'call' 'p_Val2_9' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 149 [2/2] (17.8ns)   --->   "%p_Val2_s_10 = call fastcc i15 @scaleRange(i11 %tmp_152_2, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 149 'call' 'p_Val2_s_10' <Predicate = true> <Delay = 17.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 150 [1/1] (1.88ns)   --->   "%tmp_143_3 = icmp ult i11 %p_Val2_12, 200" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 150 'icmp' 'tmp_143_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (1.88ns)   --->   "%tmp_147_3 = icmp ugt i11 %p_Val2_12, -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 151 'icmp' 'tmp_147_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_3)   --->   "%p_channels_load_3_3_c = select i1 %tmp_143_3, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 152 'select' 'p_channels_load_3_3_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_3)   --->   "%tmp_34 = or i1 %tmp_143_3, %tmp_147_3" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 153 'or' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_152_3 = select i1 %tmp_34, i11 %p_channels_load_3_3_c, i11 %p_Val2_12" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 154 'select' 'tmp_152_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 155 [1/2] (3.25ns)   --->   "store i32 %tmp_50_cast, i32* %test_V_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_42 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_12, i13 0)" [RC_Receiver/RC_Receiver.cpp:116]   --->   Operation 156 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i24 %tmp_42 to i32" [RC_Receiver/RC_Receiver.cpp:116]   --->   Operation 157 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:116]   --->   Operation 158 'getelementptr' 'test_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [2/2] (3.25ns)   --->   "store i32 %tmp_52_cast, i32* %test_V_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:116]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 17.8>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%p_Val2_5 = sext i15 %p_Val2_9 to i16" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 160 'sext' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_5, i2 -1)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 161 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 162 [1/2] (1.94ns)   --->   "%p_Val2_s_10 = call fastcc i15 @scaleRange(i11 %tmp_152_2, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 162 'call' 'p_Val2_s_10' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 163 [2/2] (17.8ns)   --->   "%p_Val2_1 = call fastcc i15 @scaleRange(i11 %tmp_152_3, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 163 'call' 'p_Val2_1' <Predicate = true> <Delay = 17.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 164 [1/1] (1.88ns)   --->   "%tmp_138_4 = icmp ult i11 %p_Val2_13, 200" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 164 'icmp' 'tmp_138_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (1.88ns)   --->   "%tmp_140_4 = icmp ugt i11 %p_Val2_13, -248" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 165 'icmp' 'tmp_140_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_4)   --->   "%p_channels_load_1_4_c = select i1 %tmp_138_4, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 166 'select' 'p_channels_load_1_4_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_4)   --->   "%tmp_35 = or i1 %tmp_138_4, %tmp_140_4" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 167 'or' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_4 = select i1 %tmp_35, i11 %p_channels_load_1_4_c, i11 %p_Val2_13" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 168 'select' 'tmp_148_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 169 [1/2] (3.25ns)   --->   "store i32 %tmp_52_cast, i32* %test_V_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:116]   --->   Operation 169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_43 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_13, i13 0)" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 170 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i24 %tmp_43 to i32" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 171 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 172 'getelementptr' 'test_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [2/2] (3.25ns)   --->   "store i32 %tmp_54_cast, i32* %test_V_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 173 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 17.8>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%p_Val2_6 = sext i15 %p_Val2_s_10 to i16" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 174 'sext' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_6, i2 -1)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 175 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 176 [1/2] (1.94ns)   --->   "%p_Val2_1 = call fastcc i15 @scaleRange(i11 %tmp_152_3, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 176 'call' 'p_Val2_1' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 177 [2/2] (17.8ns)   --->   "%op_V_assign_1_0_4 = call fastcc i15 @scaleRange(i11 %tmp_148_4, i15 0)" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 177 'call' 'op_V_assign_1_0_4' <Predicate = true> <Delay = 17.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 178 [1/1] (1.88ns)   --->   "%tmp_141_5 = icmp ult i11 %p_Val2_14, 200" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 178 'icmp' 'tmp_141_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (1.88ns)   --->   "%tmp_146_5 = icmp ugt i11 %p_Val2_14, -248" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 179 'icmp' 'tmp_146_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_150_5)   --->   "%p_channels_load_2_5_c = select i1 %tmp_141_5, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 180 'select' 'p_channels_load_2_5_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_150_5)   --->   "%tmp_36 = or i1 %tmp_141_5, %tmp_146_5" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 181 'or' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_150_5 = select i1 %tmp_36, i11 %p_channels_load_2_5_c, i11 %p_Val2_14" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 182 'select' 'tmp_150_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 183 [1/2] (3.25ns)   --->   "store i32 %tmp_54_cast, i32* %test_V_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 183 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_44 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_14, i13 0)" [RC_Receiver/RC_Receiver.cpp:118]   --->   Operation 184 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i24 %tmp_44 to i32" [RC_Receiver/RC_Receiver.cpp:118]   --->   Operation 185 'zext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:118]   --->   Operation 186 'getelementptr' 'test_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [2/2] (3.25ns)   --->   "store i32 %tmp_56_cast, i32* %test_V_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:118]   --->   Operation 187 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 17.8>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%p_Val2_7 = sext i15 %p_Val2_1 to i16" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 188 'sext' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_7, i2 -1)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 189 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 190 [1/2] (1.94ns)   --->   "%op_V_assign_1_0_4 = call fastcc i15 @scaleRange(i11 %tmp_148_4, i15 0)" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 190 'call' 'op_V_assign_1_0_4' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 191 [2/2] (17.8ns)   --->   "%op_V_assign_2_0_5 = call fastcc i15 @scaleRange(i11 %tmp_150_5, i15 0)" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 191 'call' 'op_V_assign_2_0_5' <Predicate = true> <Delay = 17.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_52 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %op_V_assign_1_0_4, i32 12, i32 14)" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 192 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (1.13ns)   --->   "%icmp = icmp sgt i3 %tmp_52, 0" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 193 'icmp' 'icmp' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/2] (3.25ns)   --->   "store i32 %tmp_56_cast, i32* %test_V_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:118]   --->   Operation 194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_45 = sext i15 %p_Val2_8 to i32" [RC_Receiver/RC_Receiver.cpp:120]   --->   Operation 195 'sext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:120]   --->   Operation 196 'getelementptr' 'test_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [2/2] (3.25ns)   --->   "store i32 %tmp_45, i32* %test_V_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:120]   --->   Operation 197 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 17.5>
ST_19 : Operation 198 [1/2] (1.94ns)   --->   "%op_V_assign_2_0_5 = call fastcc i15 @scaleRange(i11 %tmp_150_5, i15 0)" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 198 'call' 'op_V_assign_2_0_5' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %icmp, i13 0)" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 199 'bitconcatenate' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%p_Val2_2_cast = zext i14 %p_Val2_2 to i16" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 200 'zext' 'p_Val2_2_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_2_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 201 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_53 = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %op_V_assign_2_0_5, i32 11, i32 14)" [RC_Receiver/RC_Receiver.cpp:155->RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 202 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (1.30ns)   --->   "%icmp1 = icmp slt i4 %tmp_53, 1" [RC_Receiver/RC_Receiver.cpp:155->RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 203 'icmp' 'icmp1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (2.31ns)   --->   "%tmp_1_i = icmp slt i15 %op_V_assign_2_0_5, 6144" [RC_Receiver/RC_Receiver.cpp:155->RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 204 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_38_cast = select i1 %icmp1, i2 0, i2 1" [RC_Receiver/RC_Receiver.cpp:155->RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 205 'select' 'tmp_38_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_37 = select i1 %tmp_1_i, i2 %tmp_38_cast, i2 -2" [RC_Receiver/RC_Receiver.cpp:155->RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 206 'select' 'tmp_37' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 207 [1/2] (3.25ns)   --->   "store i32 %tmp_45, i32* %test_V_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:120]   --->   Operation 207 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_46 = sext i15 %p_Val2_9 to i32" [RC_Receiver/RC_Receiver.cpp:121]   --->   Operation 208 'sext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:121]   --->   Operation 209 'getelementptr' 'test_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [2/2] (3.25ns)   --->   "store i32 %tmp_46, i32* %test_V_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:121]   --->   Operation 210 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 17.5>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i15 @_ssdm_op_BitConcatenate.i15.i2.i13(i2 %tmp_37, i13 0)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 211 'bitconcatenate' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%p_Val2_3_cast = zext i15 %p_Val2_3 to i16" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 212 'zext' 'p_Val2_3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_3_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 213 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 214 [1/2] (3.25ns)   --->   "store i32 %tmp_46, i32* %test_V_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:121]   --->   Operation 214 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_47 = sext i15 %p_Val2_s_10 to i32" [RC_Receiver/RC_Receiver.cpp:122]   --->   Operation 215 'sext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:122]   --->   Operation 216 'getelementptr' 'test_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [2/2] (3.25ns)   --->   "store i32 %tmp_47, i32* %test_V_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:122]   --->   Operation 217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 17.5>
ST_21 : Operation 218 [5/5] (17.5ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 218 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 219 [1/2] (3.25ns)   --->   "store i32 %tmp_47, i32* %test_V_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:122]   --->   Operation 219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_48 = sext i15 %p_Val2_1 to i32" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 220 'sext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 221 'getelementptr' 'test_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 222 [2/2] (3.25ns)   --->   "store i32 %tmp_48, i32* %test_V_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 222 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 17.5>
ST_22 : Operation 223 [4/5] (17.5ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 223 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 224 [1/2] (3.25ns)   --->   "store i32 %tmp_48, i32* %test_V_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_49 = zext i14 %p_Val2_2 to i32" [RC_Receiver/RC_Receiver.cpp:124]   --->   Operation 225 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:124]   --->   Operation 226 'getelementptr' 'test_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [2/2] (3.25ns)   --->   "store i32 %tmp_49, i32* %test_V_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:124]   --->   Operation 227 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 17.5>
ST_23 : Operation 228 [3/5] (17.5ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 228 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 229 [1/2] (3.25ns)   --->   "store i32 %tmp_49, i32* %test_V_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:124]   --->   Operation 229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_50 = zext i15 %p_Val2_3 to i32" [RC_Receiver/RC_Receiver.cpp:125]   --->   Operation 230 'zext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:125]   --->   Operation 231 'getelementptr' 'test_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [2/2] (3.25ns)   --->   "store i32 %tmp_50, i32* %test_V_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:125]   --->   Operation 232 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 17.5>
ST_24 : Operation 233 [2/5] (17.5ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 233 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 234 [1/2] (3.25ns)   --->   "store i32 %tmp_50, i32* %test_V_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:125]   --->   Operation 234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 17.5>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data), !map !98"   --->   Operation 235 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !104"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !110"   --->   Operation 237 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rcReceiver_str) nounwind"   --->   Operation 238 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:8]   --->   Operation 239 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:10]   --->   Operation 240 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 241 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 242 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 243 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str6, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 244 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 245 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%errors_load = load i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 246 'load' 'errors_load' <Predicate = (!or_cond)> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (2.55ns)   --->   "%tmp_s = add i32 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 247 'add' 'tmp_s' <Predicate = (!or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "store i32 %tmp_s, i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 248 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 249 'load' 'lost_load' <Predicate = (or_cond & tmp_38)> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (2.55ns)   --->   "%tmp_26 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 250 'add' 'tmp_26' <Predicate = (or_cond & tmp_38)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "store i32 %tmp_26, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 251 'store' <Predicate = (or_cond & tmp_38)> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "br label %._crit_edge248" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 252 'br' <Predicate = (or_cond & tmp_38)> <Delay = 0.00>
ST_25 : Operation 253 [1/5] (17.5ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 253 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:128]   --->   Operation 254 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SBUS_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ test_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ channels_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ channels_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ channels_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ channels_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ channels_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ channels_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ lost]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ errors]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
SBUS_data_addr        (getelementptr ) [ 00100000000000000000000000]
SBUS_data_load        (load          ) [ 00000000000000000000000000]
SBUS_data_addr_1      (getelementptr ) [ 00010000000000000000000000]
tmp                   (icmp          ) [ 00011111111110000000000000]
SBUS_data_load_1      (load          ) [ 00001111111110000000000000]
SBUS_data_addr_2      (getelementptr ) [ 00001000000000000000000000]
SBUS_data_load_2      (load          ) [ 00000111111110000000000000]
SBUS_data_addr_3      (getelementptr ) [ 00000100000000000000000000]
SBUS_data_load_3      (load          ) [ 00000011111110000000000000]
SBUS_data_addr_4      (getelementptr ) [ 00000010000000000000000000]
SBUS_data_load_4      (load          ) [ 00000001111110000000000000]
SBUS_data_addr_5      (getelementptr ) [ 00000001000000000000000000]
SBUS_data_load_5      (load          ) [ 00000000111110000000000000]
SBUS_data_addr_6      (getelementptr ) [ 00000000100000000000000000]
SBUS_data_load_6      (load          ) [ 00000000011110000000000000]
SBUS_data_addr_7      (getelementptr ) [ 00000000010000000000000000]
SBUS_data_load_7      (load          ) [ 00000000001110000000000000]
SBUS_data_addr_8      (getelementptr ) [ 00000000001000000000000000]
SBUS_data_load_8      (load          ) [ 00000000000110000000000000]
SBUS_data_addr_9      (getelementptr ) [ 00000000000100000000000000]
SBUS_data_load_9      (load          ) [ 00000000000010000000000000]
SBUS_data_addr_11     (getelementptr ) [ 00000000000010000000000000]
test_V_addr           (getelementptr ) [ 00000000000001000000000000]
SBUS_data_addr_10     (getelementptr ) [ 00000000000001000000000000]
SBUS_data_load_11     (load          ) [ 00000000000000000000000000]
channels_0_load       (load          ) [ 00000000000000000000000000]
channels_1_load       (load          ) [ 00000000000011000000000000]
channels_2_load       (load          ) [ 00000000000011000000000000]
channels_3_load       (load          ) [ 00000000000011000000000000]
channels_4_load       (load          ) [ 00000000000011000000000000]
channels_5_load       (load          ) [ 00000000000011000000000000]
tmp_9                 (icmp          ) [ 00000000000000000000000000]
or_cond               (and           ) [ 01100000000011111111111111]
StgValue_71           (br            ) [ 00000000000000000000000000]
StgValue_72           (br            ) [ 00000000000011000000000000]
tmp_3                 (trunc         ) [ 00000000000000000000000000]
tmp_2                 (bitconcatenate) [ 00000000000000000000000000]
StgValue_75           (store         ) [ 00000000000000000000000000]
tmp_7                 (partselect    ) [ 00000000000000000000000000]
tmp_10                (trunc         ) [ 00000000000000000000000000]
tmp_6                 (bitconcatenate) [ 00000000000011000000000000]
StgValue_79           (store         ) [ 00000000000000000000000000]
tmp_8                 (partselect    ) [ 00000000000000000000000000]
tmp_4                 (zext          ) [ 00000000000000000000000000]
tmp_5                 (bitconcatenate) [ 00000000000000000000000000]
tmp_15                (trunc         ) [ 00000000000000000000000000]
tmp_1                 (bitconcatenate) [ 00000000000000000000000000]
tmp_11                (or            ) [ 00000000000000000000000000]
tmp_12                (bitconcatenate) [ 00000000000011000000000000]
StgValue_87           (store         ) [ 00000000000000000000000000]
tmp_13                (partselect    ) [ 00000000000000000000000000]
tmp_18                (trunc         ) [ 00000000000000000000000000]
tmp_14                (bitconcatenate) [ 00000000000011000000000000]
StgValue_91           (store         ) [ 00000000000000000000000000]
tmp_16                (partselect    ) [ 00000000000000000000000000]
tmp_20                (trunc         ) [ 00000000000000000000000000]
tmp_17                (bitconcatenate) [ 00000000000011000000000000]
StgValue_95           (store         ) [ 00000000000000000000000000]
tmp_23                (bitselect     ) [ 00000000000000000000000000]
tmp_19                (zext          ) [ 00000000000000000000000000]
tmp_21                (bitconcatenate) [ 00000000000000000000000000]
tmp_27                (trunc         ) [ 00000000000000000000000000]
tmp_22                (bitconcatenate) [ 00000000000000000000000000]
tmp_24                (or            ) [ 00000000000000000000000000]
tmp_25                (bitconcatenate) [ 00000000000011000000000000]
StgValue_103          (store         ) [ 00000000000000000000000000]
StgValue_104          (br            ) [ 00000000000011000000000000]
p_Val2_s              (phi           ) [ 00000000000000000000000000]
tmp_28                (icmp          ) [ 00000000000000000000000000]
tmp_29                (icmp          ) [ 00000000000000000000000000]
p_channels_load_cast  (select        ) [ 00000000000000000000000000]
tmp_30                (or            ) [ 00000000000000000000000000]
tmp_31                (select        ) [ 00000000000001000000000000]
tmp_39                (bitconcatenate) [ 00000000000000000000000000]
tmp_46_cast           (zext          ) [ 00000000000001000000000000]
SBUS_data_load_10     (load          ) [ 00000000000000000000000000]
tmp_38                (bitselect     ) [ 01100000000000111111111111]
StgValue_116          (br            ) [ 00000000000000000000000000]
p_Val2_10             (phi           ) [ 00000000000001000000000000]
p_Val2_11             (phi           ) [ 00000000000001100000000000]
p_Val2_12             (phi           ) [ 00000000000001110000000000]
p_Val2_13             (phi           ) [ 00000000000001111000000000]
p_Val2_14             (phi           ) [ 00000000000001111100000000]
tmp_143_1             (icmp          ) [ 00000000000000000000000000]
tmp_147_1             (icmp          ) [ 00000000000000000000000000]
p_channels_load_3_1_c (select        ) [ 00000000000000000000000000]
tmp_32                (or            ) [ 00000000000000000000000000]
tmp_152_1             (select        ) [ 00000000000000100000000000]
StgValue_128          (store         ) [ 00000000000000000000000000]
tmp_40                (bitconcatenate) [ 00000000000000000000000000]
tmp_48_cast           (zext          ) [ 00000000000000100000000000]
test_V_addr_1         (getelementptr ) [ 00000000000000100000000000]
p_Val2_8              (call          ) [ 00000000000000011110000000]
OUT_req               (writereq      ) [ 00000000000000000000000000]
tmp_143_2             (icmp          ) [ 00000000000000000000000000]
tmp_147_2             (icmp          ) [ 00000000000000000000000000]
p_channels_load_3_2_c (select        ) [ 00000000000000000000000000]
tmp_33                (or            ) [ 00000000000000000000000000]
tmp_152_2             (select        ) [ 00000000000000010000000000]
StgValue_141          (store         ) [ 00000000000000000000000000]
tmp_41                (bitconcatenate) [ 00000000000000000000000000]
tmp_50_cast           (zext          ) [ 00000000000000010000000000]
test_V_addr_2         (getelementptr ) [ 00000000000000010000000000]
p_Val2_4              (sext          ) [ 00000000000000000000000000]
StgValue_147          (write         ) [ 00000000000000000000000000]
p_Val2_9              (call          ) [ 00000000000000001111000000]
tmp_143_3             (icmp          ) [ 00000000000000000000000000]
tmp_147_3             (icmp          ) [ 00000000000000000000000000]
p_channels_load_3_3_c (select        ) [ 00000000000000000000000000]
tmp_34                (or            ) [ 00000000000000000000000000]
tmp_152_3             (select        ) [ 00000000000000001000000000]
StgValue_155          (store         ) [ 00000000000000000000000000]
tmp_42                (bitconcatenate) [ 00000000000000000000000000]
tmp_52_cast           (zext          ) [ 00000000000000001000000000]
test_V_addr_3         (getelementptr ) [ 00000000000000001000000000]
p_Val2_5              (sext          ) [ 00000000000000000000000000]
StgValue_161          (write         ) [ 00000000000000000000000000]
p_Val2_s_10           (call          ) [ 00000000000000000111100000]
tmp_138_4             (icmp          ) [ 00000000000000000000000000]
tmp_140_4             (icmp          ) [ 00000000000000000000000000]
p_channels_load_1_4_c (select        ) [ 00000000000000000000000000]
tmp_35                (or            ) [ 00000000000000000000000000]
tmp_148_4             (select        ) [ 00000000000000000100000000]
StgValue_169          (store         ) [ 00000000000000000000000000]
tmp_43                (bitconcatenate) [ 00000000000000000000000000]
tmp_54_cast           (zext          ) [ 00000000000000000100000000]
test_V_addr_4         (getelementptr ) [ 00000000000000000100000000]
p_Val2_6              (sext          ) [ 00000000000000000000000000]
StgValue_175          (write         ) [ 00000000000000000000000000]
p_Val2_1              (call          ) [ 00000000000000000011110000]
tmp_141_5             (icmp          ) [ 00000000000000000000000000]
tmp_146_5             (icmp          ) [ 00000000000000000000000000]
p_channels_load_2_5_c (select        ) [ 00000000000000000000000000]
tmp_36                (or            ) [ 00000000000000000000000000]
tmp_150_5             (select        ) [ 00000000000000000010000000]
StgValue_183          (store         ) [ 00000000000000000000000000]
tmp_44                (bitconcatenate) [ 00000000000000000000000000]
tmp_56_cast           (zext          ) [ 00000000000000000010000000]
test_V_addr_5         (getelementptr ) [ 00000000000000000010000000]
p_Val2_7              (sext          ) [ 00000000000000000000000000]
StgValue_189          (write         ) [ 00000000000000000000000000]
op_V_assign_1_0_4     (call          ) [ 00000000000000000000000000]
tmp_52                (partselect    ) [ 00000000000000000000000000]
icmp                  (icmp          ) [ 00000000000000000001000000]
StgValue_194          (store         ) [ 00000000000000000000000000]
tmp_45                (sext          ) [ 00000000000000000001000000]
test_V_addr_6         (getelementptr ) [ 00000000000000000001000000]
op_V_assign_2_0_5     (call          ) [ 00000000000000000000000000]
p_Val2_2              (bitconcatenate) [ 00000000000000000000111000]
p_Val2_2_cast         (zext          ) [ 00000000000000000000000000]
StgValue_201          (write         ) [ 00000000000000000000000000]
tmp_53                (partselect    ) [ 00000000000000000000000000]
icmp1                 (icmp          ) [ 00000000000000000000000000]
tmp_1_i               (icmp          ) [ 00000000000000000000000000]
tmp_38_cast           (select        ) [ 00000000000000000000000000]
tmp_37                (select        ) [ 00000000000000000000100000]
StgValue_207          (store         ) [ 00000000000000000000000000]
tmp_46                (sext          ) [ 00000000000000000000100000]
test_V_addr_7         (getelementptr ) [ 00000000000000000000100000]
p_Val2_3              (bitconcatenate) [ 00000000000000000000011100]
p_Val2_3_cast         (zext          ) [ 00000000000000000000000000]
StgValue_213          (write         ) [ 00000000000000000000000000]
StgValue_214          (store         ) [ 00000000000000000000000000]
tmp_47                (sext          ) [ 00000000000000000000010000]
test_V_addr_8         (getelementptr ) [ 00000000000000000000010000]
StgValue_219          (store         ) [ 00000000000000000000000000]
tmp_48                (sext          ) [ 00000000000000000000001000]
test_V_addr_9         (getelementptr ) [ 00000000000000000000001000]
StgValue_224          (store         ) [ 00000000000000000000000000]
tmp_49                (zext          ) [ 00000000000000000000000100]
test_V_addr_10        (getelementptr ) [ 00000000000000000000000100]
StgValue_229          (store         ) [ 00000000000000000000000000]
tmp_50                (zext          ) [ 01000000000000000000000010]
test_V_addr_11        (getelementptr ) [ 01000000000000000000000010]
StgValue_234          (store         ) [ 00000000000000000000000000]
StgValue_235          (specbitsmap   ) [ 00000000000000000000000000]
StgValue_236          (specbitsmap   ) [ 00000000000000000000000000]
StgValue_237          (specbitsmap   ) [ 00000000000000000000000000]
StgValue_238          (spectopmodule ) [ 00000000000000000000000000]
StgValue_239          (specpipeline  ) [ 00000000000000000000000000]
StgValue_240          (specinterface ) [ 00000000000000000000000000]
StgValue_241          (specmemcore   ) [ 00000000000000000000000000]
StgValue_242          (specinterface ) [ 00000000000000000000000000]
StgValue_243          (specinterface ) [ 00000000000000000000000000]
StgValue_244          (specmemcore   ) [ 00000000000000000000000000]
StgValue_245          (specinterface ) [ 00000000000000000000000000]
errors_load           (load          ) [ 00000000000000000000000000]
tmp_s                 (add           ) [ 00000000000000000000000000]
StgValue_248          (store         ) [ 00000000000000000000000000]
lost_load             (load          ) [ 00000000000000000000000000]
tmp_26                (add           ) [ 00000000000000000000000000]
StgValue_251          (store         ) [ 00000000000000000000000000]
StgValue_252          (br            ) [ 00000000000000000000000000]
OUT_resp              (writeresp     ) [ 00000000000000000000000000]
StgValue_254          (ret           ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SBUS_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SBUS_data"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUT_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="test_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="channels_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="channels_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="channels_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="channels_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="channels_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="channels_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lost">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lost"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="errors">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errors"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i2.i9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i11.i13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleRange"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i1.i13"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i2.i13"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rcReceiver_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="grp_writeresp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUT_req/14 OUT_resp/21 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_147_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="15" slack="0"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_147/15 "/>
</bind>
</comp>

<comp id="199" class="1004" name="StgValue_161_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="15" slack="0"/>
<pin id="203" dir="0" index="3" bw="1" slack="0"/>
<pin id="204" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_161/16 "/>
</bind>
</comp>

<comp id="208" class="1004" name="StgValue_175_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="15" slack="0"/>
<pin id="212" dir="0" index="3" bw="1" slack="0"/>
<pin id="213" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_175/17 "/>
</bind>
</comp>

<comp id="217" class="1004" name="StgValue_189_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="15" slack="0"/>
<pin id="221" dir="0" index="3" bw="1" slack="0"/>
<pin id="222" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_189/18 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_201_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="0" index="2" bw="14" slack="0"/>
<pin id="230" dir="0" index="3" bw="1" slack="0"/>
<pin id="231" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_201/19 "/>
</bind>
</comp>

<comp id="235" class="1004" name="StgValue_213_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="0" index="2" bw="15" slack="0"/>
<pin id="239" dir="0" index="3" bw="1" slack="0"/>
<pin id="240" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_213/20 "/>
</bind>
</comp>

<comp id="245" class="1004" name="SBUS_data_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SBUS_data_load/1 SBUS_data_load_1/2 SBUS_data_load_2/3 SBUS_data_load_3/4 SBUS_data_load_4/5 SBUS_data_load_5/6 SBUS_data_load_6/7 SBUS_data_load_7/8 SBUS_data_load_8/9 SBUS_data_load_9/10 SBUS_data_load_11/11 SBUS_data_load_10/12 "/>
</bind>
</comp>

<comp id="259" class="1004" name="SBUS_data_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="SBUS_data_addr_2_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_2/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="SBUS_data_addr_3_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_3/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="SBUS_data_addr_4_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_4/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="SBUS_data_addr_5_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_5/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="SBUS_data_addr_6_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="4" slack="0"/>
<pin id="308" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_6/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="SBUS_data_addr_7_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_7/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="SBUS_data_addr_8_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_8/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="SBUS_data_addr_9_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_9/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="SBUS_data_addr_11_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_11/11 "/>
</bind>
</comp>

<comp id="349" class="1004" name="test_V_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr/12 "/>
</bind>
</comp>

<comp id="357" class="1004" name="SBUS_data_addr_10_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_10/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/12 StgValue_132/13 StgValue_145/14 StgValue_159/15 StgValue_173/16 StgValue_187/17 StgValue_197/18 StgValue_210/19 StgValue_217/20 StgValue_222/21 StgValue_227/22 StgValue_232/23 "/>
</bind>
</comp>

<comp id="372" class="1004" name="test_V_addr_1_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_1/13 "/>
</bind>
</comp>

<comp id="381" class="1004" name="test_V_addr_2_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="3" slack="0"/>
<pin id="385" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_2/14 "/>
</bind>
</comp>

<comp id="390" class="1004" name="test_V_addr_3_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_3/15 "/>
</bind>
</comp>

<comp id="399" class="1004" name="test_V_addr_4_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="4" slack="0"/>
<pin id="403" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_4/16 "/>
</bind>
</comp>

<comp id="408" class="1004" name="test_V_addr_5_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_5/17 "/>
</bind>
</comp>

<comp id="417" class="1004" name="test_V_addr_6_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_6/18 "/>
</bind>
</comp>

<comp id="426" class="1004" name="test_V_addr_7_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_7/19 "/>
</bind>
</comp>

<comp id="435" class="1004" name="test_V_addr_8_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_8/20 "/>
</bind>
</comp>

<comp id="444" class="1004" name="test_V_addr_9_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_9/21 "/>
</bind>
</comp>

<comp id="453" class="1004" name="test_V_addr_10_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="0"/>
<pin id="457" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_10/22 "/>
</bind>
</comp>

<comp id="462" class="1004" name="test_V_addr_11_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_V_addr_11/23 "/>
</bind>
</comp>

<comp id="471" class="1005" name="p_Val2_s_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="473" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_Val2_s_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="11" slack="0"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/12 "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_Val2_10_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="482" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_10 (phireg) "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Val2_10_phi_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="1"/>
<pin id="485" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="2" bw="11" slack="1"/>
<pin id="487" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_10/13 "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_Val2_11_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="1"/>
<pin id="491" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_Val2_11_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="1"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="11" slack="1"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_11/13 "/>
</bind>
</comp>

<comp id="499" class="1005" name="p_Val2_12_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="2"/>
<pin id="501" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_12 (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Val2_12_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="1"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="11" slack="1"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_12/13 "/>
</bind>
</comp>

<comp id="509" class="1005" name="p_Val2_13_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="11" slack="3"/>
<pin id="511" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_13 (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_Val2_13_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="11" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_13/13 "/>
</bind>
</comp>

<comp id="519" class="1005" name="p_Val2_14_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="4"/>
<pin id="521" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_14 (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_Val2_14_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="1"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="11" slack="1"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_14/13 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_scaleRange_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="15" slack="0"/>
<pin id="531" dir="0" index="1" bw="11" slack="1"/>
<pin id="532" dir="0" index="2" bw="14" slack="0"/>
<pin id="533" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/13 p_Val2_9/14 p_Val2_s_10/15 p_Val2_1/16 op_V_assign_1_0_4/17 op_V_assign_2_0_5/18 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="channels_0_load_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="channels_0_load/12 "/>
</bind>
</comp>

<comp id="548" class="1004" name="channels_1_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="channels_1_load/12 "/>
</bind>
</comp>

<comp id="552" class="1004" name="channels_2_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="channels_2_load/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="channels_3_load_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="channels_3_load/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="channels_4_load_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="channels_4_load/12 "/>
</bind>
</comp>

<comp id="564" class="1004" name="channels_5_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="channels_5_load/12 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_9_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_cond_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="10"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/12 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="8"/>
<pin id="581" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="0"/>
<pin id="584" dir="0" index="1" bw="3" slack="0"/>
<pin id="585" dir="0" index="2" bw="8" slack="9"/>
<pin id="586" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="StgValue_75_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="0" index="1" bw="11" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_7_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="8"/>
<pin id="599" dir="0" index="2" bw="3" slack="0"/>
<pin id="600" dir="0" index="3" bw="4" slack="0"/>
<pin id="601" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_10_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="7"/>
<pin id="607" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_6_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="0" index="1" bw="6" slack="0"/>
<pin id="611" dir="0" index="2" bw="5" slack="0"/>
<pin id="612" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="StgValue_79_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="11" slack="0"/>
<pin id="618" dir="0" index="1" bw="11" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_8_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="7"/>
<pin id="625" dir="0" index="2" bw="4" slack="0"/>
<pin id="626" dir="0" index="3" bw="4" slack="0"/>
<pin id="627" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="6"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_15_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="5"/>
<pin id="644" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="10" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="2" slack="0"/>
<pin id="649" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_11_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="0" index="1" bw="10" slack="0"/>
<pin id="656" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_12_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="10" slack="0"/>
<pin id="663" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="667" class="1004" name="StgValue_87_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="11" slack="0"/>
<pin id="669" dir="0" index="1" bw="11" slack="0"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/12 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_13_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="7" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="5"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="0" index="3" bw="4" slack="0"/>
<pin id="678" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_18_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="4"/>
<pin id="684" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_14_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="0" index="1" bw="4" slack="0"/>
<pin id="688" dir="0" index="2" bw="7" slack="0"/>
<pin id="689" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="693" class="1004" name="StgValue_91_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="0"/>
<pin id="695" dir="0" index="1" bw="11" slack="0"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_16_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="4"/>
<pin id="702" dir="0" index="2" bw="4" slack="0"/>
<pin id="703" dir="0" index="3" bw="4" slack="0"/>
<pin id="704" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_20_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="3"/>
<pin id="710" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_17_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="11" slack="0"/>
<pin id="713" dir="0" index="1" bw="7" slack="0"/>
<pin id="714" dir="0" index="2" bw="4" slack="0"/>
<pin id="715" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="719" class="1004" name="StgValue_95_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="11" slack="0"/>
<pin id="721" dir="0" index="1" bw="11" slack="0"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/12 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_23_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="3"/>
<pin id="728" dir="0" index="2" bw="4" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/12 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_19_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_21_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="2"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_27_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="1"/>
<pin id="745" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_22_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="9" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_24_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="9" slack="0"/>
<pin id="756" dir="0" index="1" bw="9" slack="0"/>
<pin id="757" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/12 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_25_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="0"/>
<pin id="762" dir="0" index="1" bw="2" slack="0"/>
<pin id="763" dir="0" index="2" bw="9" slack="0"/>
<pin id="764" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="768" class="1004" name="StgValue_103_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="11" slack="0"/>
<pin id="770" dir="0" index="1" bw="11" slack="0"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/12 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_28_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="11" slack="0"/>
<pin id="776" dir="0" index="1" bw="11" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/12 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_29_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="11" slack="0"/>
<pin id="782" dir="0" index="1" bw="11" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/12 "/>
</bind>
</comp>

<comp id="786" class="1004" name="p_channels_load_cast_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="11" slack="0"/>
<pin id="789" dir="0" index="2" bw="11" slack="0"/>
<pin id="790" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_channels_load_cast/12 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_30_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_31_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="11" slack="0"/>
<pin id="803" dir="0" index="2" bw="11" slack="0"/>
<pin id="804" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_39_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="24" slack="0"/>
<pin id="810" dir="0" index="1" bw="11" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/12 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_46_cast_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="24" slack="0"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/12 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_38_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="0"/>
<pin id="824" dir="0" index="2" bw="3" slack="0"/>
<pin id="825" dir="1" index="3" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_143_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="11" slack="0"/>
<pin id="831" dir="0" index="1" bw="11" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_143_1/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_147_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="11" slack="0"/>
<pin id="837" dir="0" index="1" bw="11" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_147_1/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="p_channels_load_3_1_c_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="11" slack="0"/>
<pin id="844" dir="0" index="2" bw="11" slack="0"/>
<pin id="845" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_channels_load_3_1_c/13 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_32_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/13 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_152_1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="11" slack="0"/>
<pin id="858" dir="0" index="2" bw="11" slack="0"/>
<pin id="859" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_152_1/13 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_40_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="24" slack="0"/>
<pin id="865" dir="0" index="1" bw="11" slack="0"/>
<pin id="866" dir="0" index="2" bw="1" slack="0"/>
<pin id="867" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/13 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_48_cast_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="24" slack="0"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_cast/13 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_143_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="11" slack="1"/>
<pin id="878" dir="0" index="1" bw="11" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_143_2/14 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_147_2_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="11" slack="1"/>
<pin id="884" dir="0" index="1" bw="11" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_147_2/14 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_channels_load_3_2_c_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="11" slack="0"/>
<pin id="891" dir="0" index="2" bw="11" slack="0"/>
<pin id="892" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_channels_load_3_2_c/14 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_33_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_33/14 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_152_2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="11" slack="0"/>
<pin id="905" dir="0" index="2" bw="11" slack="1"/>
<pin id="906" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_152_2/14 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_41_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="24" slack="0"/>
<pin id="912" dir="0" index="1" bw="11" slack="1"/>
<pin id="913" dir="0" index="2" bw="1" slack="0"/>
<pin id="914" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/14 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_50_cast_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="24" slack="0"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/14 "/>
</bind>
</comp>

<comp id="923" class="1004" name="p_Val2_4_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="15" slack="1"/>
<pin id="925" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_4/15 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_143_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="11" slack="2"/>
<pin id="929" dir="0" index="1" bw="11" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_143_3/15 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_147_3_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="11" slack="2"/>
<pin id="935" dir="0" index="1" bw="11" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_147_3/15 "/>
</bind>
</comp>

<comp id="939" class="1004" name="p_channels_load_3_3_c_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="11" slack="0"/>
<pin id="942" dir="0" index="2" bw="11" slack="0"/>
<pin id="943" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_channels_load_3_3_c/15 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_34_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/15 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_152_3_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="11" slack="0"/>
<pin id="956" dir="0" index="2" bw="11" slack="2"/>
<pin id="957" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_152_3/15 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_42_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="24" slack="0"/>
<pin id="963" dir="0" index="1" bw="11" slack="2"/>
<pin id="964" dir="0" index="2" bw="1" slack="0"/>
<pin id="965" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/15 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_52_cast_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="24" slack="0"/>
<pin id="971" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/15 "/>
</bind>
</comp>

<comp id="974" class="1004" name="p_Val2_5_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="15" slack="1"/>
<pin id="976" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_5/16 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_138_4_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="11" slack="3"/>
<pin id="980" dir="0" index="1" bw="11" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_138_4/16 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_140_4_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="11" slack="3"/>
<pin id="986" dir="0" index="1" bw="11" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140_4/16 "/>
</bind>
</comp>

<comp id="990" class="1004" name="p_channels_load_1_4_c_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="11" slack="0"/>
<pin id="993" dir="0" index="2" bw="11" slack="0"/>
<pin id="994" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_channels_load_1_4_c/16 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_35_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_35/16 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_148_4_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="11" slack="0"/>
<pin id="1007" dir="0" index="2" bw="11" slack="3"/>
<pin id="1008" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_148_4/16 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_43_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="24" slack="0"/>
<pin id="1014" dir="0" index="1" bw="11" slack="3"/>
<pin id="1015" dir="0" index="2" bw="1" slack="0"/>
<pin id="1016" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/16 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_54_cast_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="24" slack="0"/>
<pin id="1022" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_cast/16 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="p_Val2_6_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="15" slack="1"/>
<pin id="1027" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_6/17 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_141_5_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="11" slack="4"/>
<pin id="1031" dir="0" index="1" bw="11" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_141_5/17 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_146_5_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="11" slack="4"/>
<pin id="1037" dir="0" index="1" bw="11" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_146_5/17 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="p_channels_load_2_5_c_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="11" slack="0"/>
<pin id="1044" dir="0" index="2" bw="11" slack="0"/>
<pin id="1045" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_channels_load_2_5_c/17 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_36_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_36/17 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_150_5_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="11" slack="0"/>
<pin id="1058" dir="0" index="2" bw="11" slack="4"/>
<pin id="1059" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_150_5/17 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_44_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="24" slack="0"/>
<pin id="1065" dir="0" index="1" bw="11" slack="4"/>
<pin id="1066" dir="0" index="2" bw="1" slack="0"/>
<pin id="1067" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/17 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_56_cast_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="24" slack="0"/>
<pin id="1073" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_cast/17 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="p_Val2_7_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="15" slack="1"/>
<pin id="1078" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_7/18 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_52_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="3" slack="0"/>
<pin id="1082" dir="0" index="1" bw="15" slack="0"/>
<pin id="1083" dir="0" index="2" bw="5" slack="0"/>
<pin id="1084" dir="0" index="3" bw="5" slack="0"/>
<pin id="1085" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/18 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="icmp_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="0"/>
<pin id="1092" dir="0" index="1" bw="3" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/18 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_45_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="15" slack="4"/>
<pin id="1098" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45/18 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="p_Val2_2_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="14" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="1"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_2/19 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="p_Val2_2_cast_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="14" slack="0"/>
<pin id="1109" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_2_cast/19 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp_53_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="4" slack="0"/>
<pin id="1114" dir="0" index="1" bw="15" slack="0"/>
<pin id="1115" dir="0" index="2" bw="5" slack="0"/>
<pin id="1116" dir="0" index="3" bw="5" slack="0"/>
<pin id="1117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/19 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="icmp1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="4" slack="0"/>
<pin id="1124" dir="0" index="1" bw="4" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/19 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_1_i_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="15" slack="0"/>
<pin id="1130" dir="0" index="1" bw="15" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/19 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_38_cast_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="2" slack="0"/>
<pin id="1137" dir="0" index="2" bw="2" slack="0"/>
<pin id="1138" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38_cast/19 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_37_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="2" slack="0"/>
<pin id="1145" dir="0" index="2" bw="2" slack="0"/>
<pin id="1146" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/19 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_46_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="15" slack="4"/>
<pin id="1152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_46/19 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="p_Val2_3_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="15" slack="0"/>
<pin id="1156" dir="0" index="1" bw="2" slack="1"/>
<pin id="1157" dir="0" index="2" bw="1" slack="0"/>
<pin id="1158" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_3/20 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="p_Val2_3_cast_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="15" slack="0"/>
<pin id="1163" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_3_cast/20 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_47_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="15" slack="4"/>
<pin id="1168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_47/20 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_48_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="15" slack="4"/>
<pin id="1172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_48/21 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_49_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="14" slack="3"/>
<pin id="1176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/22 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="tmp_50_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="15" slack="3"/>
<pin id="1180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50/23 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="errors_load_load_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="0"/>
<pin id="1184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="errors_load/25 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_s_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="0"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="StgValue_248_store_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="0"/>
<pin id="1194" dir="0" index="1" bw="32" slack="0"/>
<pin id="1195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_248/25 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="lost_load_load_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="0"/>
<pin id="1200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lost_load/25 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tmp_26_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/25 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="StgValue_251_store_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="0"/>
<pin id="1210" dir="0" index="1" bw="32" slack="0"/>
<pin id="1211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_251/25 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="SBUS_data_addr_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="5" slack="1"/>
<pin id="1216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr "/>
</bind>
</comp>

<comp id="1219" class="1005" name="SBUS_data_addr_1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="5" slack="1"/>
<pin id="1221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="10"/>
<pin id="1226" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1229" class="1005" name="SBUS_data_load_1_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="9"/>
<pin id="1231" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="SBUS_data_load_1 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="SBUS_data_addr_2_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="1"/>
<pin id="1236" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_2 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="SBUS_data_load_2_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="8"/>
<pin id="1241" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="SBUS_data_load_2 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="SBUS_data_addr_3_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="5" slack="1"/>
<pin id="1247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_3 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="SBUS_data_load_3_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="7"/>
<pin id="1252" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="SBUS_data_load_3 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="SBUS_data_addr_4_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="1"/>
<pin id="1258" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_4 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="SBUS_data_load_4_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="8" slack="6"/>
<pin id="1263" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="SBUS_data_load_4 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="SBUS_data_addr_5_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="5" slack="1"/>
<pin id="1268" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_5 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="SBUS_data_load_5_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="8" slack="5"/>
<pin id="1273" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="SBUS_data_load_5 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="SBUS_data_addr_6_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="5" slack="1"/>
<pin id="1279" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_6 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="SBUS_data_load_6_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="4"/>
<pin id="1284" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="SBUS_data_load_6 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="SBUS_data_addr_7_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="5" slack="1"/>
<pin id="1290" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_7 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="SBUS_data_load_7_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="3"/>
<pin id="1295" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="SBUS_data_load_7 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="SBUS_data_addr_8_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="5" slack="1"/>
<pin id="1301" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_8 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="SBUS_data_load_8_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="8" slack="2"/>
<pin id="1306" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="SBUS_data_load_8 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="SBUS_data_addr_9_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="5" slack="1"/>
<pin id="1311" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_9 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="SBUS_data_load_9_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="1"/>
<pin id="1316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_load_9 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="SBUS_data_addr_11_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="5" slack="1"/>
<pin id="1321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_11 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="test_V_addr_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="12" slack="1"/>
<pin id="1326" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr "/>
</bind>
</comp>

<comp id="1329" class="1005" name="SBUS_data_addr_10_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="5" slack="1"/>
<pin id="1331" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_10 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="channels_1_load_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="11" slack="1"/>
<pin id="1336" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="channels_1_load "/>
</bind>
</comp>

<comp id="1339" class="1005" name="channels_2_load_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="11" slack="1"/>
<pin id="1341" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="channels_2_load "/>
</bind>
</comp>

<comp id="1344" class="1005" name="channels_3_load_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="11" slack="1"/>
<pin id="1346" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="channels_3_load "/>
</bind>
</comp>

<comp id="1349" class="1005" name="channels_4_load_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="11" slack="1"/>
<pin id="1351" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="channels_4_load "/>
</bind>
</comp>

<comp id="1354" class="1005" name="channels_5_load_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="11" slack="1"/>
<pin id="1356" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="channels_5_load "/>
</bind>
</comp>

<comp id="1359" class="1005" name="or_cond_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="1"/>
<pin id="1361" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_6_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="11" slack="1"/>
<pin id="1365" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="tmp_12_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="11" slack="1"/>
<pin id="1370" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="tmp_14_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="11" slack="1"/>
<pin id="1375" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="tmp_17_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="11" slack="1"/>
<pin id="1380" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="tmp_25_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="11" slack="1"/>
<pin id="1385" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="tmp_31_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="11" slack="1"/>
<pin id="1390" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="tmp_46_cast_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="1"/>
<pin id="1395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46_cast "/>
</bind>
</comp>

<comp id="1398" class="1005" name="tmp_38_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="12"/>
<pin id="1400" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_152_1_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="11" slack="1"/>
<pin id="1404" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_152_1 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_48_cast_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="1"/>
<pin id="1409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48_cast "/>
</bind>
</comp>

<comp id="1412" class="1005" name="test_V_addr_1_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="12" slack="1"/>
<pin id="1414" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_1 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="p_Val2_8_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="15" slack="1"/>
<pin id="1419" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp_152_2_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="11" slack="1"/>
<pin id="1425" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_152_2 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="tmp_50_cast_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="32" slack="1"/>
<pin id="1430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50_cast "/>
</bind>
</comp>

<comp id="1433" class="1005" name="test_V_addr_2_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="12" slack="1"/>
<pin id="1435" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_2 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="p_Val2_9_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="15" slack="1"/>
<pin id="1440" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp_152_3_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="11" slack="1"/>
<pin id="1446" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_152_3 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="tmp_52_cast_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="1"/>
<pin id="1451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52_cast "/>
</bind>
</comp>

<comp id="1454" class="1005" name="test_V_addr_3_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="12" slack="1"/>
<pin id="1456" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_3 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="p_Val2_s_10_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="15" slack="1"/>
<pin id="1461" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_10 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="tmp_148_4_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="11" slack="1"/>
<pin id="1467" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_148_4 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="tmp_54_cast_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="1"/>
<pin id="1472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54_cast "/>
</bind>
</comp>

<comp id="1475" class="1005" name="test_V_addr_4_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="12" slack="1"/>
<pin id="1477" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_4 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="p_Val2_1_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="15" slack="1"/>
<pin id="1482" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="tmp_150_5_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="11" slack="1"/>
<pin id="1488" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_150_5 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="tmp_56_cast_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="1"/>
<pin id="1493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56_cast "/>
</bind>
</comp>

<comp id="1496" class="1005" name="test_V_addr_5_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="12" slack="1"/>
<pin id="1498" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_5 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="icmp_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="1"/>
<pin id="1503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1506" class="1005" name="tmp_45_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="test_V_addr_6_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="12" slack="1"/>
<pin id="1513" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_6 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="p_Val2_2_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="14" slack="3"/>
<pin id="1518" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_37_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="2" slack="1"/>
<pin id="1523" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="tmp_46_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="test_V_addr_7_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="12" slack="1"/>
<pin id="1533" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_7 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="p_Val2_3_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="15" slack="3"/>
<pin id="1538" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="tmp_47_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="1"/>
<pin id="1543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="test_V_addr_8_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="12" slack="1"/>
<pin id="1548" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_8 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="tmp_48_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="1"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="test_V_addr_9_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="12" slack="1"/>
<pin id="1558" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_9 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="tmp_49_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="1"/>
<pin id="1563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="test_V_addr_10_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="12" slack="1"/>
<pin id="1568" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_10 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="tmp_50_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="1"/>
<pin id="1573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="test_V_addr_11_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="12" slack="1"/>
<pin id="1578" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="test_V_addr_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="108" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="196"><net_src comp="112" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="114" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="205"><net_src comp="112" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="114" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="214"><net_src comp="112" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="114" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="223"><net_src comp="112" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="114" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="232"><net_src comp="112" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="114" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="241"><net_src comp="112" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="114" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="244"><net_src comp="140" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="250"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="259" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="273"><net_src comp="0" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="276"><net_src comp="268" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="300"><net_src comp="0" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="295" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="309"><net_src comp="0" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="313" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="322" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="336"><net_src comp="0" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="339"><net_src comp="331" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="345"><net_src comp="0" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="348"><net_src comp="340" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="354"><net_src comp="4" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="22" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="0" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="22" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="46" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="357" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="371"><net_src comp="349" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="4" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="22" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="372" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="386"><net_src comp="4" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="22" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="28" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="381" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="395"><net_src comp="4" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="390" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="404"><net_src comp="4" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="407"><net_src comp="399" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="413"><net_src comp="4" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="22" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="34" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="416"><net_src comp="408" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="422"><net_src comp="4" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="36" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="425"><net_src comp="417" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="431"><net_src comp="4" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="22" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="434"><net_src comp="426" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="440"><net_src comp="4" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="40" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="443"><net_src comp="435" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="449"><net_src comp="4" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="22" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="42" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="452"><net_src comp="444" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="458"><net_src comp="4" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="22" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="142" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="461"><net_src comp="453" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="467"><net_src comp="4" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="22" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="144" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="470"><net_src comp="462" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="498"><net_src comp="492" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="508"><net_src comp="502" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="518"><net_src comp="512" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="528"><net_src comp="522" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="534"><net_src comp="104" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="106" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="536"><net_src comp="110" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="253" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="26" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="6" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="551"><net_src comp="8" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="10" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="12" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="14" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="16" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="253" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="48" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="587"><net_src comp="50" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="582" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="594"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="6" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="52" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="54" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="604"><net_src comp="56" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="613"><net_src comp="58" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="596" pin="4"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="8" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="628"><net_src comp="60" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="62" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="630"><net_src comp="56" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="634"><net_src comp="622" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="64" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="66" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="650"><net_src comp="68" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="66" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="631" pin="1"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="635" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="70" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="642" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="653" pin="2"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="10" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="679"><net_src comp="72" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="74" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="681"><net_src comp="56" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="690"><net_src comp="76" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="673" pin="4"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="685" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="12" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="705"><net_src comp="78" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="80" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="707"><net_src comp="56" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="716"><net_src comp="82" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="708" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="699" pin="4"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="711" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="14" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="84" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="56" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="735"><net_src comp="725" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="86" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="88" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="751"><net_src comp="90" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="88" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="732" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="758"><net_src comp="746" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="736" pin="3"/><net_sink comp="754" pin=1"/></net>

<net id="765"><net_src comp="92" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="743" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="754" pin="2"/><net_sink comp="760" pin=2"/></net>

<net id="772"><net_src comp="760" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="16" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="474" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="94" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="474" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="96" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="774" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="94" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="96" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="774" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="780" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="786" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="474" pin="4"/><net_sink comp="800" pin=2"/></net>

<net id="813"><net_src comp="98" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="474" pin="4"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="100" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="808" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="826"><net_src comp="84" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="253" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="102" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="483" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="94" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="483" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="96" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="846"><net_src comp="829" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="94" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="96" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="853"><net_src comp="829" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="835" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="860"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="841" pin="3"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="483" pin="4"/><net_sink comp="855" pin=2"/></net>

<net id="868"><net_src comp="98" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="483" pin="4"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="100" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="874"><net_src comp="863" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="880"><net_src comp="489" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="94" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="489" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="96" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="893"><net_src comp="876" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="94" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="96" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="876" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="882" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="888" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="489" pin="1"/><net_sink comp="902" pin=2"/></net>

<net id="915"><net_src comp="98" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="489" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="100" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="921"><net_src comp="910" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="926"><net_src comp="923" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="931"><net_src comp="499" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="94" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="499" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="96" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="944"><net_src comp="927" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="94" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="946"><net_src comp="96" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="951"><net_src comp="927" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="933" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="939" pin="3"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="499" pin="1"/><net_sink comp="953" pin=2"/></net>

<net id="966"><net_src comp="98" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="499" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="100" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="972"><net_src comp="961" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="977"><net_src comp="974" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="982"><net_src comp="509" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="94" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="509" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="96" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="995"><net_src comp="978" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="94" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="96" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1002"><net_src comp="978" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="984" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1009"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="990" pin="3"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="509" pin="1"/><net_sink comp="1004" pin=2"/></net>

<net id="1017"><net_src comp="98" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="509" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="100" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1023"><net_src comp="1012" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1028"><net_src comp="1025" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1033"><net_src comp="519" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="94" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="519" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="96" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1046"><net_src comp="1029" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="94" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="96" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1053"><net_src comp="1029" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="1035" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1060"><net_src comp="1049" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="1041" pin="3"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="519" pin="1"/><net_sink comp="1055" pin=2"/></net>

<net id="1068"><net_src comp="98" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="519" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="100" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1074"><net_src comp="1063" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1079"><net_src comp="1076" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1086"><net_src comp="116" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="529" pin="3"/><net_sink comp="1080" pin=1"/></net>

<net id="1088"><net_src comp="118" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1089"><net_src comp="120" pin="0"/><net_sink comp="1080" pin=3"/></net>

<net id="1094"><net_src comp="1080" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="122" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1099"><net_src comp="1096" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1105"><net_src comp="124" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="100" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1110"><net_src comp="1100" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1118"><net_src comp="126" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="529" pin="3"/><net_sink comp="1112" pin=1"/></net>

<net id="1120"><net_src comp="128" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1121"><net_src comp="120" pin="0"/><net_sink comp="1112" pin=3"/></net>

<net id="1126"><net_src comp="1112" pin="4"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="130" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="529" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="132" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1139"><net_src comp="1122" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="66" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="134" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1147"><net_src comp="1128" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1148"><net_src comp="1134" pin="3"/><net_sink comp="1142" pin=1"/></net>

<net id="1149"><net_src comp="136" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1153"><net_src comp="1150" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1159"><net_src comp="138" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="100" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1164"><net_src comp="1154" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1169"><net_src comp="1166" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1173"><net_src comp="1170" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1177"><net_src comp="1174" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1181"><net_src comp="1178" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1185"><net_src comp="20" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1190"><net_src comp="1182" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="74" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1196"><net_src comp="1186" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="20" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1201"><net_src comp="18" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1206"><net_src comp="1198" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="74" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="1202" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="18" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1217"><net_src comp="245" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1222"><net_src comp="259" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1227"><net_src comp="537" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1232"><net_src comp="253" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1237"><net_src comp="268" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1242"><net_src comp="253" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1244"><net_src comp="1239" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1248"><net_src comp="277" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1253"><net_src comp="253" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1259"><net_src comp="286" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1264"><net_src comp="253" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1269"><net_src comp="295" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1274"><net_src comp="253" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1280"><net_src comp="304" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1285"><net_src comp="253" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1291"><net_src comp="313" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1296"><net_src comp="253" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1302"><net_src comp="322" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1307"><net_src comp="253" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1312"><net_src comp="331" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1317"><net_src comp="253" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1322"><net_src comp="340" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1327"><net_src comp="349" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1332"><net_src comp="357" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1337"><net_src comp="548" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1342"><net_src comp="552" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1347"><net_src comp="556" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1352"><net_src comp="560" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1357"><net_src comp="564" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1362"><net_src comp="574" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1366"><net_src comp="608" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1371"><net_src comp="659" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1376"><net_src comp="685" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1381"><net_src comp="711" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1386"><net_src comp="760" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1391"><net_src comp="800" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1396"><net_src comp="816" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1401"><net_src comp="821" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1405"><net_src comp="855" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1410"><net_src comp="871" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1415"><net_src comp="372" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1420"><net_src comp="529" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1422"><net_src comp="1417" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1426"><net_src comp="902" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1431"><net_src comp="918" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1436"><net_src comp="381" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1441"><net_src comp="529" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1447"><net_src comp="953" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1452"><net_src comp="969" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1457"><net_src comp="390" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1462"><net_src comp="529" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1468"><net_src comp="1004" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1473"><net_src comp="1020" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1478"><net_src comp="399" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1483"><net_src comp="529" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1489"><net_src comp="1055" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1494"><net_src comp="1071" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1499"><net_src comp="408" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1504"><net_src comp="1090" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1509"><net_src comp="1096" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1514"><net_src comp="417" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1519"><net_src comp="1100" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1524"><net_src comp="1142" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1529"><net_src comp="1150" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1534"><net_src comp="426" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1539"><net_src comp="1154" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1544"><net_src comp="1166" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1549"><net_src comp="435" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1554"><net_src comp="1170" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1559"><net_src comp="444" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1564"><net_src comp="1174" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1569"><net_src comp="453" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1574"><net_src comp="1178" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1579"><net_src comp="462" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="366" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_r | {14 15 16 17 18 19 20 21 22 23 24 25 }
	Port: test_V | {12 13 14 15 16 17 18 19 20 21 22 23 24 }
	Port: channels_0 | {12 }
	Port: channels_1 | {12 }
	Port: channels_2 | {12 }
	Port: channels_3 | {12 }
	Port: channels_4 | {12 }
	Port: channels_5 | {12 }
	Port: lost | {25 }
	Port: errors | {25 }
 - Input state : 
	Port: rcReceiver : SBUS_data | {1 2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: rcReceiver : channels_0 | {12 }
	Port: rcReceiver : channels_1 | {12 }
	Port: rcReceiver : channels_2 | {12 }
	Port: rcReceiver : channels_3 | {12 }
	Port: rcReceiver : channels_4 | {12 }
	Port: rcReceiver : channels_5 | {12 }
	Port: rcReceiver : lost | {25 }
	Port: rcReceiver : errors | {25 }
  - Chain level:
	State 1
		SBUS_data_load : 1
	State 2
		SBUS_data_load_1 : 1
		tmp : 1
	State 3
		SBUS_data_load_2 : 1
	State 4
		SBUS_data_load_3 : 1
	State 5
		SBUS_data_load_4 : 1
	State 6
		SBUS_data_load_5 : 1
	State 7
		SBUS_data_load_6 : 1
	State 8
		SBUS_data_load_7 : 1
	State 9
		SBUS_data_load_8 : 1
	State 10
		SBUS_data_load_9 : 1
	State 11
		SBUS_data_load_11 : 1
	State 12
		SBUS_data_load_10 : 1
		tmp_9 : 1
		or_cond : 2
		StgValue_71 : 2
		tmp_2 : 1
		StgValue_75 : 2
		tmp_6 : 1
		StgValue_79 : 2
		tmp_4 : 1
		tmp_1 : 2
		tmp_11 : 3
		tmp_12 : 3
		StgValue_87 : 4
		tmp_14 : 1
		StgValue_91 : 2
		tmp_17 : 1
		StgValue_95 : 2
		tmp_19 : 1
		tmp_22 : 2
		tmp_24 : 3
		tmp_25 : 3
		StgValue_103 : 4
		p_Val2_s : 2
		tmp_28 : 3
		tmp_29 : 3
		p_channels_load_cast : 4
		tmp_30 : 4
		tmp_31 : 4
		tmp_39 : 3
		tmp_46_cast : 4
		StgValue_113 : 5
	State 13
		tmp_38 : 1
		StgValue_116 : 2
		tmp_143_1 : 1
		tmp_147_1 : 1
		p_channels_load_3_1_c : 2
		tmp_32 : 2
		tmp_152_1 : 2
		tmp_40 : 1
		tmp_48_cast : 2
		StgValue_132 : 3
	State 14
		p_channels_load_3_2_c : 1
		tmp_33 : 1
		tmp_152_2 : 1
		tmp_50_cast : 1
		StgValue_145 : 2
	State 15
		StgValue_147 : 1
		p_channels_load_3_3_c : 1
		tmp_34 : 1
		tmp_152_3 : 1
		tmp_52_cast : 1
		StgValue_159 : 2
	State 16
		StgValue_161 : 1
		p_channels_load_1_4_c : 1
		tmp_35 : 1
		tmp_148_4 : 1
		tmp_54_cast : 1
		StgValue_173 : 2
	State 17
		StgValue_175 : 1
		p_channels_load_2_5_c : 1
		tmp_36 : 1
		tmp_150_5 : 1
		tmp_56_cast : 1
		StgValue_187 : 2
	State 18
		StgValue_189 : 1
		tmp_52 : 1
		icmp : 2
		StgValue_197 : 1
	State 19
		p_Val2_2_cast : 1
		StgValue_201 : 2
		tmp_53 : 1
		icmp1 : 2
		tmp_1_i : 1
		tmp_38_cast : 3
		tmp_37 : 4
		StgValue_210 : 1
	State 20
		p_Val2_3_cast : 1
		StgValue_213 : 2
		StgValue_217 : 1
	State 21
		StgValue_222 : 1
	State 22
		StgValue_227 : 1
	State 23
		StgValue_232 : 1
	State 24
	State 25
		tmp_s : 1
		StgValue_248 : 2
		tmp_26 : 1
		StgValue_251 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_537          |    0    |    0    |    11   |
|          |          tmp_9_fu_568         |    0    |    0    |    11   |
|          |         tmp_28_fu_774         |    0    |    0    |    13   |
|          |         tmp_29_fu_780         |    0    |    0    |    13   |
|          |        tmp_143_1_fu_829       |    0    |    0    |    13   |
|          |        tmp_147_1_fu_835       |    0    |    0    |    13   |
|          |        tmp_143_2_fu_876       |    0    |    0    |    13   |
|          |        tmp_147_2_fu_882       |    0    |    0    |    13   |
|   icmp   |        tmp_143_3_fu_927       |    0    |    0    |    13   |
|          |        tmp_147_3_fu_933       |    0    |    0    |    13   |
|          |        tmp_138_4_fu_978       |    0    |    0    |    13   |
|          |        tmp_140_4_fu_984       |    0    |    0    |    13   |
|          |       tmp_141_5_fu_1029       |    0    |    0    |    13   |
|          |       tmp_146_5_fu_1035       |    0    |    0    |    13   |
|          |          icmp_fu_1090         |    0    |    0    |    9    |
|          |         icmp1_fu_1122         |    0    |    0    |    9    |
|          |        tmp_1_i_fu_1128        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  p_channels_load_cast_fu_786  |    0    |    0    |    11   |
|          |         tmp_31_fu_800         |    0    |    0    |    11   |
|          |  p_channels_load_3_1_c_fu_841 |    0    |    0    |    11   |
|          |        tmp_152_1_fu_855       |    0    |    0    |    11   |
|          |  p_channels_load_3_2_c_fu_888 |    0    |    0    |    11   |
|          |        tmp_152_2_fu_902       |    0    |    0    |    11   |
|  select  |  p_channels_load_3_3_c_fu_939 |    0    |    0    |    11   |
|          |        tmp_152_3_fu_953       |    0    |    0    |    11   |
|          |  p_channels_load_1_4_c_fu_990 |    0    |    0    |    11   |
|          |       tmp_148_4_fu_1004       |    0    |    0    |    11   |
|          | p_channels_load_2_5_c_fu_1041 |    0    |    0    |    11   |
|          |       tmp_150_5_fu_1055       |    0    |    0    |    11   |
|          |      tmp_38_cast_fu_1134      |    0    |    0    |    2    |
|          |         tmp_37_fu_1142        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   call   |     grp_scaleRange_fu_529     |    5    |    30   |    69   |
|----------|-------------------------------|---------|---------|---------|
|    add   |         tmp_s_fu_1186         |    0    |    0    |    39   |
|          |         tmp_26_fu_1202        |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_11_fu_653         |    0    |    0    |    10   |
|          |         tmp_24_fu_754         |    0    |    0    |    9    |
|          |         tmp_30_fu_794         |    0    |    0    |    2    |
|    or    |         tmp_32_fu_849         |    0    |    0    |    2    |
|          |         tmp_33_fu_896         |    0    |    0    |    2    |
|          |         tmp_34_fu_947         |    0    |    0    |    2    |
|          |         tmp_35_fu_998         |    0    |    0    |    2    |
|          |         tmp_36_fu_1049        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |         or_cond_fu_574        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_182     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |   StgValue_147_write_fu_190   |    0    |    0    |    0    |
|          |   StgValue_161_write_fu_199   |    0    |    0    |    0    |
|   write  |   StgValue_175_write_fu_208   |    0    |    0    |    0    |
|          |   StgValue_189_write_fu_217   |    0    |    0    |    0    |
|          |   StgValue_201_write_fu_226   |    0    |    0    |    0    |
|          |   StgValue_213_write_fu_235   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_3_fu_579         |    0    |    0    |    0    |
|          |         tmp_10_fu_605         |    0    |    0    |    0    |
|   trunc  |         tmp_15_fu_642         |    0    |    0    |    0    |
|          |         tmp_18_fu_682         |    0    |    0    |    0    |
|          |         tmp_20_fu_708         |    0    |    0    |    0    |
|          |         tmp_27_fu_743         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_2_fu_582         |    0    |    0    |    0    |
|          |          tmp_6_fu_608         |    0    |    0    |    0    |
|          |          tmp_5_fu_635         |    0    |    0    |    0    |
|          |          tmp_1_fu_645         |    0    |    0    |    0    |
|          |         tmp_12_fu_659         |    0    |    0    |    0    |
|          |         tmp_14_fu_685         |    0    |    0    |    0    |
|          |         tmp_17_fu_711         |    0    |    0    |    0    |
|          |         tmp_21_fu_736         |    0    |    0    |    0    |
|bitconcatenate|         tmp_22_fu_746         |    0    |    0    |    0    |
|          |         tmp_25_fu_760         |    0    |    0    |    0    |
|          |         tmp_39_fu_808         |    0    |    0    |    0    |
|          |         tmp_40_fu_863         |    0    |    0    |    0    |
|          |         tmp_41_fu_910         |    0    |    0    |    0    |
|          |         tmp_42_fu_961         |    0    |    0    |    0    |
|          |         tmp_43_fu_1012        |    0    |    0    |    0    |
|          |         tmp_44_fu_1063        |    0    |    0    |    0    |
|          |        p_Val2_2_fu_1100       |    0    |    0    |    0    |
|          |        p_Val2_3_fu_1154       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_7_fu_596         |    0    |    0    |    0    |
|          |          tmp_8_fu_622         |    0    |    0    |    0    |
|partselect|         tmp_13_fu_673         |    0    |    0    |    0    |
|          |         tmp_16_fu_699         |    0    |    0    |    0    |
|          |         tmp_52_fu_1080        |    0    |    0    |    0    |
|          |         tmp_53_fu_1112        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_4_fu_631         |    0    |    0    |    0    |
|          |         tmp_19_fu_732         |    0    |    0    |    0    |
|          |       tmp_46_cast_fu_816      |    0    |    0    |    0    |
|          |       tmp_48_cast_fu_871      |    0    |    0    |    0    |
|          |       tmp_50_cast_fu_918      |    0    |    0    |    0    |
|   zext   |       tmp_52_cast_fu_969      |    0    |    0    |    0    |
|          |      tmp_54_cast_fu_1020      |    0    |    0    |    0    |
|          |      tmp_56_cast_fu_1071      |    0    |    0    |    0    |
|          |     p_Val2_2_cast_fu_1107     |    0    |    0    |    0    |
|          |     p_Val2_3_cast_fu_1161     |    0    |    0    |    0    |
|          |         tmp_49_fu_1174        |    0    |    0    |    0    |
|          |         tmp_50_fu_1178        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|         tmp_23_fu_725         |    0    |    0    |    0    |
|          |         tmp_38_fu_821         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        p_Val2_4_fu_923        |    0    |    0    |    0    |
|          |        p_Val2_5_fu_974        |    0    |    0    |    0    |
|          |        p_Val2_6_fu_1025       |    0    |    0    |    0    |
|   sext   |        p_Val2_7_fu_1076       |    0    |    0    |    0    |
|          |         tmp_45_fu_1096        |    0    |    0    |    0    |
|          |         tmp_46_fu_1150        |    0    |    0    |    0    |
|          |         tmp_47_fu_1166        |    0    |    0    |    0    |
|          |         tmp_48_fu_1170        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |    30   |   525   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|SBUS_data_addr_10_reg_1329|    5   |
|SBUS_data_addr_11_reg_1319|    5   |
| SBUS_data_addr_1_reg_1219|    5   |
| SBUS_data_addr_2_reg_1234|    5   |
| SBUS_data_addr_3_reg_1245|    5   |
| SBUS_data_addr_4_reg_1256|    5   |
| SBUS_data_addr_5_reg_1266|    5   |
| SBUS_data_addr_6_reg_1277|    5   |
| SBUS_data_addr_7_reg_1288|    5   |
| SBUS_data_addr_8_reg_1299|    5   |
| SBUS_data_addr_9_reg_1309|    5   |
|  SBUS_data_addr_reg_1214 |    5   |
| SBUS_data_load_1_reg_1229|    8   |
| SBUS_data_load_2_reg_1239|    8   |
| SBUS_data_load_3_reg_1250|    8   |
| SBUS_data_load_4_reg_1261|    8   |
| SBUS_data_load_5_reg_1271|    8   |
| SBUS_data_load_6_reg_1282|    8   |
| SBUS_data_load_7_reg_1293|    8   |
| SBUS_data_load_8_reg_1304|    8   |
| SBUS_data_load_9_reg_1314|    8   |
| channels_1_load_reg_1334 |   11   |
| channels_2_load_reg_1339 |   11   |
| channels_3_load_reg_1344 |   11   |
| channels_4_load_reg_1349 |   11   |
| channels_5_load_reg_1354 |   11   |
|       icmp_reg_1501      |    1   |
|     or_cond_reg_1359     |    1   |
|     p_Val2_10_reg_480    |   11   |
|     p_Val2_11_reg_489    |   11   |
|     p_Val2_12_reg_499    |   11   |
|     p_Val2_13_reg_509    |   11   |
|     p_Val2_14_reg_519    |   11   |
|     p_Val2_1_reg_1480    |   15   |
|     p_Val2_2_reg_1516    |   14   |
|     p_Val2_3_reg_1536    |   15   |
|     p_Val2_8_reg_1417    |   15   |
|     p_Val2_9_reg_1438    |   15   |
|   p_Val2_s_10_reg_1459   |   15   |
|     p_Val2_s_reg_471     |   11   |
|  test_V_addr_10_reg_1566 |   12   |
|  test_V_addr_11_reg_1576 |   12   |
|  test_V_addr_1_reg_1412  |   12   |
|  test_V_addr_2_reg_1433  |   12   |
|  test_V_addr_3_reg_1454  |   12   |
|  test_V_addr_4_reg_1475  |   12   |
|  test_V_addr_5_reg_1496  |   12   |
|  test_V_addr_6_reg_1511  |   12   |
|  test_V_addr_7_reg_1531  |   12   |
|  test_V_addr_8_reg_1546  |   12   |
|  test_V_addr_9_reg_1556  |   12   |
|   test_V_addr_reg_1324   |   12   |
|      tmp_12_reg_1368     |   11   |
|    tmp_148_4_reg_1465    |   11   |
|      tmp_14_reg_1373     |   11   |
|    tmp_150_5_reg_1486    |   11   |
|    tmp_152_1_reg_1402    |   11   |
|    tmp_152_2_reg_1423    |   11   |
|    tmp_152_3_reg_1444    |   11   |
|      tmp_17_reg_1378     |   11   |
|      tmp_25_reg_1383     |   11   |
|      tmp_31_reg_1388     |   11   |
|      tmp_37_reg_1521     |    2   |
|      tmp_38_reg_1398     |    1   |
|      tmp_45_reg_1506     |   32   |
|   tmp_46_cast_reg_1393   |   32   |
|      tmp_46_reg_1526     |   32   |
|      tmp_47_reg_1541     |   32   |
|   tmp_48_cast_reg_1407   |   32   |
|      tmp_48_reg_1551     |   32   |
|      tmp_49_reg_1561     |   32   |
|   tmp_50_cast_reg_1428   |   32   |
|      tmp_50_reg_1571     |   32   |
|   tmp_52_cast_reg_1449   |   32   |
|   tmp_54_cast_reg_1470   |   32   |
|   tmp_56_cast_reg_1491   |   32   |
|      tmp_6_reg_1363      |   11   |
|       tmp_reg_1224       |    1   |
+--------------------------+--------+
|           Total          |   997  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_182 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_253   |  p0  |  24  |   5  |   120  ||   113   |
|   grp_access_fu_366   |  p0  |  24  |  12  |   288  ||   113   |
|   grp_access_fu_366   |  p1  |  24  |  32  |   768  ||   113   |
| grp_scaleRange_fu_529 |  p1  |   6  |  11  |   66   ||    33   |
| grp_scaleRange_fu_529 |  p2  |   2  |  14  |   28   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  1272  ||  12.891 ||   372   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   30   |   525  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   372  |
|  Register |    -   |    -   |   997  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |  1027  |   897  |
+-----------+--------+--------+--------+--------+
