============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 05 2025  01:45:59 pm
  Module:                 square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-12 ps) Late External Delay Assertion at pin ready_o
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) ready_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     600          100     
                                              
      Output Delay:-     300                  
       Uncertainty:-      50                  
     Required Time:=     250                  
      Launch Clock:-     100                  
         Data Path:-     162                  
             Slack:=     -12                  

Exceptions/Constraints:
  output_delay             300             square_root.sdc_line_35 

#------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[1]/CK -       -     R     (arrival)     56    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[1]/Q  -       CK->Q R     DFFRHQX4       3 11.5    22    56     156    (-,-) 
  g13015/Y                            -       A->Y  R     BUFX16         7 23.5    15    25     181    (-,-) 
  g12998/Y                            -       A->Y  F     CLKINVX6       4 13.9    18    14     195    (-,-) 
  g12997/Y                            -       A->Y  R     INVX8          2  8.0    10     9     204    (-,-) 
  g12996/Y                            -       A->Y  F     INVX6          1  3.8     7     7     212    (-,-) 
  g12956__7410/Y                      -       B->Y  F     OR2X6          1 47.9    55    50     262    (-,-) 
  ready_o                             <<<     -     F     (port)         -    -     -     0     262    (-,-) 
#------------------------------------------------------------------------------------------------------------

