// Seed: 4137567683
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  assign id_5 = 1;
  logic id_6;
  assign id_4 = id_1;
  logic id_7 = 1;
  assign id_5 = id_0;
endmodule
