head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.8
	binutils-2_24-branchpoint:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.6
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.4
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.2
	binutils-2_22-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.02.15.32.09;	author nathan;	state Exp;
branches;
next	;


desc
@@


1.1
log
@	gas/
	* config/tc-arm.c (parse_address_main): Handle -0 offsets.
	(encode_arm_addr_mode_2): Set default sign of zero here ...
	(encode_arm_addr_mode_3): ... and here.
	(encode_arm_cp_address): ... and here.
	(md_apply_fix): Use default sign of zero here.

	gas/testsuite/
	* gas/arm/inst.d: Adjust for signed zero offsets.
	* gas/arm/ldst-offset0.d: New test.
	* gas/arm/ldst-offset0.s: New test.
	* gas/arm/offset-1.d: New test.
	* gas/arm/offset-1.s: New test.

	ld/testsuite/
	Adjust tests for zero offset formatting.
	* ld-arm/cortex-a8-fix-bcc-plt.d: Adjust.
	* ld-arm/farcall-arm-arm-pic-veneer.d: Adjust.
	* ld-arm/farcall-arm-thumb.d: Adjust.
	* ld-arm/farcall-group-size2.d: Adjust.
	* ld-arm/farcall-group.d: Adjust.
	* ld-arm/farcall-mix.d: Adjust.
	* ld-arm/farcall-mix2.d: Adjust.
	* ld-arm/farcall-mixed-lib-v4t.d: Adjust.
	* ld-arm/farcall-mixed-lib.d: Adjust.
	* ld-arm/farcall-thumb-arm-blx-pic-veneer.d: Adjust.
	* ld-arm/farcall-thumb-arm-pic-veneer.d: Adjust.
	* ld-arm/farcall-thumb-thumb.d: Adjust.
	* ld-arm/ifunc-10.dd: Adjust.
	* ld-arm/ifunc-3.dd: Adjust.
	* ld-arm/ifunc-4.dd: Adjust.
	* ld-arm/ifunc-5.dd: Adjust.
	* ld-arm/ifunc-6.dd: Adjust.
	* ld-arm/ifunc-7.dd: Adjust.
	* ld-arm/ifunc-8.dd: Adjust.
	* ld-arm/jump-reloc-veneers-long.d: Adjust.
	* ld-arm/tls-longplt-lib.d: Adjust.
	* ld-arm/tls-thumb1.d: Adjust.

	opcodes/
	* arm-dis.c (print_insn_coprocessor): Explicitly print #-0
	as address offset.
	(print_arm_address): Likewise. Elide positive #0 appropriately.
	(print_insn_arm): Likewise.
@
text
@#objdump: -dr --prefix-addresses --show-raw-insn
#name: ARM load/store with 0 offset
#as:

# Test the standard ARM instructions:

.*: +file format .*arm.*

Disassembly of section .text:
0+000 <[^>]*> e5121000 	ldr	r1, \[r2, #-0\]
0+004 <[^>]*> e5121000 	ldr	r1, \[r2, #-0\]
0+008 <[^>]*> e5921000 	ldr	r1, \[r2\]
0+00c <[^>]*> e5921000 	ldr	r1, \[r2\]
0+010 <[^>]*> e5321000 	ldr	r1, \[r2, #-0\]!
0+014 <[^>]*> e5321000 	ldr	r1, \[r2, #-0\]!
0+018 <[^>]*> e5b21000 	ldr	r1, \[r2, #0\]!
0+01c <[^>]*> e5b21000 	ldr	r1, \[r2, #0\]!
0+020 <[^>]*> e4121000 	ldr	r1, \[r2\], #-0
0+024 <[^>]*> e4121000 	ldr	r1, \[r2\], #-0
0+028 <[^>]*> e4921000 	ldr	r1, \[r2\], #0
0+02c <[^>]*> e4921000 	ldr	r1, \[r2\], #0
0+030 <[^>]*> e5b21000 	ldr	r1, \[r2, #0\]!
0+034 <[^>]*> e5921000 	ldr	r1, \[r2\]
0+038 <[^>]*> e4f21000 	ldrbt	r1, \[r2\], #0
0+03c <[^>]*> e4721000 	ldrbt	r1, \[r2\], #-0
0+040 <[^>]*> e4f21000 	ldrbt	r1, \[r2\], #0
0+044 <[^>]*> 5d565300 	ldclpl	3, cr5, \[r6, #-0\]
0+048 <[^>]*> 5dd65300 	ldclpl	3, cr5, \[r6\]
0+04c <[^>]*> e5021000 	str	r1, \[r2, #-0\]
0+050 <[^>]*> e5021000 	str	r1, \[r2, #-0\]
0+054 <[^>]*> e5821000 	str	r1, \[r2\]
0+058 <[^>]*> e5821000 	str	r1, \[r2\]
0+05c <[^>]*> e5221000 	str	r1, \[r2, #-0\]!
0+060 <[^>]*> e5221000 	str	r1, \[r2, #-0\]!
0+064 <[^>]*> e5a21000 	str	r1, \[r2, #0\]!
0+068 <[^>]*> e5a21000 	str	r1, \[r2, #0\]!
0+06c <[^>]*> e4021000 	str	r1, \[r2\], #-0
0+070 <[^>]*> e4021000 	str	r1, \[r2\], #-0
0+074 <[^>]*> e4821000 	str	r1, \[r2\], #0
0+078 <[^>]*> e4821000 	str	r1, \[r2\], #0
0+07c <[^>]*> e5a21000 	str	r1, \[r2, #0\]!
0+080 <[^>]*> e5821000 	str	r1, \[r2\]
0+084 <[^>]*> e4e21000 	strbt	r1, \[r2\], #0
0+088 <[^>]*> e4621000 	strbt	r1, \[r2\], #-0
0+08c <[^>]*> e4e21000 	strbt	r1, \[r2\], #0
0+090 <[^>]*> 5d465300 	stclpl	3, cr5, \[r6, #-0\]
0+094 <[^>]*> 5dc65300 	stclpl	3, cr5, \[r6\]
0+098 <[^>]*> e59f0004 	ldr	r0, \[pc, #4\]	; .*
0+09c <[^>]*> e59f0000 	ldr	r0, \[pc\]	; .*
0+0a0 <[^>]*> e51f0004 	ldr	r0, \[pc, #-4\]	; .*
0+0a4 <[^>]*> 00000000 	.word	0x00000000
@
