=====
SETUP
-1.112
9.290
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_6_s0
9.290
=====
SETUP
-1.112
9.290
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_8_s0
9.290
=====
SETUP
-1.112
9.290
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_9_s0
9.290
=====
SETUP
-1.105
9.282
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_1_s0
9.282
=====
SETUP
-1.105
9.282
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_2_s0
9.282
=====
SETUP
-1.105
9.282
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_4_s0
9.282
=====
SETUP
-1.105
9.282
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_5_s0
9.282
=====
SETUP
-0.730
8.907
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_3_s0
8.907
=====
SETUP
-0.730
8.907
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_7_s0
8.907
=====
SETUP
-0.401
8.222
7.821
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/sample_counter_0_s4
7.400
8.222
SPI_MCP3202/sample_counter_0_s1
8.222
=====
SETUP
-0.362
8.540
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_11_s0
8.540
=====
SETUP
-0.362
8.540
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n32_s4
3.301
4.333
SPI_MCP3202/n32_s3
4.338
5.370
SPI_MCP3202/n32_s2
6.175
6.977
SPI_MCP3202/n32_s1
7.400
8.202
SPI_MCP3202/sample_counter_10_s0
8.540
=====
SETUP
0.173
7.648
7.821
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n296_s7
1.705
2.331
SPI_MCP3202/n257_s8
3.141
4.240
SPI_MCP3202/n257_s6
5.061
6.122
SPI_MCP3202/r_CS_s12
6.549
7.648
SPI_MCP3202/r_CS_s10
7.648
=====
SETUP
0.173
7.648
7.821
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n296_s7
1.705
2.331
SPI_MCP3202/n257_s8
3.141
4.240
SPI_MCP3202/n257_s6
5.061
6.122
SPI_MCP3202/n303_s6
6.549
7.648
SPI_MCP3202/r_STATE_1_s1
7.648
=====
SETUP
0.244
7.577
7.821
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n296_s7
1.705
2.331
SPI_MCP3202/n257_s8
3.141
4.240
SPI_MCP3202/n257_s6
5.061
6.122
SPI_MCP3202/n257_s5
6.545
7.577
SPI_MCP3202/r_MOSI_s1
7.577
=====
SETUP
0.516
7.662
8.178
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n292_s9
2.518
3.144
SPI_MCP3202/n292_s7
3.155
4.254
SPI_MCP3202/n302_s7
5.070
5.892
SPI_MCP3202/n302_s5
5.897
6.958
SPI_MCP3202/r_DV_s1
7.662
=====
SETUP
0.600
7.578
8.178
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/r_STATE_1_s8
2.017
3.043
SPI_MCP3202/r_STATE_1_s6
3.462
4.284
SPI_MCP3202/r_STATE_1_s4
4.290
5.389
SPI_MCP3202/r_STATE_1_s3
5.394
6.455
SPI_MCP3202/r_STATE_0_s2
7.578
=====
SETUP
0.813
18.974
19.787
f18a_core_inst/inst_cpu/inst_gpu/byte_s0
0.244
0.702
f18a_core_inst/inst_cpu/inst_gpu/alu_da_13_s1
3.978
4.800
f18a_core_inst/inst_cpu/inst_gpu/n2523_s
7.409
8.454
f18a_core_inst/inst_cpu/inst_gpu/n2522_s
8.454
8.511
f18a_core_inst/inst_cpu/inst_gpu/n2521_s
8.511
8.568
f18a_core_inst/inst_cpu/inst_gpu/n2520_s
8.568
8.625
f18a_core_inst/inst_cpu/inst_gpu/n2519_s
8.625
8.682
f18a_core_inst/inst_cpu/inst_gpu/n2518_s
8.682
8.739
f18a_core_inst/inst_cpu/inst_gpu/n2517_s
8.739
8.796
f18a_core_inst/inst_cpu/inst_gpu/n2516_s
8.796
8.853
f18a_core_inst/inst_cpu/inst_gpu/n2515_s
8.853
8.910
f18a_core_inst/inst_cpu/inst_gpu/n2514_s
8.910
8.967
f18a_core_inst/inst_cpu/inst_gpu/n2513_s
8.967
9.024
f18a_core_inst/inst_cpu/inst_gpu/n2512_s
9.024
9.081
f18a_core_inst/inst_cpu/inst_gpu/n2511_s
9.081
9.644
f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s37
9.650
10.749
f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s36
11.569
12.668
f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s33
13.957
15.056
f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s28
15.393
16.492
f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s23
16.497
17.523
f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s20
17.942
18.974
f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0
18.974
=====
SETUP
0.888
6.933
7.821
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n303_s10
1.696
2.795
SPI_MCP3202/n304_s8
3.786
4.885
SPI_MCP3202/n304_s7
4.890
5.692
SPI_MCP3202/n304_s6
6.111
6.933
SPI_MCP3202/r_STATE_0_s2
6.933
=====
SETUP
0.893
6.929
7.821
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n296_s7
1.705
2.331
SPI_MCP3202/n257_s8
3.141
4.202
SPI_MCP3202/n256_s7
4.627
5.688
SPI_MCP3202/n256_s6
6.107
6.929
SPI_MCP3202/r_SCK_enable_s1
6.929
=====
SETUP
1.028
18.758
19.787
f18a_core_inst/inst_cpu/inst_gpu/byte_s0
0.244
0.702
f18a_core_inst/inst_cpu/inst_gpu/alu_sa_10_s1
3.987
4.809
f18a_core_inst/inst_cpu/inst_gpu/n2537_s1
7.908
8.458
f18a_core_inst/inst_cpu/inst_gpu/n2536_s1
8.458
8.515
f18a_core_inst/inst_cpu/inst_gpu/n2535_s1
8.515
8.572
f18a_core_inst/inst_cpu/inst_gpu/n2534_s1
8.572
8.629
f18a_core_inst/inst_cpu/inst_gpu/n2533_s1
8.629
8.686
f18a_core_inst/inst_cpu/inst_gpu/n2532_s1
8.686
8.743
f18a_core_inst/inst_cpu/inst_gpu/n2531_s1
8.743
9.306
f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s25
10.122
10.748
f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s19
11.552
12.651
f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s31
13.158
14.184
f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s38
14.603
15.702
f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s23
16.506
17.132
f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s20
17.936
18.758
f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0
18.758
=====
SETUP
1.056
19.087
20.144
f18a_core_inst/inst_tiles/layer_sel_r_s0
0.244
0.702
f18a_core_inst/inst_tiles/ctba_s_6_s0
6.285
6.911
f18a_core_inst/inst_tiles/ptrn_addr_s_6_s0
9.829
10.890
f18a_core_inst/inst_vram/addr_mux_6_s6
11.313
11.939
f18a_core_inst/inst_vram/addr_mux_6_s4
12.429
13.461
f18a_core_inst/inst_vram/addr_mux_6_s1
13.466
14.527
f18a_core_inst/inst_vram/addr_mux_6_s0
14.946
15.978
f18a_core_inst/inst_vram/inst_ram/ram_ram_0_0_s
19.087
=====
SETUP
1.195
6.983
8.178
SPI_MCP3202/r_STATE_1_s1
0.244
0.702
SPI_MCP3202/n303_s8
1.049
2.081
SPI_MCP3202/n292_s6
3.243
4.342
SPI_MCP3202/n294_s5
4.852
5.878
SPI_MCP3202/r_DATA_7_s0
6.983
=====
SETUP
1.196
6.981
8.178
SPI_MCP3202/r_STATE_1_s1
0.244
0.702
SPI_MCP3202/n303_s8
1.049
2.081
SPI_MCP3202/n292_s6
3.243
4.342
SPI_MCP3202/n299_s5
5.169
6.195
SPI_MCP3202/r_DATA_2_s0
6.981
=====
SETUP
1.349
6.828
8.178
SPI_MCP3202/r_STATE_1_s1
0.244
0.702
SPI_MCP3202/n303_s8
1.049
2.081
SPI_MCP3202/n292_s6
3.243
4.304
SPI_MCP3202/n292_s5
4.731
5.757
SPI_MCP3202/r_DATA_9_s0
6.828
=====
HOLD
0.286
0.518
0.232
f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s
0.518
=====
HOLD
0.708
0.892
0.185
SPI_MCP3202/r_CS_s10
0.185
0.518
SPI_MCP3202/r_CS_s12
0.520
0.892
SPI_MCP3202/r_CS_s10
0.892
=====
HOLD
0.708
2.005
1.298
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
1.298
1.631
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n22_s2
1.633
2.005
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
2.005
=====
HOLD
0.708
0.892
0.185
hdmi/cy_8_s0
0.185
0.518
hdmi/n342_s1
0.520
0.892
hdmi/cy_8_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_sprites/shift_en_s0
0.185
0.518
f18a_core_inst/inst_sprites/n811_s6
0.520
0.892
f18a_core_inst/inst_sprites/shift_en_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_sprites/x_expand_2_s0
0.185
0.518
f18a_core_inst/inst_sprites/n438_s1
0.520
0.892
f18a_core_inst/inst_sprites/x_expand_2_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_sprites/active_cnt_2_s0
0.185
0.518
f18a_core_inst/inst_sprites/n519_s5
0.520
0.892
f18a_core_inst/inst_sprites/active_cnt_2_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_sprites/sprt_state_4_s0
0.185
0.518
f18a_core_inst/inst_sprites/n551_s7
0.520
0.892
f18a_core_inst/inst_sprites/sprt_state_4_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/bml_addr_r_0_s1
0.185
0.518
f18a_core_inst/inst_tiles/n804_s0
0.520
0.892
f18a_core_inst/inst_tiles/bml_addr_r_0_s1
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/bml_xloc_r_0_s0
0.185
0.518
f18a_core_inst/inst_tiles/bml_xloc_x_0_s8
0.520
0.892
f18a_core_inst/inst_tiles/bml_xloc_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0
0.185
0.518
f18a_core_inst/inst_tiles/n948_s0
0.520
0.892
f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n157_s6
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n156_s6
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/n2262_s0
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_x_2_s4
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_x_1_s4
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/n164_s0
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/data_port_mode_s0
0.185
0.518
f18a_core_inst/inst_cpu/n656_s5
0.520
0.892
f18a_core_inst/inst_cpu/data_port_mode_s0
0.892
=====
HOLD
0.708
1.436
0.728
gromtick_0_s0
0.728
1.061
n99_s2
1.064
1.436
gromtick_0_s0
1.436
=====
HOLD
0.709
0.893
0.185
SPI_MCP3202/SCK_counter_0_s0
0.185
0.518
SPI_MCP3202/n66_s2
0.521
0.893
SPI_MCP3202/SCK_counter_0_s0
0.893
=====
HOLD
0.709
0.893
0.185
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1
0.185
0.518
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s4
0.521
0.893
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1
0.893
=====
HOLD
0.709
0.893
0.185
hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0
0.185
0.518
hdmi/true_hdmi_output.packet_picker/n915_s0
0.521
0.893
hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0
0.893
=====
HOLD
0.709
0.893
0.185
hdmi/cx_0_s0
0.185
0.518
hdmi/n275_s2
0.521
0.893
hdmi/cx_0_s0
0.893
=====
HOLD
0.709
0.893
0.185
f18a_core_inst/inst_sprites/x_expand_3_s0
0.185
0.518
f18a_core_inst/inst_sprites/n809_s6
0.521
0.893
f18a_core_inst/inst_sprites/x_expand_3_s0
0.893
=====
HOLD
0.709
0.893
0.185
f18a_core_inst/inst_sprites/x_read_addr_7_s0
0.185
0.518
f18a_core_inst/inst_sprites/n735_s9
0.521
0.893
f18a_core_inst/inst_sprites/x_read_addr_7_s0
0.893
