priority_b_cnt	,	V_199
"DMA0"	,	L_73
VERDE_SMC_UCODE_SIZE	,	V_115
crtc_vblank_int	,	V_966
MCB_BUSY	,	V_517
SI_PM4_UCODE_SIZE	,	V_103
IH_RB_WPTR	,	V_899
other_heads_data_return_time	,	V_175
scratch	,	V_373
VCEPLL_VCO_MODE_MASK	,	V_1217
ENABLE_L2_FRAGMENT_PROCESSING	,	V_613
si_irq_init	,	F_236
size	,	V_72
si_disable_interrupt_state	,	F_235
si_ring_ib_execute	,	F_103
PA_SC_LINE_STIPPLE_STATE	,	V_359
TRAIN_DONE_D1	,	V_87
TRAIN_DONE_D0	,	V_86
IRQ_NONE	,	V_1035
MC_SEQ_SUP_CNTL	,	V_79
RADEON_WB_SCRATCH_OFFSET	,	V_456
"disabling GPU acceleration\n"	,	L_160
"%s: %zu bytes\n"	,	L_24
a	,	V_150
b	,	V_182
LC_REDO_EQ	,	V_1140
c	,	V_183
CP_RB0_CNTL	,	V_460
radeon_mc	,	V_590
real_vram_size	,	V_480
i	,	V_59
j	,	V_277
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_161
k	,	V_278
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_393
si_init_golden_registers	,	F_1
CP_RB0_RPTR_ADDR_HI	,	V_465
r	,	V_439
CP_RB2_RPTR_ADDR_HI	,	V_478
"force priority to high\n"	,	L_32
active_cu	,	V_279
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_38
PLL_RAMP_UP_TIME_2_MASK	,	V_1173
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_907
max_texture_channel_caches	,	V_304
IH_WPTR_OVERFLOW_CLEAR	,	V_929
"PCIE gen 2 link speeds already enabled\n"	,	L_164
cs_section_def	,	V_866
IH_WPTR_WRITEBACK_ENABLE	,	V_930
opcode	,	V_676
VCLK_SRC_SEL	,	F_335
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_644
CP_BUSY	,	V_497
si_irq_fini	,	F_249
UPLL_PDIV_A_MASK	,	V_1095
PACKET3_WRITE_CONST_RAM_OFFSET	,	V_681
PCI_EXP_LNKCTL	,	V_1120
CAYMAN_RING_TYPE_CP2_INDEX	,	V_426
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_653
si_get_xclk	,	F_6
reg_list_size	,	V_1059
si_asic_reset	,	F_140
DB_DEPTH_INFO	,	V_767
CP_PFP_HALT	,	V_421
IH_BUSY	,	V_510
line_time	,	V_164
"IH: DMA trap\n"	,	L_132
LS_OVERRIDE	,	V_832
le32_to_cpu	,	F_10
root	,	V_1098
R600_RING_TYPE_UVD_INDEX	,	V_1043
hard	,	V_572
SLV_MEM_AGGRESSIVE_LS_EN	,	V_854
TN_RING_TYPE_VCE2_INDEX	,	V_1055
tahiti_io_mc_regs	,	V_73
si_tiling_mode_table_init	,	F_55
radeon_ttm_set_active_vram_size	,	F_106
"IH: D1 vblank\n"	,	L_102
GRBM_STATUS2	,	V_30
"CP DMA Bad SRC register\n"	,	L_50
"si_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_19
"HDP"	,	L_75
atom_context	,	V_1065
VGT_CACHE_INVALIDATION	,	V_355
RADEON_RESET_IH	,	V_511
oland_io_mc_regs	,	V_77
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_638
min_bandwidth	,	V_159
pci_pcie_cap	,	F_345
radeon_gtt_location	,	F_151
CP_MEQ_THRESHOLDS	,	V_347
tmp	,	V_43
"radeon/%s_mc2.bin"	,	L_22
evergreen_mc_save	,	V_525
VGT_VTX_VECT_EJECT_REG	,	V_656
block	,	V_759
bytes_per_pixel	,	V_168
CP_ME_CNTL	,	V_413
cayman_dma_resume	,	F_289
cp_int_cntl2	,	V_938
cp_int_cntl1	,	V_937
PACKET3_SET_CONFIG_REG_START	,	V_386
IA_BUSY	,	V_492
RADEON_CP_PACKET3_GET_OPCODE	,	F_179
fb_div	,	V_1075
si_setup_rb	,	F_72
UVD_UDEC_DB_ADDR_CONFIG	,	V_343
IRQ_HANDLED	,	V_1050
active_time	,	V_166
RADEON_CG_SUPPORT_UVD_MGCG	,	V_834
CHIP_OLAND	,	V_19
DRM_INFO	,	F_19
pitcairn_mgcg_cgcg_init	,	V_13
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_965
CP_RB1_BASE	,	V_473
max_cu_per_sh	,	V_301
save	,	V_526
"IH: D%d flip\n"	,	L_115
RLC_LB_CNTR_MAX	,	V_883
VBLANK_STATUS	,	V_996
sh_per_se	,	V_276
enabled_rbs	,	V_287
current_sclk	,	V_208
dpm_enabled	,	V_206
"si_irq_process start: rptr %d, wptr %d\n"	,	L_100
ROW_SIZE_SHIFT	,	V_335
multi_gpu_tile_size	,	V_328
PF_RQ_PENDING	,	V_496
RADEON_RESET_GRBM	,	V_501
new_fw_data	,	V_55
MEM_POWER_OVERRIDE	,	V_847
RADEON_RESET_DMA1	,	V_507
PACKET3_INDIRECT_BUFFER_CONST	,	V_403
sw_mode	,	V_773
disabled_rbs	,	V_286
GRBM_REG_SGIT	,	F_205
new_io_mc_regs	,	V_58
CHANSIZE_MASK	,	V_597
DMA_STATUS_REG	,	V_35
PITCAIRN_MC_UCODE_SIZE	,	V_112
MST_MEM_LS_EN	,	V_852
si_disable_interrupts	,	F_234
si_update_rlc	,	F_196
HDP_NONSURFACE_INFO	,	V_585
max_pfn	,	V_636
RADEON_RESET_CP	,	V_499
ADDR_SURF_THIN_MICRO_TILING	,	V_257
UPLL_CTLREQ_MASK	,	V_1203
cp_int_cntl	,	V_936
radeon_crtc_handle_vblank	,	F_256
"IH: D2 vline\n"	,	L_106
RLC_PUD	,	F_200
SOFT_RESET_SPI	,	V_540
crtc_htotal	,	V_201
"failed initializing DMA fences (%d).\n"	,	L_151
WREG32_P	,	F_259
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_334
GRBM_EE_BUSY	,	V_500
si_rlc_resume	,	F_231
BUF_SWAP_32BIT	,	V_459
SPLL_CNTL_MODE	,	V_567
DAC_AUTODETECT_INT_CONTROL	,	V_914
accel_working	,	V_1066
latency	,	V_177
IH_RB_CNTL	,	V_894
tmp1	,	V_809
VCE_CMD_NO_OP	,	V_1056
"SRBM_SOFT_RESET=0x%08X\n"	,	L_41
tmp2	,	V_774
drm_pcie_get_speed_cap_mask	,	F_343
si_set_uvd_clocks	,	F_334
idx_value	,	V_690
"dpm thermal\n"	,	L_98
"radeon/%s_pfp.bin"	,	L_13
pkt	,	V_675
GC_USER_RB_BACKEND_DISABLE	,	V_284
LB_D3_VBLANK_INTERRUPT	,	V_1003
DC_HPD1_INT_CONTROL	,	V_915
radeon_crtc_handle_flip	,	F_257
mc_shared_chmap	,	V_295
MICRO_TILE_MODE	,	F_57
PACKET3_DISPATCH_INDIRECT	,	V_698
DC_HPD5_INT_CONTROL	,	V_920
si_vm_packet3_compute_check	,	F_175
radeon_ib	,	V_395
sc_earlyz_tile_fifo_size	,	V_311
RADEON_RESET_GFX	,	V_494
"Invalid register 0x%x in CS\n"	,	L_48
DEEP_SLEEP_CLK_SEL_MASK	,	V_1192
HAINAN_GB_ADDR_CONFIG_GOLDEN	,	V_314
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_529
"limiting VRAM\n"	,	L_44
PACKET3_SET_CONTEXT_REG_START	,	V_877
"radeon: cp failed to lock ring (%d).\n"	,	L_34
CG_UPLL_FUNC_CNTL	,	V_1081
stat_regs	,	V_972
CGTS_SM_CTRL_REG	,	V_827
FB_READ_EN	,	V_319
GDS_BUSY	,	V_490
rmx_type	,	V_212
r600_set_bios_scratch_engine_hung	,	F_141
RADEON_CG_SUPPORT_GFX_CGCG	,	V_818
PACKET3_CP_DMA_CMD_DAS	,	V_693
gpu_pos	,	V_1102
radeon_ring_lockup_update	,	F_143
RADEON_WB_CP_RPTR_OFFSET	,	V_464
radeon_update_bandwidth_info	,	F_155
yclk	,	V_147
mode_config_initialized	,	V_226
mc_fw	,	V_62
si_enable_hdp_ls	,	F_220
SC_HIZ_TILE_FIFO_SIZE	,	F_86
si_mc_load_microcode	,	F_8
NOOFCOLS_MASK	,	V_324
mc_id	,	V_750
"IH: HPD3\n"	,	L_118
VBLANK_ACK	,	V_997
lb_vblank_lead_lines	,	V_218
d3grph_int	,	V_989
BUG	,	F_18
EVCLK_SRC_SEL_MASK	,	V_1212
radeon_surface_init	,	F_310
RREG32_SMC	,	F_370
be32_to_cpup	,	F_13
CLK_OD_MASK	,	V_776
HDP_NONSURFACE_BASE	,	V_584
PACKET3_INCREMENT_DE_COUNTER	,	V_731
si_init_gfx_cgpg	,	F_204
"radeon/si58_mc.bin"	,	L_20
"radeon: MC ucode required for NI+.\n"	,	L_161
NOOFCOLS_SHIFT	,	V_325
fw_data	,	V_54
dce6_wm_params	,	V_144
PCIE_CNTL2	,	V_849
si_cp_start	,	F_109
PACKET3_TCL1_ACTION_ENA	,	V_388
si_vm_fini	,	F_181
"IH: IH event w/o asserted irq bit?\n"	,	L_101
DRM_PCIE_SPEED_50	,	V_1109
ecclk	,	V_1208
RADEON_CG_SUPPORT_BIF_LS	,	V_850
reference_clock	,	V_40
fw_size	,	V_431
cu_bitmap	,	V_812
si_enable_hdp_mgcg	,	F_219
tile	,	V_229
VGT_PRIMITIVE_TYPE	,	V_659
SPLL_CHG_STATUS	,	V_563
hainan_golden_registers2	,	V_25
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_579
INVALIDATE_L2_CACHE	,	V_618
new_fw	,	V_63
DMA_CLK_CTRL	,	V_848
"IH: HPD_RX 3\n"	,	L_124
CG_SPLL_FUNC_CNTL	,	V_558
VM_L2_STATUS	,	V_523
"enabling PCIE gen 3 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_163
si_vm_flush	,	F_183
ES_AND_GS_AUTO	,	V_357
PCIE_LC_SPEED_CNTL	,	V_1111
PCIE_LC_N_FTS_CNTL	,	V_1150
full	,	V_151
radeon_hard_reset	,	V_573
gpu_addr	,	V_383
TA_CNTL_AUX	,	V_672
si58_fw	,	V_100
LB_D4_VBLANK_INTERRUPT	,	V_1005
si_vm_packet3_gfx_check	,	F_174
si_irq_suspend	,	F_248
PACKET3_OCCLUSION_QUERY	,	V_703
PG_AFTER_GRBM_REG_ST_MASK	,	V_806
me_req_size	,	V_91
si_vm_packet3_cp_dma_check	,	F_173
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_652
"Invalid CE packet3: 0x%x\n"	,	L_49
UVD_STATUS	,	V_38
ptr	,	V_742
__le32	,	T_2
hdr	,	V_65
verde_golden_registers	,	V_15
next_rptr_gpu_addr	,	V_409
si_vce_resume	,	F_278
UPLL_RESET_MASK	,	V_1087
GC_USER_SHADER_ARRAY_CONFIG	,	V_274
DC_HPD1_RX_INTERRUPT	,	V_1018
PRIORITY_B_CNT	,	V_222
si_mc_program	,	F_145
PACKET3_PREAMBLE_CNTL	,	V_444
LC_N_FTS_MASK	,	V_1199
"Failed to load MC firmware!\n"	,	L_148
numchan	,	V_594
si_get_cu_enabled	,	F_69
mc_arb_ramcfg	,	V_296
VGT_GS_VERTEX_REUSE	,	V_358
disp_int	,	V_974
DC_LB_MEMORY_SPLIT	,	V_137
"si_irq_set: vblank 2\n"	,	L_88
thermal_int	,	V_954
evergreen_get_number_of_dram_channels	,	F_45
has_uvd	,	V_341
ce_hdr	,	V_429
si_mc_init	,	F_152
RREG32_PIF_PHY0	,	F_352
SOFT_RESET_GDS	,	V_536
TA_CS_BC_BASE_ADDR	,	V_673
PAGE_TABLE_BLOCK_SIZE	,	F_165
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_601
PROTECTIONS_SHIFT	,	V_758
DMA_POWER_CNTL	,	V_846
HDP_LS_ENABLE	,	V_859
GRPH_PFLIP_INT_MASK	,	V_971
DPG_PIPE_LATENCY_CONTROL	,	V_220
RREG32_PIF_PHY1	,	F_358
ARRAY_2D_TILED_THIN1	,	V_240
WRITE_DATA_DST_SEL	,	F_185
SPLL_CTLREQ_CHG	,	V_561
ptr_mask	,	V_1026
num_crtc	,	V_227
P_IGNORE_EDB_ERR	,	V_1156
LC_XMIT_N_FTS_OVERRIDE_EN	,	V_1152
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_1163
"IH: D6 vline\n"	,	L_114
ADDR_SURF_BANK_HEIGHT_1	,	V_252
ADDR_SURF_BANK_HEIGHT_2	,	V_251
pm_method	,	V_204
ADDR_SURF_BANK_HEIGHT_4	,	V_246
WREG32_PCIE	,	F_218
buffer_alloc	,	V_132
rb_bufsz	,	V_450
INTERRUPT_CNTL	,	V_924
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_620
si_pcie_gart_tlb_flush	,	F_156
restart_ih	,	V_1036
SI_MC_UCODE_SIZE	,	V_106
CP_SEM_WAIT_TIMER	,	V_451
si_vm_init	,	F_180
GRBM_GFX_INDEX	,	V_268
CG_MULT_THERMAL_STATUS	,	V_51
RLC_LB_CNTL	,	V_878
cayman_dma_stop	,	F_300
r600_ring_init	,	F_265
RLC_PDD	,	F_201
"IH: GUI idle\n"	,	L_135
UPLL_REF_DIV_MASK	,	V_1092
latency_hiding	,	V_189
mem_max_burst_length_bytes	,	V_323
SRBM_INT_CNTL	,	V_316
SPI_CONFIG_CNTL_1	,	V_349
radeon_ring_write	,	F_95
PACKET3_DRAW_INDIRECT_MULTI	,	V_713
clear_state_gpu_addr	,	V_804
DC_HPD6_INTERRUPT	,	V_1017
radeon_get_clock_info	,	F_311
THERM_INT_MASK_HIGH	,	V_960
oland_mgcg_cgcg_init	,	V_22
gb_addr_config	,	V_294
SPI_STATIC_THREAD_MGMT_3	,	V_280
si_vce_init	,	F_273
SPI_STATIC_THREAD_MGMT_1	,	V_668
shutdown	,	V_1034
SPI_STATIC_THREAD_MGMT_2	,	V_669
LC_GO_TO_RECOVERY	,	V_1154
disp_clk_request_efficiency	,	V_155
dce6_available_bandwidth	,	F_38
bridge_cfg	,	V_1114
GRPH_INT_STATUS	,	V_987
PLL_POWER_STATE_IN_OFF_0	,	F_353
rlc_req_size	,	V_93
DRM_PCIE_SPEED_80	,	V_1110
PLL_POWER_STATE_IN_OFF_1	,	F_356
PACKET3_SET_PREDICATION	,	V_704
"SRBM_READ_ERROR: 0x%x\n"	,	L_128
VGT_ESGS_RING_SIZE	,	V_657
"DMA1"	,	L_74
temp	,	V_49
CB_BUSY	,	V_489
src_id	,	V_1027
si_halt_rlc	,	F_195
DMA_PGFSM_WRITE	,	V_791
NOOFCHAN_MASK	,	V_142
atomic_xchg	,	F_252
dce6_average_bandwidth_vs_available_bandwidth	,	F_42
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_625
MACRO_TILE_ASPECT	,	F_63
SPLL_SW_DIR_CONTROL	,	V_568
MPLL_CLKOUT_SEL	,	F_367
RLC_SAVE_AND_RESTORE_BASE	,	V_800
dpm_thermal	,	V_970
si_gpu_soft_reset	,	F_125
TCLK	,	V_46
upper_32_bits	,	F_100
GFX_POWER_STATUS	,	V_769
gpu_cfg	,	V_1115
ce_req_size	,	V_92
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_639
dev	,	V_121
SPI_CONFIG_CNTL	,	V_671
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_621
ARRAY_SIZE	,	F_3
SPLL_RESET	,	V_569
"IB initialization failed (%d).\n"	,	L_153
BANK_SELECT	,	F_162
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_37
si_get_gpu_clock_counter	,	F_331
si_vm_reg_valid	,	F_171
crtc_offset	,	V_138
CP_STRMOUT_CNTL	,	V_655
LB_D3_VLINE_INTERRUPT	,	V_1004
LB_D6_VLINE_INTERRUPT	,	V_1010
pci_read_config_word	,	F_346
MISC_CLK_CNTL	,	V_1191
MC_VM_FB_LOCATION	,	V_583
bios	,	V_1068
INT_SEL	,	F_102
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_650
si_enable_mgcg	,	F_209
active_cus	,	V_345
DMA_BUSY	,	V_508
FORCE_EOV_MAX_REZ_CNT	,	F_89
mc_vram_size	,	V_591
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_608
hpd	,	V_969
order_base_2	,	F_120
CB_CGTT_SCLK_CTRL	,	V_825
dp_work	,	V_1047
ROW_SIZE	,	F_76
si_suspend	,	F_296
ce_fw	,	V_125
SPI_LB_CU_MASK	,	V_880
DC_HPD5_RX_INTERRUPT	,	V_1023
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_1070
VCEPLL_REF_DIV_MASK	,	V_1222
PACKET3_DRAW_INDEX_INDIRECT_MULTI	,	V_721
LB_D5_VBLANK_INTERRUPT	,	V_1007
SI_CE_UCODE_SIZE	,	V_104
radeon_fence_process	,	F_258
VC_AND_TC	,	V_356
PACKET3_CP_DMA_CMD_DAIC	,	V_694
SPLL_BYPASS_EN	,	V_559
"failed initializing UVD (%d).\n"	,	L_141
BANK_WIDTH	,	F_61
RADEON_RESET_SEM	,	V_513
RADEON_WB_CP2_RPTR_OFFSET	,	V_477
one_reg_wr	,	V_743
CLK_OD	,	F_191
UPLL_VCO_MODE_MASK	,	V_1085
CG_VCEPLL_FUNC_CNTL_3	,	V_1220
dce6_bandwidth_update	,	F_53
CG_VCEPLL_FUNC_CNTL_2	,	V_1211
CG_VCEPLL_FUNC_CNTL_5	,	V_1216
PCI_EXP_LNKCTL_HAWD	,	V_1121
info	,	V_689
CG_CLKPIN_CNTL_2	,	V_44
CB_PERFCOUNTER3_SELECT0	,	V_366
CB_PERFCOUNTER3_SELECT1	,	V_367
CHIP_ARUBA	,	V_202
count	,	V_736
hainan_io_mc_regs	,	V_78
UPLL_CTLACK_MASK	,	V_1204
LC_L0S_INACTIVITY_MASK	,	V_1158
PCIE_LC_LINK_WIDTH_CNTL	,	V_1127
hsc	,	V_216
"IH: D3 vline\n"	,	L_108
io_debug_array_offset_bytes	,	V_69
"failed VCE resume (%d).\n"	,	L_143
LC_UPCONFIGURE_DIS	,	V_1130
DC_HPD2_RX_INTERRUPT	,	V_1020
LC_L1_INACTIVITY_MASK	,	V_1159
pipe_offset	,	V_133
SC_BUSY	,	V_483
si_vm_decode_fault	,	F_182
vclk	,	V_1073
"si_irq_set: sw int gfx\n"	,	L_81
SRBM_INT_ACK	,	V_317
ECCLK_SRC_SEL_MASK	,	V_1213
asic	,	V_414
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_646
"si_irq_set: vblank 0\n"	,	L_86
radeon_gem_fini	,	F_326
AUTO_INVLD_EN	,	F_91
RREG32_UVD_CTX	,	F_211
DC_HPD6_RX_INTERRUPT	,	V_1024
sc_prim_fifo_size_frontend	,	V_308
mc_req_size	,	V_94
PACKET3_BASE_INDEX	,	F_112
"Expecting atombios for cayman GPU\n"	,	L_156
fw_name	,	V_97
verde_pg_init	,	V_18
CHIP_VERDE	,	V_14
rptr	,	V_900
LC_RENEGOTIATION_SUPPORT	,	V_1128
UVD_CGC_CTRL2	,	V_781
radeon_ring_test_lockup	,	F_144
RADEON_PG_SUPPORT_SDMA	,	V_789
vm_id	,	V_397
si_enable_interrupts	,	F_233
lock	,	V_1037
si_pcie_gart_disable	,	F_166
PACKET3_SH_KCACHE_ACTION_ENA	,	V_390
"SH"	,	L_69
RLC_GCPM_GENERAL_3	,	V_819
CP_RB2_RPTR_ADDR	,	V_476
DC_HPDx_INT_ACK	,	V_1012
vram_width	,	V_598
radeon_ib_pool_fini	,	F_320
RPTR_REARM	,	V_935
dram_bandwidth	,	V_160
DMIF_BUFFERS_ALLOCATED_COMPLETED	,	V_140
TMON_CLK_SEL	,	F_364
VCEPLL_PDIV_A	,	F_375
VCEPLL_PDIV_B	,	F_376
ROQ_IB2_START	,	F_80
CONFIG_MEMSIZE	,	V_571
PROTECTIONS_MASK	,	V_757
hainan_mgcg_cgcg_init	,	V_26
status	,	V_749
"VERDE"	,	L_6
si_cp_load_microcode	,	F_107
RUN_MASK	,	V_80
PA_SC_FORCE_EOV_MAX_CNTS	,	V_354
"tahiti"	,	L_3
evergreen_fix_pci_max_read_req_size	,	F_75
pcie_capability_read_dword	,	F_362
HDP_NONSURFACE_SIZE	,	V_586
PLL_RAMP_UP_TIME_0_MASK	,	V_1170
si_update_cg	,	F_221
"IH: thermal low to high\n"	,	L_133
copy_ring_index	,	V_416
dpm	,	V_1044
"failed initializing VCE2 fences (%d).\n"	,	L_145
evergreen_print_gpu_status_regs	,	F_127
"si_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_23
"\t0x%08x\n"	,	L_59
"IH: HPD_RX 1\n"	,	L_122
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_577
GRBM_CNTL	,	V_315
CP_ME_RAM_DATA	,	V_437
regs_size	,	V_60
gtt_base_align	,	V_592
CC_RB_BACKEND_DISABLE	,	V_282
"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n"	,	L_99
size_t	,	T_3
AUTO_PG_EN	,	V_798
RADEON_CG_BLOCK_GFX	,	V_860
hainan_golden_registers	,	V_24
DC_HPDx_INT_POLARITY	,	V_916
"failed initializing VCE1 ring (%d).\n"	,	L_146
IH_RB_ENABLE	,	V_896
DMA_PGFSM_CONFIG	,	V_792
si_default_state	,	V_446
radeon_crtc	,	V_128
"si_irq_set: hpd 3\n"	,	L_94
radeon_vce_suspend	,	F_303
si_init_microcode	,	F_15
CP_PFP_UCODE_ADDR	,	V_432
GFX_PG_SRC	,	V_802
dce6_dmif_request_bandwidth	,	F_36
SC_EARLYZ_TILE_FIFO_SIZE	,	F_87
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_648
PB1_PIF_CNTL	,	V_1181
priority_a_mark	,	V_195
header	,	V_67
max_src_lines_per_dst_line	,	V_178
CGCG_EN	,	V_823
has_vce	,	V_1053
gtt_start	,	V_622
DYN_RR_EN	,	V_780
TMON_CLK_SEL_MASK	,	V_1190
DMA1_REGISTER_OFFSET	,	V_37
d1grph_int	,	V_986
THM_CLK_CNTL	,	V_1188
DCLK_SRC_SEL_MASK	,	V_1080
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_909
request_firmware	,	F_20
reg_base	,	V_375
HDP_HOST_PATH_CNTL	,	V_370
"DB_HTILE"	,	L_65
si_resume	,	F_293
PACKET3_ME_INITIALIZE	,	V_440
"IH: D5 vline\n"	,	L_112
ADDR_SURF_TILE_SPLIT_4KB	,	V_239
GRBM_READ_TIMEOUT	,	F_74
CP_CE_UCODE_ADDR	,	V_434
DC_HPD1_INTERRUPT	,	V_1011
OVERRIDE	,	V_833
LC_INITIATE_LINK_SPEED_CHANGE	,	V_1144
VM_INVALIDATE_REQUEST	,	V_602
si_get_csb_size	,	F_223
si_enable_mc_ls	,	F_213
radeon_ib_pool_init	,	F_290
R600_WB_IH_WPTR_OFFSET	,	V_932
fence	,	V_378
RADEON_CG_SUPPORT_MC_MGCG	,	V_842
aper_size	,	V_600
PIPE_INTERLEAVE_SIZE_MASK	,	V_333
LC_L1_INACTIVITY	,	F_351
RADEON_CP_PACKET_GET_COUNT	,	F_178
dclk	,	V_1074
RADEON_CG_SUPPORT_HDP_LS	,	V_858
"Unknown packet type %d !\n"	,	L_57
cs_extent_def	,	V_868
current_data_rate	,	V_1104
"si_irq_set: sw int dma1\n"	,	L_85
"IH: D4 vblank\n"	,	L_109
LC_XMIT_N_FTS_MASK	,	V_1151
CG_UPLL_FUNC_CNTL_5	,	V_1083
CG_UPLL_FUNC_CNTL_4	,	V_1093
CG_UPLL_FUNC_CNTL_3	,	V_1090
PACKET3_COPY_DATA	,	V_735
CG_UPLL_FUNC_CNTL_2	,	V_1078
LC_DYN_LANES_PWR_STATE_MASK	,	V_1178
UPLL_CTLACK2_MASK	,	V_1205
L2_BUSY	,	V_524
radeon_pci_config_reset	,	F_139
PACKET3_EVENT_WRITE	,	V_726
"IH: D2 vblank\n"	,	L_105
"Failed to init rlc BOs!\n"	,	L_149
"IH: HPD_RX 4\n"	,	L_125
min	,	F_37
"verde"	,	L_7
MC_VM_AGP_BOT	,	V_589
BCLK_AS_XCLK	,	V_1194
rdev	,	V_2
FAULT_VMID_MASK	,	V_754
interlaced	,	V_185
smc_req_size	,	V_95
d6grph_int	,	V_992
dmif_req_bandwidth	,	V_162
si_enable_uvd_mgcg	,	F_210
THERM_INT_MASK_LOW	,	V_961
RADEON_CG_SUPPORT_GFX_CP_LS	,	V_828
"IH: CP EOP\n"	,	L_131
LOAD_BALANCE_ENABLE	,	V_879
si_rlc_start	,	F_228
PACKET3_WAIT_REG_MEM	,	V_723
protections	,	V_756
radeon_vce_resume	,	F_276
reg_index	,	V_876
FORCE_BIF_REFCLK_EN	,	V_1195
XTALIN_DIVIDE	,	V_48
ADDR_SURF_BANK_WIDTH_2	,	V_258
disp_priority	,	V_214
ADDR_SURF_BANK_WIDTH_1	,	V_245
VERDE_GB_ADDR_CONFIG_GOLDEN	,	V_313
radeon_use_pflipirq	,	V_1041
si_set_clk_bypass_mode	,	F_135
PACKET3_DISPATCH_DIRECT	,	V_697
PA_CL_ENHANCE	,	V_371
si_enable_gfx_cgpg	,	F_199
RLC_RL_BASE	,	V_881
R600_WB_DMA_RPTR_OFFSET	,	V_1062
PACKET3_MEM_WRITE	,	V_724
RADEON_CG_SUPPORT_HDP_MGCG	,	V_855
PCI_EXP_DEVSTA	,	V_1135
RADEON_CG_SUPPORT_GFX_MGCG	,	V_826
"IH: UVD int: 0x%08x\n"	,	L_129
mode_info	,	V_225
dce6_data_return_bandwidth	,	F_34
dmif_size	,	V_181
ids	,	V_399
cayman_dma_fini	,	F_317
idx	,	V_686
installed	,	V_956
RLC_LB_CNTR_INIT	,	V_884
GRPH_PFLIP_INT_OCCURRED	,	V_993
printk	,	F_21
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_614
"failed VCE (%d) init.\n"	,	L_142
"radeon/%s_smc.bin"	,	L_27
MPLL_CNTL_MODE	,	V_565
si_get_allowed_info_register	,	F_4
PACKET3_WRITE_DATA	,	V_408
"si_irq_set: sw int cp2\n"	,	L_83
dev_err	,	F_158
PACKET3_CP_DMA_CMD_SAIC	,	V_692
"IH: D6 vblank\n"	,	L_113
oland_golden_registers	,	V_20
cpu_to_le32	,	F_225
DC_HPDx_RX_INT_ACK	,	V_1019
GRBM_REG_SGIT_MASK	,	V_805
PACKET3_PFP_SYNC_ME	,	V_725
SSEN_MASK	,	V_1089
PACKET3_STRMOUT_BUFFER_UPDATE	,	V_718
PRIORITY_MARK_MASK	,	V_217
disp_dram_allocation	,	V_152
mask	,	V_270
"smc: error loading firmware \"%s\"\n"	,	L_28
"IH: HPD4\n"	,	L_119
"radeon: IH init failed (%d).\n"	,	L_152
release_firmware	,	F_23
VM_CONTEXT0_CNTL2	,	V_629
LB_D4_VLINE_INTERRUPT	,	V_1006
SOFT_RESET_DMA	,	V_548
si_get_temp	,	F_7
DMIF_BUFFERS_ALLOCATED	,	F_26
UPLL_PDIV_B_MASK	,	V_1096
tahiti_golden_registers2	,	V_9
save_restore_gpu_addr	,	V_801
CP_RB_WPTR_DELAY	,	V_453
ARRAY_LINEAR_ALIGNED	,	V_254
base	,	V_135
SI_PFP_UCODE_SIZE	,	V_102
VCEPLL_FB_DIV	,	F_374
LATENCY_WATERMARK_MASK	,	F_50
PACKET3_DRAW_INDEX_MULTI_ELEMENT	,	V_720
VCEPLL_PDIV_B_MASK	,	V_1224
enable	,	V_412
REPLAY_MEM_LS_EN	,	V_853
PACKET3_COND_EXEC	,	V_705
RLC_CLEAR_STATE_RESTORE_BASE	,	V_803
si_enable_dma_mgcg	,	F_215
val	,	V_28
LC_CURRENT_DATA_RATE_SHIFT	,	V_1113
"No VRAM object for PCIE GART.\n"	,	L_46
work	,	V_1049
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_979
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_981
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_983
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_985
RADEON_CG_BLOCK_BIF	,	V_863
PACKET3_LOAD_CONST_RAM	,	V_679
dce6_dram_bandwidth	,	F_28
radeon_ring_unlock_commit	,	F_113
RB_RPTR_WR_ENA	,	V_461
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_908
CG_SPLL_FUNC_CNTL_2	,	V_560
LB_D5_VLINE_INTERRUPT	,	V_1008
"si_irq_set: hpd 6\n"	,	L_97
CF_RQ_PENDING	,	V_495
LC_CURRENT_DATA_RATE_MASK	,	V_1112
PITCAIRN_SMC_UCODE_SIZE	,	V_113
cursor_line_pair_return_time	,	V_173
SH_BROADCAST_WRITES	,	V_266
PIPE_CONFIG	,	F_58
CP_RB0_RPTR_ADDR	,	V_463
INT_MASK	,	V_906
LB_D2_VBLANK_INTERRUPT	,	V_1001
wm_low	,	V_190
ENABLE_ADVANCED_DRIVER_MODEL	,	V_609
gtt_size	,	V_654
evergreen_mc_wait_for_idle	,	F_132
max_rb_num_per_se	,	V_281
max_shader_engines	,	V_299
WRITE_DATA_ENGINE_SEL	,	F_184
radeon_dpm_get_mclk	,	F_46
PG_CNTL_ENABLE	,	V_790
VLINE_ACK	,	V_1000
hpd1	,	V_945
hpd2	,	V_946
hpd3	,	V_947
hpd4	,	V_948
hpd5	,	V_949
LS2_EXIT_TIME_MASK	,	V_1180
hpd6	,	V_950
SC_BACKEND_PRIM_FIFO_SIZE	,	F_85
UPLL_FB_DIV	,	F_339
dce6_average_bandwidth	,	F_39
RLC_CNTL	,	V_784
CP_RB0_WPTR	,	V_462
vm_manager	,	V_635
IH_WPTR_OVERFLOW_ENABLE	,	V_928
UPLL_BYPASS_EN_MASK	,	V_1082
udelay	,	F_14
arb_control3	,	V_200
high_to_low	,	V_1046
GFX_CLOCK_STATUS	,	V_770
RADEON_RESET_COMPUTE	,	V_533
RASTER_CONFIG_RB_MAP_3	,	V_291
RLC_PG_CNTL	,	V_795
"failed initializing VCE1 fences (%d).\n"	,	L_144
RASTER_CONFIG_RB_MAP_0	,	V_290
SRBM_STATUS2	,	V_34
"si_irq_set: vblank 3\n"	,	L_89
RASTER_CONFIG_RB_MAP_2	,	V_292
SCLK_MUX_UPDATE	,	V_564
vclk_div	,	V_1076
LC_RECONFIG_NOW	,	V_1134
si_irq_disable	,	F_247
RLC_TTPD	,	F_202
PACKET3_CP_DMA	,	V_740
CMON_CLK_SEL	,	F_363
offset	,	V_844
"failed initializing VCE (%d).\n"	,	L_147
CP_ME_RAM_RADDR	,	V_438
ADDR_SURF_TILE_SPLIT_512B	,	V_256
revision	,	V_110
DCM	,	V_778
PACKET3_DRAW_INDEX_INDIRECT	,	V_708
RLC_SERDES_WR_MASTER_MASK_1	,	V_821
vram_scratch	,	V_582
RLC_SERDES_WR_MASTER_MASK_0	,	V_820
SEM_BUSY	,	V_512
dfixed_const	,	F_29
DMA_PACKET_NOP	,	V_1063
RADEON_CG_SUPPORT_MC_LS	,	V_840
available_bandwidth	,	V_171
PCI_EXP_LNKCTL2	,	V_1137
schedule_work	,	F_260
PCI_EXP_DEVSTA_TRPND	,	V_1136
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_1164
sc_hiz_tile_fifo_size	,	V_310
RADEON_PACKET_TYPE3	,	V_746
RADEON_PACKET_TYPE2	,	V_745
pci_clear_master	,	F_138
si_init_ao_cu_mask	,	F_206
RLC_SERDES_WR_CTRL	,	V_822
reset_mask	,	V_481
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_649
PACKET3_INDEX_TYPE	,	V_712
WREG32_PIF_PHY0	,	F_355
WREG32_PIF_PHY1	,	F_359
rlc_firmware_header_v1_0	,	V_888
max_sh_per_se	,	V_302
RADEON_PACKET_TYPE0	,	V_744
si_get_number_of_dram_channels	,	F_27
pixel_period	,	V_192
UVD_UDEC_ADDR_CONFIG	,	V_342
line_fill_time	,	V_180
dce6_dram_bandwidth_for_display	,	F_33
dce6_line_buffer_adjust	,	F_24
ucode_size_bytes	,	V_70
si_default_size	,	V_443
command	,	V_688
ecclk_div	,	V_1210
vblank_queue	,	V_1040
si_uvd_init	,	F_263
si_uvd_resume	,	F_269
KERN_ERR	,	V_123
LATENCY_HIGH_WATERMARK	,	F_52
sclk	,	V_154
fixed20_12	,	T_4
crtc_id	,	V_134
LC_SET_QUIESCE	,	V_1139
PACKET3_CE_WRITE	,	V_685
EVCLK_SRC_SEL	,	F_372
GRBM_STATUS_SE1	,	V_32
GRBM_STATUS_SE0	,	V_31
PACKET3_WRITE_GDS_RAM	,	V_700
PRIORITY_ALWAYS_ON	,	V_215
tahiti_mgcg_cgcg_init	,	V_8
DMA_RB_CNTL	,	V_531
"\t0x%08x &lt;---\n"	,	L_58
RADEON_CG_BLOCK_SDMA	,	V_862
thermal	,	V_1045
SOFT_RESET_DB	,	V_535
SOFT_RESET_DC	,	V_550
RADEON_CG_SUPPORT_SDMA_MGCG	,	V_845
dfixed_div	,	F_30
PB0_PIF_CNTL	,	V_1179
"TC"	,	L_67
gpu_clock_mutex	,	V_1069
DMA_PACKET	,	F_288
si_enable_dma_pg	,	F_197
ring_obj	,	V_1051
new_smc	,	V_99
CP_MEM_LS_EN	,	V_830
DC_LB_MEMORY_CONFIG	,	F_25
radeon_fence	,	V_377
RREG32_PCIE	,	F_217
dram_channels	,	V_148
r600_vram_scratch_init	,	F_283
disable_plloff_in_l1	,	V_1147
r600_ih_ring_init	,	F_315
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_165
sumo_rlc_fini	,	F_318
PACKET3_SET_CONFIG_REG_END	,	V_739
DMA1_BUSY	,	V_509
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_447
ASIC_IS_AVIVO	,	F_307
RREG32	,	F_5
"CB"	,	L_60
other_mode	,	V_131
CG_CGTT_LOCAL_1	,	V_838
CG_CGTT_LOCAL_0	,	V_837
interrupt_cntl	,	V_922
LC_LINK_WIDTH_SHIFT	,	V_1131
reference_freq	,	V_42
num_tile_pipes	,	V_322
ucode_size	,	V_61
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_610
"si_fw: mixing new and old firmware!\n"	,	L_30
active_cu_number	,	V_810
PAGE_TABLE_DEPTH	,	F_164
OLAND_SMC_UCODE_SIZE	,	V_117
dram_efficiency	,	V_146
"VM fault (0x%02x, vmid %d) at page %u, %s from %s (%d)\n"	,	L_77
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_85
irq	,	V_955
RLC_GPU_CLOCK_COUNT_MSB	,	V_1072
"IH: D5 vblank\n"	,	L_111
si_enable_cgcg	,	F_208
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_910
SOFT_RESET_IA	,	V_545
EVENT_TYPE	,	F_97
GRBM_SOFT_RESET	,	V_556
SCRATCH_UMSK	,	V_423
DMA0_REGISTER_OFFSET	,	V_36
reg	,	V_27
CHIP_TAHITI	,	V_4
PLL_RAMP_UP_TIME_3_MASK	,	V_1175
num_reg	,	V_374
LC_DYN_LANES_PWR_STATE	,	F_360
MC_VM_MX_L1_TLB_CNTL	,	V_605
ret	,	V_741
PCIE_LC_CNTL	,	V_1157
vce_v1_0_resume	,	F_277
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_1166
spll	,	V_41
PACKET3_SET_CE_DE_COUNTERS	,	V_678
evergreen	,	V_973
GFX_LS_STATUS	,	V_771
LC_LINK_WIDTH_MASK	,	V_1129
mc2_req_size	,	V_96
PA_SC_FIFO_SIZE	,	V_350
MC_SEQ_IO_DEBUG_INDEX	,	V_81
SOFT_RESET_IH	,	V_553
si_rlc_reset	,	F_227
CG_DT_MASK	,	V_777
VM_CONTEXT1_CNTL2	,	V_640
si_pcie_gart_fini	,	F_168
pci_write_config_word	,	F_347
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_574
is_atom_bios	,	V_1067
"si_cp: validation failed for firmware \"%s\"\n"	,	L_15
sc_prim_fifo_size_backend	,	V_309
"Wait for MC idle timedout !\n"	,	L_39
mc_latency	,	V_170
hw_mode	,	V_782
"CB_FMASK"	,	L_61
DC_HPD2_INT_CONTROL	,	V_917
tahiti_golden_rlc_registers	,	V_7
atom_asic_init	,	F_294
CP_RB2_BASE	,	V_479
RADEON_RESET_VMC	,	V_516
d5grph_int	,	V_991
gtt_end	,	V_624
DC_HPD6_INT_CONTROL	,	V_921
DMA_TILING_CONFIG	,	V_340
"pitcairn"	,	L_5
MC_ARB_RAMCFG	,	V_321
DC_HPD4_INT_CONTROL	,	V_919
lb_size	,	V_187
si_rlc_stop	,	F_130
queue_dp	,	V_1032
PACKET3_TC_ACTION_ENA	,	V_389
DRM_DEBUG	,	F_16
family	,	V_3
"Loading %s Microcode\n"	,	L_12
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_627
SOFT_RESET_MC	,	V_555
VM_L2_CNTL	,	V_611
num_gpus	,	V_327
si_cp_resume	,	F_118
CLOCK_GATING_DIS	,	V_856
pfp_fw	,	V_120
current_lw	,	V_1119
RLC_BUSY	,	V_503
"IH: HPD_RX 2\n"	,	L_123
d2grph_int	,	V_988
latency_tolerant_lines	,	V_188
DMIF_ADDR_CONFIG	,	V_337
RADEON_CG_BLOCK_HDP	,	V_865
si_create_bitmask	,	F_68
ENABLE_L1_FRAGMENT_PROCESSING	,	V_607
"RLC"	,	L_72
si_startup	,	F_280
VGA_MEMORY_DISABLE	,	V_576
ddev	,	V_1038
radeon_gart_table_vram_unpin	,	F_167
si_vce_send_vcepll_ctlreq	,	F_368
MC_SEQ_SUP_PGM	,	V_83
DC_HPD3_INTERRUPT	,	V_1014
"HAINAN"	,	L_10
PACKET3_COND_WRITE	,	V_737
INTERRUPT_CNTL2	,	V_923
INACTIVE_CUS_MASK	,	V_273
"Probable bad vram size: 0x%08x\n"	,	L_45
pg_flags	,	V_788
radeon_ucode_print_gfx_hdr	,	F_108
radeon_uvd_fini	,	F_323
CG_VCEPLL_FUNC_CNTL	,	V_1202
radeon_audio_init	,	F_292
vsc	,	V_169
CG_UPLL_SPREAD_SPECTRUM	,	V_1088
src_width	,	V_165
drm_handle_vblank	,	F_254
CP_PFP_UCODE_DATA	,	V_433
si_init	,	F_305
SPLL_REFCLK_SEL_MASK	,	V_1198
ENABLE_L1_TLB	,	V_606
saved_table_addr	,	V_637
new_chip_name	,	V_89
err	,	V_98
rlc	,	V_786
LC_FORCE_DIS_HW_SPEED_CHANGE	,	V_1142
si_vm_packet3_ce_check	,	F_172
SOFT_RESET_PA	,	V_537
ROQ_IB1_START	,	F_79
"si_smc: Bogus length %zu in firmware \"%s\"\n"	,	L_29
PACKET3_SET_CONTEXT_REG	,	V_449
disable_l0s	,	V_1145
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_47
num_tile_mode_states	,	V_233
TILE_SPLIT	,	F_59
si_cs_data	,	V_1060
"failed initializing CP fences (%d).\n"	,	L_150
VCEPLL_FB_DIV_MASK	,	V_1221
radeon_audio_fini	,	F_298
PACKET3_DRAW_INDEX_OFFSET_2	,	V_719
"IH: HPD1\n"	,	L_116
CHANSIZE_OVERRIDE	,	V_596
rmb	,	F_253
BCI_BUSY	,	V_484
msi_enabled	,	V_934
mode	,	V_130
WREG32_PCIE_PORT	,	F_348
pitcairn_golden_rlc_registers	,	V_12
PLL_POWER_STATE_IN_TXS2_1	,	F_357
VGT_INDEX_TYPE	,	V_660
RLC_AUTO_PG_CTRL	,	V_797
PACKET3_NUM_INSTANCES	,	V_716
CG_DT	,	F_190
radeon_fence_driver_start_ring	,	F_268
buffer	,	V_875
PLL_POWER_STATE_IN_TXS2_0	,	F_354
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_581
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_255
vram_is_ddr	,	V_595
LB_D6_VBLANK_INTERRUPT	,	V_1009
si_fence_ring_emit	,	F_94
shader_engine_tile_size	,	V_326
radeon_dpm_get_sclk	,	F_47
CP_CE_UCODE_DATA	,	V_435
si_get_rb_disabled	,	F_71
clk_req_support	,	V_1161
CHIP_HAINAN	,	V_23
lb_partitions	,	V_186
SPLL_STATUS	,	V_562
SMC_CG_IND_START	,	V_836
"si_irq_set: sw int dma\n"	,	L_84
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_111
"si_irq_set: hpd 2\n"	,	L_93
si_pcie_gen3_enable	,	F_281
SOFT_RESET_SC	,	V_538
PACKET3_SET_CONTEXT_REG_INDIRECT	,	V_728
running	,	V_56
si_program_aspm	,	F_282
SOFT_RESET_DMA1	,	V_549
RLC_MAX_PG_CU	,	V_814
SQC_CACHES	,	V_667
visible_vram_size	,	V_419
mem_row_size_in_kb	,	V_236
pfp_req_size	,	V_90
si_uvd_start	,	F_266
se_num	,	V_263
"CP"	,	L_68
si_ib_parse	,	F_176
"VGT"	,	L_70
bridge_cfg2	,	V_1116
IA_BUSY_NO_DMA	,	V_493
SOFT_RESET_TA	,	V_543
CP_PERFMON_CNTL	,	V_352
DMA_RB_ENABLE	,	V_532
smc_fw	,	V_127
SOFT_RESET_TC	,	V_542
sumo_rlc_init	,	F_284
disp_int_cont5	,	V_984
SOFT_RESET_SX	,	V_541
disp_int_cont3	,	V_980
disp_int_cont4	,	V_982
disp_int_cont2	,	V_978
CP_RB1_RPTR_ADDR_HI	,	V_472
SOFT_RESET_GRBM	,	V_547
radeon_uvd_suspend	,	F_302
"unknown"	,	L_76
RLC_LB_INIT_CU_MASK	,	V_885
ADDR_SURF_TILE_SPLIT_256B	,	V_249
si_fini	,	F_321
ring	,	V_380
DIV_ROUND_UP	,	F_49
PACKET3_WAIT_ON_DE_COUNTER	,	V_684
return_efficiency	,	V_153
ih_cntl	,	V_891
evclk_div	,	V_1209
radeon_vce_fini	,	F_324
dce6_average_bandwidth_vs_dram_bandwidth_for_display	,	F_41
PACKET0	,	F_271
PACKET3	,	F_96
radeon_ucode_print_rlc_hdr	,	F_232
si_set_vce_clocks	,	F_371
ext	,	V_869
PA_SU_LINE_STIPPLE_VALUE	,	V_665
vmid	,	V_753
RADEON_GPU_PAGE_SIZE	,	V_458
start_reg	,	V_687
worst_chunk_return_time	,	V_172
FB_WRITE_EN	,	V_320
LS2_EXIT_TIME	,	F_361
RLC_CGCG_CGLS_CTRL	,	V_816
DB_BUSY	,	V_488
VCEPLL_PDIV_A_MASK	,	V_1223
max_backends_per_se	,	V_303
VM_CONTEXT0_CNTL	,	V_630
radeon_wb_disable	,	F_304
PACKET3_CP_DMA_CMD_SAS	,	V_691
IH_RB_RPTR	,	V_898
"failed UVD (%d) init.\n"	,	L_137
mutex_unlock	,	F_333
radeon_pcie_gen2	,	V_1106
BACKEND_DISABLE_MASK	,	V_283
disable_clkreq	,	V_1148
uvd_v1_0_init	,	F_272
bandwidth	,	V_149
RLC_ENABLE	,	V_785
UVD_CGC_CTRL	,	V_775
"failed initializing UVD fences (%d).\n"	,	L_139
r600_pcie_gart_init	,	F_316
"si_irq_set: vblank 4\n"	,	L_90
VGT_TF_MEMORY_BASE	,	V_664
PACKET3_DUMP_CONST_RAM	,	V_682
split_equal_to_row_size	,	V_235
mutex_lock	,	F_332
LC_DETECTED_LINK_WIDTH_SHIFT	,	V_1124
verde_io_mc_regs	,	V_76
disable_l1	,	V_1146
TAHITI_GB_ADDR_CONFIG_GOLDEN	,	V_312
radeon_bo_init	,	F_313
priority_b_mark	,	V_196
RADEON_CP_PACKET2	,	V_1061
SOFT_RESET_VMC	,	V_554
mdelay	,	F_121
CP_RB1_WPTR	,	V_469
ZCLK_SEL	,	F_366
CMON_CLK_SEL_MASK	,	V_1189
si_gpu_pci_config_reset	,	F_137
radeon_ring	,	V_379
blank_time	,	V_167
CC_GC_SHADER_ARRAY_CONFIG	,	V_272
uvd_v2_2_resume	,	F_267
IH_CNTL	,	V_892
r600_ih_ring_alloc	,	F_237
MC_LS_ENABLE	,	V_841
dce6_get_dmif_bytes_per_request	,	F_35
ADDR_SURF_TILE_SPLIT_128B	,	V_248
WARN	,	F_244
ETIMEDOUT	,	V_1206
pci_dev	,	V_1097
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_1064
PLL_RAMP_UP_TIME_1_MASK	,	V_1171
GB_ADDR_CONFIG	,	V_336
UVD_UDEC_DBW_ADDR_CONFIG	,	V_344
radeon_vce_init	,	F_274
PACKET3_DRAW_INDEX_IMMD	,	V_715
WREG32	,	F_11
VGT_NUM_INDICES	,	V_661
VM_L2_CNTL2	,	V_616
VM_L2_CNTL3	,	V_619
VGT_NUM_INSTANCES	,	V_351
RADEON_CP_PACKET_GET_TYPE	,	F_177
si_wait_for_rlc_serdes	,	F_188
evergreen_is_display_hung	,	F_124
"write"	,	L_78
RADEON_IS_IGP	,	V_1107
LB_D1_VLINE_INTERRUPT	,	V_998
"si_irq_set: hpd 5\n"	,	L_96
si_vce_start	,	F_275
MC_VM_AGP_TOP	,	V_588
UPLL_PDIV_A	,	F_340
TN_RING_TYPE_VCE1_INDEX	,	V_1054
UPLL_PDIV_B	,	F_341
HDP_FLUSH_INVALIDATE_CACHE	,	V_369
PACKET3_ME_WRITE	,	V_734
__BIG_ENDIAN	,	F_104
FORCE_EOV_MAX_CLK_CNT	,	F_88
PACKET3_INCREMENT_CE_COUNTER	,	V_683
me_fw	,	V_124
GRBM_STATUS	,	V_29
"OLAND"	,	L_8
radeon_pm_suspend	,	F_297
DC_HPD4_INTERRUPT	,	V_1015
dummy_page	,	V_628
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_80
DRM_MODE_FLAG_INTERLACE	,	V_211
gfx_firmware_header_v1_0	,	V_427
uint64_t	,	T_7
end_reg	,	V_695
"IH: HPD5\n"	,	L_120
backend_enable_mask	,	V_289
"GPU not posted. posting now...\n"	,	L_158
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_643
"si_irq_set: sw int cp1\n"	,	L_82
current_mclk	,	V_207
CLIP_VTX_REORDER_ENA	,	V_372
CP_COHERENCY_BUSY	,	V_498
wm_high	,	V_191
RADEON_CG_BLOCK_MC	,	V_861
wptr	,	V_406
MCC_BUSY	,	V_519
reg_list	,	V_1057
DMIF_ADDR_CALC	,	V_338
si_gpu_init	,	F_73
RADEON_RESET_DISPLAY	,	V_522
PRIORITY_OFF	,	V_198
"si startup failed on resume\n"	,	L_155
radeon_uvd_send_upll_ctlreq	,	F_338
TAHITI_IO_MC_REGS_SIZE	,	V_74
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_911
oland_golden_rlc_registers	,	V_21
flags	,	V_210
LB_D2_VLINE_INTERRUPT	,	V_1002
verde_rlc_save_restore_register_list	,	V_1058
mc_firmware_header_v1_0	,	V_64
"vm manager initialization failed (%d).\n"	,	L_154
enabled	,	V_136
ucode_array_offset_bytes	,	V_71
DC_HPD5_INTERRUPT	,	V_1016
DC_HPDx_RX_INT_EN	,	V_958
"Non-PM4 ring %d !\n"	,	L_56
TA_BUSY	,	V_486
"Invalid GFX packet3: 0x%x\n"	,	L_53
DB_RENDER_CONTROL	,	V_799
SI_RLC_UCODE_SIZE	,	V_105
"IH: thermal high to low\n"	,	L_134
mc_cg_registers	,	V_839
NUM_CLIP_SEQ	,	F_92
CE_PARTITION_BASE	,	V_442
VGA_HDP_CONTROL	,	V_575
LC_UPCONFIGURE_SUPPORT	,	V_1132
PACKET3_ALLOC_GDS	,	V_699
CB_PERFCOUNTER2_SELECT0	,	V_364
ENABLE_INTR	,	V_895
CB_PERFCOUNTER2_SELECT1	,	V_365
DATA_SEL	,	F_101
"PCIE gen 3 link speeds already enabled\n"	,	L_162
"\n"	,	L_1
radeon_vm_block_size	,	V_642
EVENT_INDEX	,	F_98
next_rptr	,	V_404
section	,	V_871
DMA_IDLE	,	V_505
disp_int_cont	,	V_976
CP_QUEUE_THRESHOLDS	,	V_346
GRPH_PFLIP_INT_CLEAR	,	V_994
CP_RB1_CNTL	,	V_468
MEMORY_CLIENT_RW_MASK	,	V_760
uvd_v1_0_fini	,	F_301
priority_a_cnt	,	V_197
cu_per_sh	,	V_271
pd_addr	,	V_761
WREG32_SMC_P	,	F_369
SE_BROADCAST_WRITES	,	V_267
SPLL_SLEEP	,	V_570
nvm	,	V_747
DISP_INTERRUPT_STATUS	,	V_975
PRIORITY_A_CNT	,	V_221
"Timeout setting UVD clocks!\n"	,	L_166
PA_BUSY	,	V_482
UVD_NO_OP	,	V_1052
max_tile_pipes	,	V_300
grbm_int_cntl	,	V_951
CP_RB0_BASE	,	V_467
UPLL_SLEEP_MASK	,	V_1086
PACKET3_SET_SH_REG	,	V_729
G_DIV_ID	,	F_192
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_163
WAIT_REG_MEM_ENGINE	,	F_187
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_645
rlc_fw	,	V_126
radeon_bo_fini	,	F_328
radeon_vm_manager_init	,	F_291
dce6_latency_watermark	,	F_40
"failed UVD resume (%d).\n"	,	L_138
si_irq_set	,	F_243
r600_vram_scratch_fini	,	F_325
addr	,	V_381
SOFT_RESET_VGT	,	V_544
VGT_HS_OFFCHIP_PARAM	,	V_663
SX_DEBUG_1	,	V_348
PACKET3_CONTEXT_CONTROL	,	V_711
tmp16	,	V_1105
SOFT_RESET_CP	,	V_546
RLC_UCODE_DATA	,	V_890
radeon_scratch_free	,	F_117
si_get_cu_active_bitmap	,	F_78
"IH: HPD_RX 5\n"	,	L_126
PACKET3_SH_ICACHE_ACTION_ENA	,	V_391
SOFT_RESET_CB	,	V_534
RADEON_RESET_RLC	,	V_504
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_615
extent	,	V_872
lb_fill_bw	,	V_179
atomic_set	,	F_262
vram_end	,	V_580
RADEON_CG_BLOCK_UVD	,	V_864
radeon_card_posted	,	F_309
RLC_RQ_PENDING	,	V_502
b1	,	V_157
INVALIDATE_ALL_L1_TLBS	,	V_617
b2	,	V_158
ROW_SIZE_MASK	,	V_329
MPLL_MCLK_SEL	,	V_566
"DB"	,	L_64
vtaps	,	V_184
ih_rb_cntl	,	V_893
radeon_gart_table_vram_free	,	F_169
IH_RB_BASE	,	V_927
"radeon/%s_k_smc.bin"	,	L_26
vce_v1_0_init	,	F_279
RLC_MSD	,	F_203
latency_watermark_b	,	V_194
latency_watermark_a	,	V_193
ECCLK_SRC_SEL	,	F_373
fence_drv	,	V_382
UVD_CGC_MEM_CTRL	,	V_835
rptr_save_reg	,	V_405
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_632
si_cp_enable	,	F_105
EFFECTIVE_L2_QUEUE_SIZE	,	F_160
PB1_PIF_PWRDOWN_1	,	V_1169
"IH: D3 vblank\n"	,	L_107
PB1_PIF_PWRDOWN_0	,	V_1168
PB1_PIF_PWRDOWN_3	,	V_1177
PB1_PIF_PWRDOWN_2	,	V_1176
PACKET3_SWITCH_BUFFER	,	V_402
"GPU pci config reset\n"	,	L_42
banks2_fw	,	V_101
PM_METHOD_DPM	,	V_205
SRBM_SOFT_RESET	,	V_557
GRPH_INT_CONTROL	,	V_913
dclk_div	,	V_1077
GFX_PG_ENABLE	,	V_796
PCI_EXP_LNKCAP_CLKPM	,	V_1184
si_pcie_gart_enable	,	F_157
"GPU softreset: 0x%08X\n"	,	L_36
"radeon/%s_mc.bin"	,	L_21
CACHE_INVALIDATION	,	F_90
LC_REVERSE_XMIT	,	V_1200
seq	,	V_394
PACKET3_ATOMIC_GDS	,	V_701
PACKET3_ATOMIC	,	V_702
me_hdr	,	V_430
pci_resource_len	,	F_154
PCIE_LC_CNTL2	,	V_1185
PCIE_LC_CNTL3	,	V_1153
config	,	V_230
PCIE_LC_CNTL4	,	V_1138
DRM_DEBUG_KMS	,	F_48
si_setup_spi	,	F_70
radeon_vm_manager_fini	,	F_299
MEQ2_START	,	F_82
"Card not posted and no BIOS - ignoring\n"	,	L_157
"TAHITI"	,	L_2
PACKET3_DRAW_INDEX_2	,	V_710
DC_HPD3_RX_INTERRUPT	,	V_1021
queue_thermal	,	V_1033
ADDR_SURF_8_BANK	,	V_260
MAX_PU_CU	,	F_207
CP_RB2_WPTR	,	V_475
radeon_gart_table_vram_pin	,	F_159
radeon_gart_fini	,	F_170
CNTX_EMPTY_INT_ENABLE	,	V_766
CP_CE_HALT	,	V_422
gart	,	V_603
LC_PMI_TO_L1_DIS	,	V_1160
RLC_GPU_CLOCK_COUNT_LSB	,	V_1071
is_const_ib	,	V_401
speed_cntl	,	V_1103
ZCLK_SEL_MASK	,	V_1193
DRM_ERROR	,	F_64
CG_THERMAL_INT	,	V_959
cs_data	,	V_870
radeon_ucode_print_mc_hdr	,	F_9
radeon_pm_resume	,	F_295
crtcs	,	V_228
sh_num	,	V_264
PACKET3_COPY_DW	,	V_738
HDP_ADDR_CONFIG	,	V_339
si_init_cg	,	F_222
ADDR_SURF_16_BANK	,	V_244
PB0_PIF_PWRDOWN_0	,	V_1162
PB0_PIF_PWRDOWN_2	,	V_1172
PB0_PIF_PWRDOWN_1	,	V_1165
PB0_PIF_PWRDOWN_3	,	V_1174
RLC_CGTT_MGCG_OVERRIDE	,	V_831
RLC_PG_AO_CU_MASK	,	V_813
mode1	,	V_224
mode0	,	V_223
radeon_program_register_sequence	,	F_2
si_enable_bif_mgls	,	F_216
CP_COHER_CNTL2	,	V_385
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_634
counter	,	V_811
sx_debug_1	,	V_297
CB_PERFCOUNTER0_SELECT1	,	V_361
CB_PERFCOUNTER0_SELECT0	,	V_360
PIPE0_DMIF_BUFFER_CONTROL	,	V_139
SQ_CONFIG	,	V_353
RREG32_PCIE_PORT	,	F_344
RLC_BUSY_STATUS	,	V_768
si_set_uvd_dcm	,	F_189
OLAND_MC_UCODE_SIZE	,	V_116
NOOFBANK_MASK	,	V_331
"bad PACKET3_SET_CONFIG_REG\n"	,	L_52
crtc_hdisplay	,	V_209
TAHITI_RB_BITMAP_WIDTH_PER_SH	,	V_288
RADEON_IS_PCIE	,	V_1108
MC_SEQ_IO_DEBUG_DATA	,	V_82
PCIE_LC_STATUS1	,	V_1122
VERDE_MC_UCODE_SIZE	,	V_114
dce6_check_latency_hiding	,	F_43
max_hw_contexts	,	V_307
LC_XMIT_N_FTS	,	F_349
radeon_ucode_validate	,	F_22
ib	,	V_396
ASIC_IS_NODCE	,	F_147
id	,	V_400
RADEON_RING_TYPE_GFX_INDEX	,	V_417
ENABLE_L2_CACHE	,	V_612
ih	,	V_897
PACKET3_WAIT_ON_AVAIL_BUFFER	,	V_733
"IH: DMA1 trap\n"	,	L_136
BANK_HEIGHT	,	F_62
PACKET3_EVENT_WRITE_EOP	,	V_392
si_irq_process	,	F_251
CP_ME_HALT	,	V_420
PACKET3_EVENT_WRITE_EOS	,	V_727
"oland"	,	L_9
hdp_host_path_cntl	,	V_298
SCRATCH_REG0	,	V_376
radeon_ring_test	,	F_122
DC_HPD2_INTERRUPT	,	V_1013
max_gs_threads	,	V_306
MC_VM_AGP_BASE	,	V_587
ring_size	,	V_457
ALIGN	,	F_17
VBLANK_INT_MASK	,	V_968
LC_OPERATING_LINK_WIDTH_SHIFT	,	V_1126
u16	,	T_8
verde_golden_rlc_registers	,	V_16
gpu_cfg2	,	V_1117
"si_irq_set: hpd 1\n"	,	L_92
radeon_fence_driver_init	,	F_312
"Unhandled interrupt: %d %d\n"	,	L_104
SOFT_RESET_RLC	,	V_551
reg_offset	,	V_234
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_1167
crtc6	,	V_944
length_dw	,	V_411
MPLL_BYPASSCLK_SEL	,	V_1196
"MC busy: 0x%08X, clearing.\n"	,	L_35
LC_ALLOW_PDWN_IN_L1	,	V_1186
ADDR_SURF_TILE_SPLIT_2KB	,	V_238
crtc1	,	V_939
crtc2	,	V_940
crtc3	,	V_941
crtc4	,	V_942
crtc5	,	V_943
RADEON_WB_CP1_RPTR_OFFSET	,	V_471
WAIT_REG_MEM_FUNCTION	,	F_186
wake_up	,	F_255
VCEPLL_SLEEP_MASK	,	V_1215
CP_RB2_CNTL	,	V_474
"CB_CMASK"	,	L_62
HAINAN_SMC_UCODE_SIZE	,	V_118
io_mc_regs	,	V_57
ARRAY_MODE	,	F_56
LC_REVERSE_RCVR	,	V_1201
pdev	,	V_109
u32	,	V_6
mc	,	V_418
si_spll_powerdown	,	F_136
MC_SEQ_MISC0	,	V_119
PACKET3_SET_SH_REG_OFFSET	,	V_730
data_return_bandwidth	,	V_161
RMX_OFF	,	V_213
IH_REQ_NONSNOOP_EN	,	V_926
IH_DUMMY_RD_OVERRIDE	,	V_925
SX_BUSY	,	V_485
RLC_STAT	,	V_772
CGLS_EN	,	V_824
num_heads	,	V_176
pitcairn_io_mc_regs	,	V_75
max_lw	,	V_1118
dc_latency	,	V_174
ADDR_SURF_P8_32x32_8x16	,	V_242
VCLK_SRC_SEL_MASK	,	V_1079
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_912
DC_HPD4_RX_INTERRUPT	,	V_1022
dfixed_mul	,	F_31
ADDR_SURF_DEPTH_MICRO_TILING	,	V_241
PA_SC_ENHANCE	,	V_666
radeon_fence_driver_fini	,	F_327
schedule_delayed_work	,	F_261
DCLK_SRC_SEL	,	F_336
"radeon/%s_rlc.bin"	,	L_18
bpp	,	V_163
si_init_uvd_internal_cg	,	F_194
BACKEND_DISABLE_SHIFT	,	V_285
si_fini_pg	,	F_128
dev_warn	,	F_133
R600_RING_TYPE_DMA_INDEX	,	V_964
SRBM_READ_ERROR	,	V_1042
FAULT_VMID_SHIFT	,	V_755
MAX_PU_CU_MASK	,	V_815
VCEPLL_RESET_MASK	,	V_1218
u64	,	T_5
CP_ME_RAM_WADDR	,	V_436
si_enable_mc_mgcg	,	F_214
disp_clk	,	V_156
pm	,	V_203
bridge_pos	,	V_1101
"si_irq_set: hpd 4\n"	,	L_95
GB_TILE_MODE0	,	V_261
CP_MEM_SLP_CNTL	,	V_829
LC_ALLOW_PDWN_IN_L23	,	V_1187
PACKET3_INDEX_BUFFER_SIZE	,	V_696
"si_cp: Failed to load firmware \"%s\"\n"	,	L_31
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_651
"read"	,	L_79
radeon_ring_fini	,	F_116
LATENCY_LOW_WATERMARK	,	F_51
vram_start	,	V_578
"Wait for MC idle timed out !\n"	,	L_43
PACKET3_COMPUTE	,	F_114
src_data	,	V_1028
WREG32_SMC	,	F_212
CG_CLKPIN_CNTL	,	V_47
srbm_soft_reset	,	V_528
MC_CG_ENABLE	,	V_843
"IH: HPD2\n"	,	L_117
radeon_uvd_calc_upll_dividers	,	F_337
vblank_sync	,	V_1039
radeon_aspm	,	V_1149
MEMORY_CLIENT_ID_MASK	,	V_751
VGT_TF_RING_SIZE	,	V_662
CB_PERFCOUNTER1_SELECT0	,	V_362
CB_PERFCOUNTER1_SELECT1	,	V_363
device	,	V_111
"radeon/%s_me.bin"	,	L_16
CP_DEBUG	,	V_454
RLC_MC_CNTL	,	V_886
SOFT_RESET_BCI	,	V_539
ring_index	,	V_1030
PACKET3_NOP	,	V_677
PACKET3_INDIRECT_BUFFER	,	V_410
__be32	,	T_1
LC_FORCE_DIS_SW_SPEED_CHANGE	,	V_1143
BIF_FB_EN	,	V_318
cg_flags	,	V_817
RLC_UCODE_ADDR	,	V_889
se	,	V_807
SOFT_RESET_SEM	,	V_552
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_647
sh	,	V_808
si	,	V_231
si_cp_fini	,	F_115
INACTIVE_CUS_SHIFT	,	V_275
VLINE_STATUS	,	V_999
RLC_UCODE_CNTL	,	V_887
atomic_read	,	F_245
radeon_atombios_fini	,	F_329
"hainan"	,	L_11
radeon_uvd_init	,	F_264
LC_OPERATING_LINK_WIDTH_MASK	,	V_1125
hweight32	,	F_77
LC_L0S_INACTIVITY	,	F_350
uint32_t	,	T_6
radeon_cs_packet	,	V_674
ADDR_SURF_P4_8x16	,	V_262
SECT_CONTEXT	,	V_873
DEEP_SLEEP_CLK_SEL	,	F_365
chip_name	,	V_88
MCD_BUSY	,	V_520
orig	,	V_783
sect	,	V_867
LC_FORCE_EN_SW_SPEED_CHANGE	,	V_1141
PACKET3_SET_CONFIG_REG	,	V_384
WREG32_UVD_CTX	,	F_193
ring_id	,	V_1029
NOOFBANK_SHIFT	,	V_332
DMA_CNTL	,	V_903
radeon_ring_lock	,	F_110
bus	,	V_1099
lnkcap	,	V_1182
tahiti_golden_registers	,	V_5
radeon_device	,	V_1
pflip	,	V_967
MEMORY_CLIENT_ID_SHIFT	,	V_752
MC_SHARED_CHMAP	,	V_141
evergreen_mc_stop	,	F_131
si_enable_gui_idle_interrupt	,	F_119
hotplug_work	,	V_1048
ARRAY_1D_TILED_THIN1	,	V_250
si_lbpw_supported	,	F_229
pci_set_master	,	F_242
grbm_soft_reset	,	V_527
pci_is_root_bus	,	F_342
drm_display_mode	,	V_129
radeon_ring_init	,	F_270
vram_base_offset	,	V_748
LB_D1_VBLANK_INTERRUPT	,	V_995
max_gprs	,	V_305
DC_HPDx_INT_EN	,	V_957
"Invalid Compute packet3: 0x%x\n"	,	L_54
ADDR_SURF_MACRO_ASPECT_2	,	V_247
radeon_pm_fini	,	F_322
ADDR_SURF_MACRO_ASPECT_1	,	V_253
ADDR_SURF_MACRO_ASPECT_4	,	V_259
"DB_STEN"	,	L_66
bit_width	,	V_269
vm	,	V_398
ADDR_SURF_TILE_SPLIT_1KB	,	V_237
ADDR_SURF_TILE_SPLIT_64B	,	V_243
CAYMAN_RING_TYPE_CP1_INDEX	,	V_425
radeon_wb_fini	,	F_319
"PITCAIRN"	,	L_4
NUM_BANKS	,	F_60
dce6_program_watermarks	,	F_44
VGT_BUSY	,	V_487
ENABLE_CONTEXT	,	V_631
PACKET3_DRAW_INDIRECT	,	V_707
queue_hotplug	,	V_1031
PACKET3_DRAW_INDEX_AUTO	,	V_714
radeon_irq_kms_init	,	F_286
wb	,	V_407
RLC_TTOP_D	,	V_794
si_enable_lbpw	,	F_230
RB_NO_UPDATE	,	V_466
"si_irq_set: vblank 5\n"	,	L_91
SE_INDEX	,	F_67
io_debug_size_bytes	,	V_68
wm	,	V_145
tile_config	,	V_330
CNTX_BUSY_INT_ENABLE	,	V_765
si_get_ih_wptr	,	F_250
DMA_PG	,	V_787
VGT_GSVS_RING_SIZE	,	V_658
VTX_DONE_DELAY	,	F_83
PACKET3_WAIT_ON_CE_COUNTER	,	V_732
tile_mode_array	,	V_232
PCI_EXP_LNKCAP	,	V_1183
TAHITI_MC_UCODE_SIZE	,	V_107
rv515_vga_render_disable	,	F_148
radeon_mc_wait_for_idle	,	F_146
PACKET3_MPEG_INDEX	,	V_722
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_452
CP_RB1_RPTR_ADDR	,	V_470
dma_cntl1	,	V_953
RB_OVERFLOW	,	V_1025
"CB_IMMED"	,	L_63
INSTANCE_BROADCAST_WRITES	,	V_265
HDP_MISC_CNTL	,	V_368
dev_info	,	F_126
CTF_TEMP_MASK	,	V_52
dfixed_trunc	,	F_32
"IH: D4 vline\n"	,	L_110
PACKET3_CLEAR_STATE	,	V_448
radeon_wb_init	,	F_285
reg_count	,	V_874
r600_ih_ring_fini	,	F_238
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_623
SPI_BUSY	,	V_491
IH_RB_WPTR_ADDR_HI	,	V_933
MC_WRREQ_CREDIT	,	F_239
actual_temp	,	V_50
evclk	,	V_1207
PACKET3_SURFACE_SYNC	,	V_387
ring_int	,	V_962
radeon_vram_location	,	F_150
UPLL_FB_DIV_MASK	,	V_1091
PACKET3_WRITE_CONST_RAM	,	V_680
DYN_OR_EN	,	V_779
aper_base	,	V_599
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_633
PACKET3_INDEX_BASE	,	V_709
GRBM_RQ_PENDING	,	V_514
TRAP_ENABLE	,	V_904
chansize	,	V_593
MPLL_CLKOUT_SEL_MASK	,	V_1197
SRBM_STATUS	,	V_33
radeon_irq_kms_fini	,	F_287
VCEPLL_BYPASS_EN_MASK	,	V_1214
RADEON_PG_SUPPORT_GFX_PG	,	V_793
CTF_TEMP_SHIFT	,	V_53
usec_timeout	,	V_84
kfree	,	F_330
si_init_dma_pg	,	F_198
si_gfx_is_lockup	,	F_142
CG_VCEPLL_SPREAD_SPECTRUM	,	V_1219
"si_irq_set: vblank 1\n"	,	L_87
out	,	V_122
SH_INDEX	,	F_66
si_gpu_check_soft_reset	,	F_123
radeon_update_display_priority	,	F_54
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_530
RESET_ANTI_MUX_MASK	,	V_1084
si_fini_cg	,	F_129
si_vram_gtt_location	,	F_149
SPI_PS_MAX_WAVE_ID	,	V_670
"unknown asic: 0x%x\n"	,	L_33
copy	,	V_415
radeon_pm_init	,	F_314
PA_SC_RASTER_CONFIG	,	V_293
si_init_pg	,	F_226
MCB_NON_DISPLAY_BUSY	,	V_518
"Packet0 not allowed!\n"	,	L_55
evergreen_mc_resume	,	F_134
verde_mgcg_cgcg_init	,	V_17
RLC_SERDES_MASTER_BUSY_0	,	V_762
MC_WR_CLEAN_CNT	,	F_240
RLC_SERDES_MASTER_BUSY_1	,	V_763
DPG_PIPE_ARBITRATION_CONTROL3	,	V_219
HDP_MEM_POWER_LS	,	V_857
"si_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_14
pfp_hdr	,	V_428
RADEON_RESET_DMA	,	V_506
EINVAL	,	V_39
robj	,	V_604
pitcairn_golden_registers	,	V_11
RADEON_RESET_MC	,	V_521
MEQ1_START	,	F_81
self	,	V_1100
NOOFCHAN_SHIFT	,	V_143
LC_RENEGOTIATE_EN	,	V_1133
VMC_BUSY	,	V_515
si_scratch_init	,	F_93
GRBM_INT_CNTL	,	V_905
SCRATCH_ADDR	,	V_455
data	,	V_66
le32_to_cpup	,	F_12
table_addr	,	V_626
LC_DETECTED_LINK_WIDTH_MASK	,	V_1123
lower_32_bits	,	F_99
"IH"	,	L_71
PCIE_P_CNTL	,	V_1155
"IH: HPD_RX 6\n"	,	L_127
"IH: D1 vline\n"	,	L_103
d4grph_int	,	V_990
si_select_se_sh	,	F_65
TAHITI_SMC_UCODE_SIZE	,	V_108
IH_RB_WPTR_ADDR_LO	,	V_931
RLC_RL_SIZE	,	V_882
PACKET3_SET_BASE	,	V_441
"radeon/%s_ce.bin"	,	L_17
pci_resource_start	,	F_153
CP_INT_CNTL_RING2	,	V_902
si_irq_ack	,	F_246
"GPU fault detected: %d 0x%08x\n"	,	L_130
"IH: HPD6\n"	,	L_121
VM_CONTEXT1_CNTL	,	V_641
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_445
PACKET3_PRED_EXEC	,	V_706
CP_INT_CNTL_RING0	,	V_764
DISP_INTERRUPT_STATUS_CONTINUE	,	V_977
"GRBM_SOFT_RESET=0x%08X\n"	,	L_40
CP_INT_CNTL_RING1	,	V_901
si_get_csb_buffer	,	F_224
PACKET3_DRAW_INDEX_MULTI_AUTO	,	V_717
"Failed to load firmware!\n"	,	L_159
radeon_get_bios	,	F_306
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_84
"CP DMA Bad DST register\n"	,	L_51
UPLL_SPARE_ISPARE9	,	V_1094
ready	,	V_424
radeon_atombios_init	,	F_308
DC_HPD3_INT_CONTROL	,	V_918
TIME_STAMP_INT_ENABLE	,	V_963
"radeon/banks_k_2_smc.bin"	,	L_25
CHIP_PITCAIRN	,	V_10
dma_cntl	,	V_952
MC_VMID	,	F_241
MUX_TCLK_TO_XCLK	,	V_45
SLV_MEM_LS_EN	,	V_851
"failed initializing UVD ring (%d).\n"	,	L_140
