
*** Running vivado
    with args -log system_Bic_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Bic_top_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_Bic_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_Bic_top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_Bic_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20528
CRITICAL WARNING: [Synth 8-976] t has already been declared [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/cubic_interpolation.v:23]
CRITICAL WARNING: [Synth 8-2654] second declaration of t ignored [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/cubic_interpolation.v:23]
INFO: [Synth 8-994] t is declared here [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/cubic_interpolation.v:14]
INFO: [Synth 8-994] t2 is declared here [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/cubic_interpolation.v:16]
INFO: [Synth 8-994] t3 is declared here [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/cubic_interpolation.v:18]
CRITICAL WARNING: [Synth 8-976] fillCount has already been declared [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:68]
CRITICAL WARNING: [Synth 8-2654] second declaration of fillCount ignored [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:68]
INFO: [Synth 8-994] fillCount is declared here [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:44]
CRITICAL WARNING: [Synth 8-976] readyForRead has already been declared [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:194]
CRITICAL WARNING: [Synth 8-2654] second declaration of readyForRead ignored [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:194]
INFO: [Synth 8-994] readyForRead is declared here [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:62]
WARNING: [Synth 8-992] liushui_valid is already implicitly declared earlier [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:425]
WARNING: [Synth 8-992] xBlend_valid is already implicitly declared earlier [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:426]
WARNING: [Synth 8-6901] identifier 'SCALE_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:40]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:40]
WARNING: [Synth 8-6901] identifier 'SCALE_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:41]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:41]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:65]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:66]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:67]
WARNING: [Synth 8-6901] identifier 'COEFF_WIDTH' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:71]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:71]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:71]
WARNING: [Synth 8-6901] identifier 'FRACTION_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:71]
WARNING: [Synth 8-6901] identifier 'COEFF_WIDTH' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:72]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:72]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:72]
WARNING: [Synth 8-6901] identifier 'FRACTION_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:72]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:73]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:73]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:74]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:74]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:75]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:75]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:78]
WARNING: [Synth 8-6901] identifier 'i_top_offset' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:104]
WARNING: [Synth 8-6901] identifier 'i_top_offset' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:154]
WARNING: [Synth 8-6901] identifier 'discardInput' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:179]
WARNING: [Synth 8-6901] identifier 'enableNextDin' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:182]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_Bic_top_0_0' [d:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.gen/sources_1/bd/system/ip/system_Bic_top_0_0/synth/system_Bic_top_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'Bic_top' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter BUFFER_SIZE bound to: 6 - type: integer 
	Parameter INPUT_X_RES_WIDTH bound to: 12 - type: integer 
	Parameter INPUT_Y_RES_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_X_RES_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_Y_RES_WIDTH bound to: 12 - type: integer 
	Parameter BUFFER_SIZE_WIDTH bound to: 3 - type: integer 
	Parameter RS_START bound to: 0 - type: integer 
	Parameter RS_READ_LINE bound to: 1 - type: integer 
	Parameter SCALE_INT_BITS bound to: 4 - type: integer 
	Parameter DISCARD_CNT_WIDTH bound to: 8 - type: integer 
	Parameter SCALE_FRAC_BITS bound to: 14 - type: integer 
	Parameter SCALE_BITS bound to: 18 - type: integer 
	Parameter WS_START bound to: 0 - type: integer 
	Parameter WS_DISCARD bound to: 1 - type: integer 
	Parameter WS_READ bound to: 2 - type: integer 
	Parameter WS_DONE bound to: 3 - type: integer 
	Parameter FRACTION_BITS bound to: 8 - type: integer 
	Parameter COEFF_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ramFifo' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:3]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter BUFFER_SIZE bound to: 6 - type: integer 
	Parameter BUFFER_SIZE_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramDualPort.v:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ramDualPort' (1#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramDualPort.v:2]
WARNING: [Synth 8-7071] port 'dataB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'addrB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'weB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'qB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7023] instance 'ram_inst_i' of module 'ramDualPort' has 9 connections declared, but only 5 given [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'dataB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'addrB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'weB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'qB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7023] instance 'ram_inst_i' of module 'ramDualPort' has 9 connections declared, but only 5 given [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'dataB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'addrB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'weB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'qB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7023] instance 'ram_inst_i' of module 'ramDualPort' has 9 connections declared, but only 5 given [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'dataB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'addrB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'weB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'qB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7023] instance 'ram_inst_i' of module 'ramDualPort' has 9 connections declared, but only 5 given [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'dataB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'addrB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'weB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'qB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7023] instance 'ram_inst_i' of module 'ramDualPort' has 9 connections declared, but only 5 given [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'dataB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'addrB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'weB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7071] port 'qB' of module 'ramDualPort' is unconnected for instance 'ram_inst_i' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
WARNING: [Synth 8-7023] instance 'ram_inst_i' of module 'ramDualPort' has 9 connections declared, but only 5 given [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:85]
INFO: [Synth 8-6155] done synthesizing module 'ramFifo' (2#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/ramFifo.v:3]
WARNING: [Synth 8-7071] port 'readData20' of module 'ramFifo' is unconnected for instance 'ramRB' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:310]
WARNING: [Synth 8-7071] port 'readData21' of module 'ramFifo' is unconnected for instance 'ramRB' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:310]
WARNING: [Synth 8-7071] port 'readData22' of module 'ramFifo' is unconnected for instance 'ramRB' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:310]
WARNING: [Synth 8-7071] port 'readData23' of module 'ramFifo' is unconnected for instance 'ramRB' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:310]
WARNING: [Synth 8-7071] port 'readData30' of module 'ramFifo' is unconnected for instance 'ramRB' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:310]
WARNING: [Synth 8-7071] port 'readData31' of module 'ramFifo' is unconnected for instance 'ramRB' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:310]
WARNING: [Synth 8-7071] port 'readData32' of module 'ramFifo' is unconnected for instance 'ramRB' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:310]
WARNING: [Synth 8-7071] port 'readData33' of module 'ramFifo' is unconnected for instance 'ramRB' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:310]
WARNING: [Synth 8-7023] instance 'ramRB' of module 'ramFifo' has 27 connections declared, but only 19 given [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:310]
INFO: [Synth 8-6157] synthesizing module 'liner' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/liner.v:3]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter XY_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'liner' (3#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/liner.v:3]
INFO: [Synth 8-6157] synthesizing module 'cubic_interpolation' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/cubic_interpolation.v:1]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter FRACTION_BITS bound to: 8 - type: integer 
	Parameter COEFF_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cubic_interpolation' (4#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/cubic_interpolation.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_buffer' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/fifo_buffer.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [d:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:71]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'd:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.gen/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [d:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (28#1) [d:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:71]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_24_to_32'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/fifo_buffer.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fifo_buffer' (29#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/fifo_buffer.v:1]
INFO: [Synth 8-6157] synthesizing module 'delay' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/delay.v:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_CYCLES bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (30#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/delay.v:23]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DELAY_CYCLES bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (30#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/delay.v:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_CYCLES bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (30#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ramRB'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:310]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nolabel_line408'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:408]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'delay_m_axis_tvalid'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:453]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'linear1'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:353]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'linear2'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:364]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'linear3'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:375]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'linear4'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:386]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'delay_liushui'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:431]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'delay_xBlend'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:441]
INFO: [Synth 8-6155] done synthesizing module 'Bic_top' (31#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.srcs/sources_1/new/Bic_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'system_Bic_top_0_0' (32#1) [d:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.gen/sources_1/bd/system/ip/system_Bic_top_0_0/synth/system_Bic_top_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1399.465 ; gain = 261.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1399.465 ; gain = 261.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1399.465 ; gain = 261.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1399.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.gen/sources_1/bd/system/ip/system_Bic_top_0_0/system_Bic_top_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.gen/sources_1/bd/system/ip/system_Bic_top_0_0/system_Bic_top_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst/nolabel_line408/fifo_24_to_32/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst/nolabel_line408/fifo_24_to_32/U0'
Parsing XDC File [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.runs/system_Bic_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.runs/system_Bic_top_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.runs/system_Bic_top_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_Bic_top_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_Bic_top_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1435.652 ; gain = 0.027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/nolabel_line408/fifo_24_to_32/U0. (constraint file  D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.runs/system_Bic_top_0_0_synth_1/dont_touch.xdc, line 11).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.runs/system_Bic_top_0_0_synth_1/dont_touch.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for inst/nolabel_line408/fifo_24_to_32. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'writeState_reg' in module 'Bic_top'
INFO: [Synth 8-3971] The signal "ramDualPort:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                WS_START |                              001 |                               00
                 WS_READ |                              010 |                               10
                 WS_DONE |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeState_reg' using encoding 'one-hot' in module 'Bic_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	               24 Bit    Registers := 28    
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Multipliers : 
	               8x32  Multipliers := 2     
+---RAMs : 
	              96K Bit	(4096 X 24 bit)          RAMs := 6     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP a_reg3, operation Mode is: (A:0x1ffc0)*B.
DSP Report: operator a_reg3 is absorbed into DSP a_reg3.
DSP Report: operator a_reg3 is absorbed into DSP a_reg3.
DSP Report: Generating DSP a_reg3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a_reg3 is absorbed into DSP a_reg3.
DSP Report: operator a_reg3 is absorbed into DSP a_reg3.
DSP Report: Generating DSP c_reg3, operation Mode is: (A:0x1ff40)*B.
DSP Report: operator c_reg3 is absorbed into DSP c_reg3.
DSP Report: operator c_reg3 is absorbed into DSP c_reg3.
DSP Report: Generating DSP c_reg3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_reg3 is absorbed into DSP c_reg3.
DSP Report: operator c_reg3 is absorbed into DSP c_reg3.
DSP Report: Generating DSP b4_temp_reg, operation Mode is: (A*B2)'.
DSP Report: register out_y4_r_reg is absorbed into DSP b4_temp_reg.
DSP Report: register b4_temp_reg is absorbed into DSP b4_temp_reg.
DSP Report: operator b4_temp0 is absorbed into DSP b4_temp_reg.
DSP Report: Generating DSP b_interp_reg0, operation Mode is: PCIN+(A*B2)'.
DSP Report: register out_y1_r_reg is absorbed into DSP b_interp_reg0.
DSP Report: register b1_temp_reg is absorbed into DSP b_interp_reg0.
DSP Report: operator b1_temp0 is absorbed into DSP b_interp_reg0.
DSP Report: operator b_interp_reg0 is absorbed into DSP b_interp_reg0.
DSP Report: Generating DSP b_interp_reg0, operation Mode is: PCIN+(A*B2)'.
DSP Report: register out_y3_r_reg is absorbed into DSP b_interp_reg0.
DSP Report: register b3_temp_reg is absorbed into DSP b_interp_reg0.
DSP Report: operator b3_temp0 is absorbed into DSP b_interp_reg0.
DSP Report: operator b_interp_reg0 is absorbed into DSP b_interp_reg0.
DSP Report: Generating DSP b_interp_reg0, operation Mode is: PCIN+(A*B2)'.
DSP Report: register out_y2_r_reg is absorbed into DSP b_interp_reg0.
DSP Report: register b2_temp_reg is absorbed into DSP b_interp_reg0.
DSP Report: operator b2_temp0 is absorbed into DSP b_interp_reg0.
DSP Report: operator b_interp_reg0 is absorbed into DSP b_interp_reg0.
DSP Report: Generating DSP g4_temp_reg, operation Mode is: (A*B2)'.
DSP Report: register g_interp_reg0 is absorbed into DSP g4_temp_reg.
DSP Report: register g4_temp_reg is absorbed into DSP g4_temp_reg.
DSP Report: operator g4_temp0 is absorbed into DSP g4_temp_reg.
DSP Report: Generating DSP g_interp_reg0, operation Mode is: PCIN+(A*B2)'.
DSP Report: register g1_temp_reg is absorbed into DSP g_interp_reg0.
DSP Report: register g1_temp_reg is absorbed into DSP g_interp_reg0.
DSP Report: operator g1_temp0 is absorbed into DSP g_interp_reg0.
DSP Report: operator g_interp_reg0 is absorbed into DSP g_interp_reg0.
DSP Report: Generating DSP g_interp_reg0, operation Mode is: PCIN+(A*B2)'.
DSP Report: register g_interp_reg0 is absorbed into DSP g_interp_reg0.
DSP Report: register g3_temp_reg is absorbed into DSP g_interp_reg0.
DSP Report: operator g3_temp0 is absorbed into DSP g_interp_reg0.
DSP Report: operator g_interp_reg0 is absorbed into DSP g_interp_reg0.
DSP Report: Generating DSP g_interp_reg0, operation Mode is: PCIN+(A*B2)'.
DSP Report: register g_interp_reg0 is absorbed into DSP g_interp_reg0.
DSP Report: register g2_temp_reg is absorbed into DSP g_interp_reg0.
DSP Report: operator g2_temp0 is absorbed into DSP g_interp_reg0.
DSP Report: operator g_interp_reg0 is absorbed into DSP g_interp_reg0.
DSP Report: Generating DSP r2_temp_reg0, operation Mode is: A*B2.
DSP Report: register r2_temp_reg0 is absorbed into DSP r2_temp_reg0.
DSP Report: operator r2_temp_reg0 is absorbed into DSP r2_temp_reg0.
DSP Report: Generating DSP r3_temp_reg0, operation Mode is: A*B2.
DSP Report: register r3_temp_reg0 is absorbed into DSP r3_temp_reg0.
DSP Report: operator r3_temp_reg0 is absorbed into DSP r3_temp_reg0.
DSP Report: Generating DSP r4_temp_reg0, operation Mode is: A*B2.
DSP Report: register r4_temp_reg0 is absorbed into DSP r4_temp_reg0.
DSP Report: operator r4_temp_reg0 is absorbed into DSP r4_temp_reg0.
DSP Report: Generating DSP r1_temp_reg0, operation Mode is: A*B2.
DSP Report: register r1_temp_reg0 is absorbed into DSP r1_temp_reg0.
DSP Report: operator r1_temp_reg0 is absorbed into DSP r1_temp_reg0.
INFO: [Synth 8-3971] The signal "inst/ramRB/ram_generate[0].ram_inst_i/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/ramRB/ram_generate[1].ram_inst_i/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/ramRB/ram_generate[2].ram_inst_i/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/ramRB/ram_generate[3].ram_inst_i/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/ramRB/ram_generate[4].ram_inst_i/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/ramRB/ram_generate[5].ram_inst_i/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/ramRB  | ram_generate[0].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|inst/ramRB  | ram_generate[1].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|inst/ramRB  | ram_generate[2].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|inst/ramRB  | ram_generate[3].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|inst/ramRB  | ram_generate[4].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|inst/ramRB  | ram_generate[5].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cubic_interpolation | (A:0x1ffc0)*B  | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cubic_interpolation | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cubic_interpolation | (A:0x1ff40)*B  | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cubic_interpolation | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cubic_interpolation | (A*B2)'        | 16     | 8      | -      | -      | 24     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|cubic_interpolation | PCIN+(A*B2)'   | 16     | 8      | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|cubic_interpolation | PCIN+(A*B2)'   | 16     | 8      | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|cubic_interpolation | PCIN+(A*B2)'   | 16     | 8      | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|cubic_interpolation | (A*B2)'        | 16     | 8      | -      | -      | 24     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|cubic_interpolation | PCIN+(A*B2)'   | 16     | 8      | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|cubic_interpolation | PCIN+(A*B2)'   | 16     | 8      | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|cubic_interpolation | PCIN+(A*B2)'   | 16     | 8      | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|cubic_interpolation | A*B2           | 16     | 8      | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|cubic_interpolation | A*B2           | 16     | 8      | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|cubic_interpolation | A*B2           | 16     | 8      | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|cubic_interpolation | A*B2           | 16     | 8      | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/ramRB  | ram_generate[0].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|inst/ramRB  | ram_generate[1].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|inst/ramRB  | ram_generate[2].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|inst/ramRB  | ram_generate[3].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|inst/ramRB  | ram_generate[4].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|inst/ramRB  | ram_generate[5].ram_inst_i/ram_reg | 4 K x 24(NO_CHANGE)    | W |   | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[0].ram_inst_i/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[0].ram_inst_i/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[0].ram_inst_i/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[1].ram_inst_i/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[1].ram_inst_i/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[1].ram_inst_i/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[2].ram_inst_i/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[2].ram_inst_i/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[2].ram_inst_i/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[3].ram_inst_i/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[3].ram_inst_i/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[3].ram_inst_i/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[4].ram_inst_i/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[4].ram_inst_i/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[4].ram_inst_i/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[5].ram_inst_i/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[5].ram_inst_i/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[5].ram_inst_i/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|delay       | delay_regs_reg[4][8] | 5      | 9     | YES          | NO                 | YES               | 9      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   172|
|2     |DSP48E1  |    16|
|6     |LUT1     |    41|
|7     |LUT2     |   278|
|8     |LUT3     |   198|
|9     |LUT4     |   142|
|10    |LUT5     |   189|
|11    |LUT6     |   271|
|12    |MUXCY    |    20|
|13    |RAMB36E1 |    19|
|15    |SRL16E   |     9|
|16    |FDCE     |   429|
|17    |FDPE     |     5|
|18    |FDRE     |   253|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1435.652 ; gain = 297.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1435.652 ; gain = 261.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1435.652 ; gain = 297.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1435.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 68 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1435.652 ; gain = 297.582
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.runs/system_Bic_top_0_0_synth_1/system_Bic_top_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 40 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/github_project/zyqn/zyqn/bmp_hdmi_test8/bmp_hdmi_test8.runs/system_Bic_top_0_0_synth_1/system_Bic_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_Bic_top_0_0_utilization_synth.rpt -pb system_Bic_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 17:27:14 2025...
