# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/sources_1/bd/urllc_core/ip/urllc_core_clk_wiz_dynamic_0/urllc_core_clk_wiz_dynamic_0.xci
# IP: The module: 'urllc_core_clk_wiz_dynamic_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ip/urllc_core_clk_wiz_dynamic_0/urllc_core_clk_wiz_dynamic_0_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'urllc_core_clk_wiz_dynamic_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ip/urllc_core_clk_wiz_dynamic_0/urllc_core_clk_wiz_dynamic_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'urllc_core_clk_wiz_dynamic_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ip/urllc_core_clk_wiz_dynamic_0/urllc_core_clk_wiz_dynamic_0_late.xdc
# XDC: The top module name and the constraint reference have the same name: 'urllc_core_clk_wiz_dynamic_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ip/urllc_core_clk_wiz_dynamic_0/urllc_core_clk_wiz_dynamic_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'urllc_core_clk_wiz_dynamic_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/sources_1/bd/urllc_core/ip/urllc_core_clk_wiz_dynamic_0/urllc_core_clk_wiz_dynamic_0.xci
# IP: The module: 'urllc_core_clk_wiz_dynamic_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ip/urllc_core_clk_wiz_dynamic_0/urllc_core_clk_wiz_dynamic_0_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'urllc_core_clk_wiz_dynamic_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ip/urllc_core_clk_wiz_dynamic_0/urllc_core_clk_wiz_dynamic_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'urllc_core_clk_wiz_dynamic_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ip/urllc_core_clk_wiz_dynamic_0/urllc_core_clk_wiz_dynamic_0_late.xdc
# XDC: The top module name and the constraint reference have the same name: 'urllc_core_clk_wiz_dynamic_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ip/urllc_core_clk_wiz_dynamic_0/urllc_core_clk_wiz_dynamic_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'urllc_core_clk_wiz_dynamic_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
