{"vcs1":{"timestamp_begin":1739351834.276107530, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739351834.629603717, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739351834.947692313, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739351834.047891406}
{"VCS_COMP_START_TIME": 1739351834.047891406}
{"VCS_COMP_END_TIME": 1739351835.162352074}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265540}}
{"vcselab": {"peak_mem": 150360}}
