<HTML>
<HEAD>
<TITLE>wb_si57x_ctrl_regs</TITLE>
<STYLE TYPE="text/css" MEDIA="all">
<!--
  BODY { background: white; color: black;
         font-family: Arial,Helvetica; font-size:12; }
  h1 { font-family: Trebuchet MS,Arial,Helvetica; font-size:30;
       color:#404040; }
  h2 { font-family: Trebuchet MS,Arial,Helvetica; font-size:22;
       color:#404040; }
  h3 { font-family: Trebuchet MS,Arial,Helvetica; font-size:16;
       color:#404040; }
  .td_arrow_left { padding:0px; background: #ffffff; text-align: right;
                   font-size:12; }
  .td_arrow_right { padding:0px; background: #ffffff; text-align: left;
                    font-size:12; }
  .td_code { font-family:Courier New,Courier; padding: 3px; }
  .td_desc { padding: 3px; }
  .td_sym_center { background: #e0e0f0; padding: 3px; }
  .td_port_name { font-family:Courier New,Courier; background: #e0e0f0;
                  text-align: right; font-weight:bold;
                  padding: 3px; width:200px; }
  .td_pblock_left { font-family:Courier New,Courier; background: #e0e0f0;
                    padding: 0px; text-align: left; }
  .td_pblock_right { font-family:Courier New,Courier;
                     background: #e0e0f0;
                     padding: 0px; text-align: right; }
  .td_bit { background: #ffffff; color:#404040;
            font-size:10; width: 70px;
            font-family:Courier New,Courier; padding: 3px;
            text-align:center; }
  .td_field { background: #e0e0f0; padding: 3px; text-align:center;
              border: solid 1px black; }
  .td_unused { background: #a0a0a0; padding: 3px; text-align:center;  }
  th { font-weight:bold; color:#ffffff; background: #202080;
       padding:3px; }
  .tr_even { background: #f0eff0; }
  .tr_odd { background: #e0e0f0; }
-->
</STYLE>
</HEAD>
<BODY>
<h1 class="heading">wb_si57x_ctrl_regs</h1>
<h3>Silabs Si57x controller</h3>
<p>Abstracts away the Si57x I2C interface and presents a memory mapped register ABI</p>
<h3>1. Memory map summary</h3>
<table cellpadding=2 cellspacing=0 border=0>
<tr>
<th>HW address</th>
<th>Type</th>
<th>Name</th>
<th>HDL prefix</th>
<th>C prefix</th>
</tr>
<tr class="tr_odd">
<td class="td_code">0x00</td>
<td>REG</td>
<td><A href="#ctl">ctl</a></td>
<td class="td_code">ctl</td>
<td class="td_code">ctl</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x04</td>
<td>REG</td>
<td><A href="#sta">sta</a></td>
<td class="td_code">sta</td>
<td class="td_code">sta</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x08</td>
<td>REG</td>
<td><A href="#hsdiv_n1_rfreq_msb_strp">hsdiv_n1_rfreq_msb_strp</a></td>
<td class="td_code">hsdiv_n1_rfreq_msb_strp</td>
<td class="td_code">hsdiv_n1_rfreq_msb_strp</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x0c</td>
<td>REG</td>
<td><A href="#rfreq_lsb_strp">rfreq_lsb_strp</a></td>
<td class="td_code">rfreq_lsb_strp</td>
<td class="td_code">rfreq_lsb_strp</td>
</tr>
<tr class="tr_odd">
<td class="td_code">0x10</td>
<td>REG</td>
<td><A href="#hsdiv_n1_rfreq_msb">hsdiv_n1_rfreq_msb</a></td>
<td class="td_code">hsdiv_n1_rfreq_msb</td>
<td class="td_code">hsdiv_n1_rfreq_msb</td>
</tr>
<tr class="tr_even">
<td class="td_code">0x14</td>
<td>REG</td>
<td><A href="#rfreq_lsb">rfreq_lsb</a></td>
<td class="td_code">rfreq_lsb</td>
<td class="td_code">rfreq_lsb</td>
</tr>
</table>

<h3><a name="sect_3_0">2. Register description</a></h3>
<a name="ctl"></a>
<h3>2.1. ctl</h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">ctl</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x0</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">ctl</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x0</td></tr>
</table>
<p>
Si57x control register
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_field" colspan="1">apply_cfg</td>
 <td class="td_field" colspan="1">read_strp_regs</td>
</tr>
</table>
<dl>
  <dt><b>read_strp_regs</b> [<i>rw</i>]</dt>
  <dd>Load the Si57x startup registers<br><br>0: Do nothing;<br>1: Load startup registers (WARNING: This will change the output frequency of the Si57x oscillator to the startup values, autoclear).</dd>
  <dt><b>apply_cfg</b> [<i>rw</i>]</dt>
  <dd>Write the HSDIV, N1 and RFREQ registers<br><br>0: Do nothing;<br>1: Write registers (autoclear).</dd>
</dl>
<a name="sta"></a>
<h3>2.2. sta</h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">sta</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x4</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">sta</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x4</td></tr>
</table>
<p>
Status bits
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_field" colspan="1">busy</td>
 <td class="td_field" colspan="1">i2c_err</td>
 <td class="td_field" colspan="1">cfg_in_sync</td>
 <td class="td_field" colspan="1">strp_complete</td>
</tr>
</table>
<dl>
  <dt><b>strp_complete</b> [<i>ro</i>]</dt>
  <dd>Startup registers status<br><br>0: HSDIV_STRP, N1_STRP and RFREQ_STRP are not valid, a read_startup_regs command should be issued<br>1: HSDIV_STRP, N1_STRP and RFREQ_STRP are updated and valid</dd>
  <dt><b>cfg_in_sync</b> [<i>ro</i>]</dt>
  <dd>Registers synchronization status<br><br>0: Registers HSDIV, N1 and RFREQ values are not in sync with the internal Si57x registers<br>1: Registers HSDIV, N1 and RFREQ values are in sync with the internal Si57x registers</dd>
  <dt><b>i2c_err</b> [<i>ro</i>]</dt>
  <dd>I2C error status<br><br>0: No errors<br>1: An I2C error occured (no response from slave, arbitration lost)</dd>
  <dt><b>busy</b> [<i>ro</i>]</dt>
  <dd>Controller busy status<br><br>0: The Si57x controller is idle and can receive new commands<br>1: The Si57x controller is busy and will ignore new commands</dd>
</dl>
<a name="hsdiv_n1_rfreq_msb_strp"></a>
<h3>2.3. hsdiv_n1_rfreq_msb_strp</h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">hsdiv_n1_rfreq_msb_strp</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x8</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">hsdiv_n1_rfreq_msb_strp</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x8</td></tr>
</table>
<p>
HSDIV, N1 and RFREQ higher bits startup values
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="3">hsdiv_strp[2:0]</td>
 <td class="td_field" colspan="5">n1_strp[6:2]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="2">n1_strp[1:0]</td>
 <td class="td_field" colspan="6">rfreq_msb_strp[5:0]</td>
</tr>
</table>
<dl>
  <dt><b>rfreq_msb_strp</b> [<i>ro</i>]</dt>
  <dd>RFREQ startup value (most significant bits)</dd>
  <dt><b>n1_strp</b> [<i>ro</i>]</dt>
  <dd>N1 startup value</dd>
  <dt><b>hsdiv_strp</b> [<i>ro</i>]</dt>
  <dd>HSDIV startup value</dd>
</dl>
<a name="rfreq_lsb_strp"></a>
<h3>2.4. rfreq_lsb_strp</h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">rfreq_lsb_strp</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0xc</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">rfreq_lsb_strp</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0xc</td></tr>
</table>
<p>
RFREQ startup value (least significant bits)
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">rfreq_lsb_strp[31:24]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">rfreq_lsb_strp[23:16]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">rfreq_lsb_strp[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">rfreq_lsb_strp[7:0]</td>
</tr>
</table>
<dl>
  <dt><b>rfreq_lsb_strp</b> [<i>ro</i>]</dt>
  <dd>RFREQ startup value (least significant bits)</dd>
</dl>
<a name="hsdiv_n1_rfreq_msb"></a>
<h3>2.5. hsdiv_n1_rfreq_msb</h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">hsdiv_n1_rfreq_msb</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x10</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">hsdiv_n1_rfreq_msb</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x10</td></tr>
</table>
<p>
HSDIV, N1 and RFREQ higher bits
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
 <td class="td_unused" colspan="1">-</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="3">hsdiv[2:0]</td>
 <td class="td_field" colspan="5">n1[6:2]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="2">n1[1:0]</td>
 <td class="td_field" colspan="6">rfreq_msb[5:0]</td>
</tr>
</table>
<dl>
  <dt><b>rfreq_msb</b> [<i>rw</i>]</dt>
  <dd>RFREQ (most significant bits)</dd>
  <dt><b>n1</b> [<i>rw</i>]</dt>
  <dd>N1</dd>
  <dt><b>hsdiv</b> [<i>rw</i>]</dt>
  <dd>HSDIV</dd>
</dl>
<a name="rfreq_lsb"></a>
<h3>2.6. rfreq_lsb</h3>
<table cellpadding=0 cellspacing=0 border=0>
<tr><td><b>HW prefix:</b></td><td class="td_code">rfreq_lsb</td></tr>
<tr><td><b>HW address:</b></td><td class="td_code">0x14</td></tr>
<tr><td><b>C prefix:</b></td><td class="td_code">rfreq_lsb</td></tr>
<tr><td><b>C block offset:</b></td><td class="td_code">0x14</td></tr>
</table>
<p>
RFREQ (least significant bits)
</p>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
 <td class="td_bit" colspan="1">31</td>
 <td class="td_bit" colspan="1">30</td>
 <td class="td_bit" colspan="1">29</td>
 <td class="td_bit" colspan="1">28</td>
 <td class="td_bit" colspan="1">27</td>
 <td class="td_bit" colspan="1">26</td>
 <td class="td_bit" colspan="1">25</td>
 <td class="td_bit" colspan="1">24</td>
</tr>
<tr>
 <td class="td_field" colspan="8">rfreq_lsb[31:24]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">23</td>
 <td class="td_bit" colspan="1">22</td>
 <td class="td_bit" colspan="1">21</td>
 <td class="td_bit" colspan="1">20</td>
 <td class="td_bit" colspan="1">19</td>
 <td class="td_bit" colspan="1">18</td>
 <td class="td_bit" colspan="1">17</td>
 <td class="td_bit" colspan="1">16</td>
</tr>
<tr>
 <td class="td_field" colspan="8">rfreq_lsb[23:16]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">15</td>
 <td class="td_bit" colspan="1">14</td>
 <td class="td_bit" colspan="1">13</td>
 <td class="td_bit" colspan="1">12</td>
 <td class="td_bit" colspan="1">11</td>
 <td class="td_bit" colspan="1">10</td>
 <td class="td_bit" colspan="1">9</td>
 <td class="td_bit" colspan="1">8</td>
</tr>
<tr>
 <td class="td_field" colspan="8">rfreq_lsb[15:8]</td>
</tr>
<tr>
 <td class="td_bit" colspan="1">7</td>
 <td class="td_bit" colspan="1">6</td>
 <td class="td_bit" colspan="1">5</td>
 <td class="td_bit" colspan="1">4</td>
 <td class="td_bit" colspan="1">3</td>
 <td class="td_bit" colspan="1">2</td>
 <td class="td_bit" colspan="1">1</td>
 <td class="td_bit" colspan="1">0</td>
</tr>
<tr>
 <td class="td_field" colspan="8">rfreq_lsb[7:0]</td>
</tr>
</table>
<dl>
  <dt><b>rfreq_lsb</b> [<i>rw</i>]</dt>
  <dd>RFREQ (least significant bits)</dd>
</dl>


</BODY>
</HTML>
