<html class="_theme-default">
<head>
    <meta charset="utf-8">
    <title>6.33.25. PowerPC Function Attributes</title>
    
    <link rel="preload" href="assets/index.js" as="script" type="text/javascript" />

    <link rel="stylesheet" type="text/css" href="application.css" />
    <link rel="stylesheet" type="text/css" href="assets/index.css" />
</head>
<body>
    <div class="_app">
        <devdocs-navbar current="powerpc-function-attributes" prefix="" listing-src="navbar.json"></devdocs-navbar>
        <div class="_container">
            <main class="_content">
                <div class="_page _gcc"><h1 class="subsection" id="PowerPC-Function-Attributes-1">6.33.25 PowerPC Function Attributes</h1> <p>These function attributes are supported by the PowerPC back end: </p> <dl compact> <dt><code>longcall</code></dt> <dt><code>shortcall</code></dt> <dd>   <p id="index-shortcall-function-attribute_002c-PowerPC">The <code>longcall</code> attribute indicates that the function might be far away from the call site and require a different (more expensive) calling sequence. The <code>shortcall</code> attribute indicates that the function is always close enough for the shorter calling sequence to be used. These attributes override both the <samp>-mlongcall</samp> switch and the <code>#pragma longcall</code> setting. </p> <p>See <a href="rs_002f6000-and-powerpc-options#RS_002f6000-and-PowerPC-Options">RS/6000 and PowerPC Options</a>, for more information on whether long calls are necessary. </p> </dd> <dt><code>target (<var>options</var>)</code></dt> <dd> <p id="index-target-function-attribute-3">As discussed in <a href="common-function-attributes#Common-Function-Attributes">Common Function Attributes</a>, this attribute allows specification of target-specific compilation options. </p> <p>On the PowerPC, the following options are allowed: </p> <dl compact> <dt>‘<samp>altivec</samp>’</dt> <dt>‘<samp>no-altivec</samp>’</dt> <dd> <p id="index-target_0028_0022altivec_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) AltiVec instructions. In 32-bit code, you cannot enable AltiVec instructions unless <samp>-mabi=altivec</samp> is used on the command line. </p> </dd> <dt>‘<samp>cmpb</samp>’</dt> <dt>‘<samp>no-cmpb</samp>’</dt> <dd> <p id="index-target_0028_0022cmpb_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the compare bytes instruction implemented on the POWER6 processor and other processors that support the PowerPC V2.05 architecture. </p> </dd> <dt>‘<samp>dlmzb</samp>’</dt> <dt>‘<samp>no-dlmzb</samp>’</dt> <dd> <p id="index-target_0028_0022dlmzb_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the string-search ‘<samp>dlmzb</samp>’ instruction on the IBM 405, 440, 464 and 476 processors. This instruction is generated by default when targeting those processors. </p> </dd> <dt>‘<samp>fprnd</samp>’</dt> <dt>‘<samp>no-fprnd</samp>’</dt> <dd> <p id="index-target_0028_0022fprnd_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the FP round to integer instructions implemented on the POWER5+ processor and other processors that support the PowerPC V2.03 architecture. </p> </dd> <dt>‘<samp>hard-dfp</samp>’</dt> <dt>‘<samp>no-hard-dfp</samp>’</dt> <dd> <p id="index-target_0028_0022hard-dfp_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the decimal floating-point instructions implemented on some POWER processors. </p> </dd> <dt>‘<samp>isel</samp>’</dt> <dt>‘<samp>no-isel</samp>’</dt> <dd> <p id="index-target_0028_0022isel_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) ISEL instruction. </p> </dd> <dt>‘<samp>mfcrf</samp>’</dt> <dt>‘<samp>no-mfcrf</samp>’</dt> <dd> <p id="index-target_0028_0022mfcrf_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the move from condition register field instruction implemented on the POWER4 processor and other processors that support the PowerPC V2.01 architecture. </p> </dd> <dt>‘<samp>mfpgpr</samp>’</dt> <dt>‘<samp>no-mfpgpr</samp>’</dt> <dd> <p id="index-target_0028_0022mfpgpr_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the FP move to/from general purpose register instructions implemented on the POWER6X processor and other processors that support the extended PowerPC V2.05 architecture. </p> </dd> <dt>‘<samp>mulhw</samp>’</dt> <dt>‘<samp>no-mulhw</samp>’</dt> <dd> <p id="index-target_0028_0022mulhw_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the half-word multiply and multiply-accumulate instructions on the IBM 405, 440, 464 and 476 processors. These instructions are generated by default when targeting those processors. </p> </dd> <dt>‘<samp>multiple</samp>’</dt> <dt>‘<samp>no-multiple</samp>’</dt> <dd> <p id="index-target_0028_0022multiple_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the load multiple word instructions and the store multiple word instructions. </p> </dd> <dt>‘<samp>update</samp>’</dt> <dt>‘<samp>no-update</samp>’</dt> <dd> <p id="index-target_0028_0022update_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the load or store instructions that update the base register to the address of the calculated memory location. </p> </dd> <dt>‘<samp>popcntb</samp>’</dt> <dt>‘<samp>no-popcntb</samp>’</dt> <dd> <p id="index-target_0028_0022popcntb_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the popcount and double-precision FP reciprocal estimate instruction implemented on the POWER5 processor and other processors that support the PowerPC V2.02 architecture. </p> </dd> <dt>‘<samp>popcntd</samp>’</dt> <dt>‘<samp>no-popcntd</samp>’</dt> <dd> <p id="index-target_0028_0022popcntd_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the popcount instruction implemented on the POWER7 processor and other processors that support the PowerPC V2.06 architecture. </p> </dd> <dt>‘<samp>powerpc-gfxopt</samp>’</dt> <dt>‘<samp>no-powerpc-gfxopt</samp>’</dt> <dd> <p id="index-target_0028_0022powerpc-gfxopt_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the optional PowerPC architecture instructions in the Graphics group, including floating-point select. </p> </dd> <dt>‘<samp>powerpc-gpopt</samp>’</dt> <dt>‘<samp>no-powerpc-gpopt</samp>’</dt> <dd> <p id="index-target_0028_0022powerpc-gpopt_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the optional PowerPC architecture instructions in the General Purpose group, including floating-point square root. </p> </dd> <dt>‘<samp>recip-precision</samp>’</dt> <dt>‘<samp>no-recip-precision</samp>’</dt> <dd> <p id="index-target_0028_0022recip-precision_0022_0029-function-attribute_002c-PowerPC">Assume (do not assume) that the reciprocal estimate instructions provide higher-precision estimates than is mandated by the PowerPC ABI. </p> </dd> <dt>‘<samp>string</samp>’</dt> <dt>‘<samp>no-string</samp>’</dt> <dd> <p id="index-target_0028_0022string_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the load string instructions and the store string word instructions to save multiple registers and do small block moves. </p> </dd> <dt>‘<samp>vsx</samp>’</dt> <dt>‘<samp>no-vsx</samp>’</dt> <dd> <p id="index-target_0028_0022vsx_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) vector/scalar (VSX) instructions, and also enable the use of built-in functions that allow more direct access to the VSX instruction set. In 32-bit code, you cannot enable VSX or AltiVec instructions unless <samp>-mabi=altivec</samp> is used on the command line. </p> </dd> <dt>‘<samp>friz</samp>’</dt> <dt>‘<samp>no-friz</samp>’</dt> <dd> <p id="index-target_0028_0022friz_0022_0029-function-attribute_002c-PowerPC">Generate (do not generate) the <code>friz</code> instruction when the <samp>-funsafe-math-optimizations</samp> option is used to optimize rounding a floating-point value to 64-bit integer and back to floating point. The <code>friz</code> instruction does not return the same value if the floating-point number is too large to fit in an integer. </p> </dd> <dt>‘<samp>avoid-indexed-addresses</samp>’</dt> <dt>‘<samp>no-avoid-indexed-addresses</samp>’</dt> <dd> <p id="index-target_0028_0022avoid-indexed-addresses_0022_0029-function-attribute_002c-PowerPC">Generate code that tries to avoid (not avoid) the use of indexed load or store instructions. </p> </dd> <dt>‘<samp>paired</samp>’</dt> <dt>‘<samp>no-paired</samp>’</dt> <dd> <p id="index-target_0028_0022paired_0022_0029-function-attribute_002c-PowerPC">Generate code that uses (does not use) the generation of PAIRED simd instructions. </p> </dd> <dt>‘<samp>longcall</samp>’</dt> <dt>‘<samp>no-longcall</samp>’</dt> <dd> <p id="index-target_0028_0022longcall_0022_0029-function-attribute_002c-PowerPC">Generate code that assumes (does not assume) that all calls are far away so that a longer more expensive calling sequence is required. </p> </dd> <dt>‘<samp>cpu=<var>CPU</var></samp>’</dt> <dd> <p id="index-target_0028_0022cpu_003dCPU_0022_0029-function-attribute_002c-PowerPC">Specify the architecture to generate code for when compiling the function. If you select the <code>target("cpu=power7")</code> attribute when generating 32-bit code, VSX and AltiVec instructions are not generated unless you use the <samp>-mabi=altivec</samp> option on the command line. </p> </dd> <dt>‘<samp>tune=<var>TUNE</var></samp>’</dt> <dd> <p id="index-target_0028_0022tune_003dTUNE_0022_0029-function-attribute_002c-PowerPC">Specify the architecture to tune for when compiling the function. If you do not specify the <code>target("tune=<var>TUNE</var>")</code> attribute and you do specify the <code>target("cpu=<var>CPU</var>")</code> attribute, compilation tunes for the <var>CPU</var> architecture, and not the default tuning specified on the command line. </p>
</dd> </dl> <p>On the PowerPC, the inliner does not inline a function that has different target options than the caller, unless the callee has a subset of the target options of the caller. </p>
</dd> </dl>  <p class="header"> <p> Next: <a href="risc-v-function-attributes#RISC-V-Function-Attributes" accesskey="n" rel="next">RISC-V Function Attributes</a>, Previous: <a href="nvidia-ptx-function-attributes#Nvidia-PTX-Function-Attributes" accesskey="p" rel="prev">Nvidia PTX Function Attributes</a>, Up: <a href="function-attributes#Function-Attributes" accesskey="u" rel="up">Function Attributes</a> [<a href="index#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p> </p><div class="_attribution">
  <p class="_attribution-p">
    &copy; Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/PowerPC-Function-Attributes.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/PowerPC-Function-Attributes.html</a>
  </p>
</div>
</div>
            </main>
        </div>
    </div>
    <script type="text/javascript" src="assets/index.js"></script>
</body>

</html>