// Seed: 1555124238
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_7 = {id_5{1}};
  module_2(
      id_7, id_2, id_7
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    input wire id_3,
    input tri0 id_4
);
  wor id_6 = 1;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
