#           time             counts unit events
     0.050085251         78,950,595      mem_inst_retired.any                                          (34.89%)
     0.050085251         31,022,460      branch-instructions                                           (34.87%)
     0.050085251            316,346      branch-misses             #    1.02% of all branches          (34.87%)
     0.050085251        113,866,372      instructions              #    2.17  insn per cycle           (43.01%)
     0.050085251         52,459,665      cycles                                                        (43.01%)
     0.050085251          1,632,901      L1-icache-load-misses                                         (40.68%)
     0.050085251         21,171,590      L1-dcache-loads                                               (40.69%)
     0.050085251            668,060      L1-dcache-load-misses     #    3.16% of all L1-dcache accesses  (40.69%)
     0.050085251            155,721      L2-loads                                                      (32.56%)
     0.050085251              1,532      L2-load-misses            #    0.79% of all LL-cache accesses  (32.56%)
     0.050085251            232,553      LLC-loads                                                     (32.57%)
     0.050085251              2,443      LLC-load-misses           #    1.26% of all LL-cache accesses  (32.57%)
     0.100444765         99,207,580      mem_inst_retired.any                                          (35.40%)
     0.100444765         46,038,075      branch-instructions                                           (36.45%)
     0.100444765            586,067      branch-misses             #    1.27% of all branches          (36.45%)
     0.100444765        214,130,109      instructions              #    1.64  insn per cycle           (44.39%)
     0.100444765        130,352,276      cycles                                                        (44.39%)
     0.100444765          7,066,795      L1-icache-load-misses                                         (40.79%)
     0.100444765         62,379,857      L1-dcache-loads                                               (39.72%)
     0.100444765          2,657,694      L1-dcache-load-misses     #    4.26% of all L1-dcache accesses  (39.72%)
     0.100444765            473,160      L2-loads                                                      (31.77%)
     0.100444765              3,974      L2-load-misses            #    0.87% of all LL-cache accesses  (31.78%)
     0.100444765            443,111      LLC-loads                                                     (31.78%)
     0.100444765              3,411      LLC-load-misses           #    0.74% of all LL-cache accesses  (31.77%)
     0.150783098         99,763,139      mem_inst_retired.any                                          (31.78%)
     0.150783098         47,223,256      branch-instructions                                           (36.43%)
     0.150783098            581,031      branch-misses             #    1.23% of all branches          (36.43%)
     0.150783098        221,070,841      instructions              #    1.70  insn per cycle           (44.38%)
     0.150783098        130,349,272      cycles                                                        (44.38%)
     0.150783098          6,786,259      L1-icache-load-misses                                         (44.38%)
     0.150783098         65,979,975      L1-dcache-loads                                               (39.73%)
     0.150783098          2,183,789      L1-dcache-load-misses     #    3.31% of all L1-dcache accesses  (39.73%)
     0.150783098            366,021      L2-loads                                                      (31.79%)
     0.150783098              2,542      L2-load-misses            #    0.67% of all LL-cache accesses  (31.79%)
     0.150783098            394,270      LLC-loads                                                     (31.78%)
     0.150783098              3,146      LLC-load-misses           #    0.83% of all LL-cache accesses  (31.78%)
     0.201093122         94,648,238      mem_inst_retired.any                                          (31.80%)
     0.201093122         52,886,925      branch-instructions                                           (34.05%)
     0.201093122            737,703      branch-misses             #    1.39% of all branches          (36.39%)
     0.201093122        219,629,783      instructions              #    1.69  insn per cycle           (44.34%)
     0.201093122        130,209,184      cycles                                                        (44.34%)
     0.201093122          3,362,344      L1-icache-load-misses                                         (44.34%)
     0.201093122         60,325,029      L1-dcache-loads                                               (42.12%)
     0.201093122          2,532,202      L1-dcache-load-misses     #    4.20% of all L1-dcache accesses  (39.75%)
     0.201093122            319,136      L2-loads                                                      (31.80%)
     0.201093122             17,721      L2-load-misses            #    5.37% of all LL-cache accesses  (31.80%)
     0.201093122            341,474      LLC-loads                                                     (31.80%)
     0.201093122             18,154      LLC-load-misses           #    5.50% of all LL-cache accesses  (31.80%)
     0.251434578         93,505,879      mem_inst_retired.any                                          (31.78%)
     0.251434578         53,065,843      branch-instructions                                           (31.78%)
     0.251434578            807,598      branch-misses             #    1.52% of all branches          (36.44%)
     0.251434578        238,019,483      instructions              #    1.83  insn per cycle           (44.38%)
     0.251434578        130,363,356      cycles                                                        (44.38%)
     0.251434578          2,042,617      L1-icache-load-misses                                         (44.38%)
     0.251434578         64,200,847      L1-dcache-loads                                               (44.38%)
     0.251434578          3,034,177      L1-dcache-load-misses     #    4.73% of all L1-dcache accesses  (39.73%)
     0.251434578            343,199      L2-loads                                                      (31.78%)
     0.251434578             18,155      L2-load-misses            #    5.23% of all LL-cache accesses  (31.78%)
     0.251434578            351,162      LLC-loads                                                     (31.78%)
     0.251434578             17,268      LLC-load-misses           #    4.97% of all LL-cache accesses  (31.78%)
     0.301786072         91,856,596      mem_inst_retired.any                                          (31.78%)
     0.301786072         53,817,099      branch-instructions                                           (31.78%)
     0.301786072            781,723      branch-misses             #    1.45% of all branches          (32.72%)
     0.301786072        238,645,147      instructions              #    1.83  insn per cycle           (44.39%)
     0.301786072        130,332,085      cycles                                                        (44.39%)
     0.301786072          2,244,787      L1-icache-load-misses                                         (44.39%)
     0.301786072         64,637,812      L1-dcache-loads                                               (44.39%)
     0.301786072          2,947,455      L1-dcache-load-misses     #    4.56% of all L1-dcache accesses  (43.47%)
     0.301786072            496,356      L2-loads                                                      (31.78%)
     0.301786072             49,585      L2-load-misses            #   10.61% of all LL-cache accesses  (31.78%)
     0.301786072            437,922      LLC-loads                                                     (31.78%)
     0.301786072             42,018      LLC-load-misses           #    8.99% of all LL-cache accesses  (31.78%)
     0.352112973         82,950,230      mem_inst_retired.any                                          (31.79%)
     0.352112973         47,725,340      branch-instructions                                           (31.79%)
     0.352112973          1,282,837      branch-misses             #    2.69% of all branches          (31.79%)
     0.352112973        215,156,325      instructions              #    1.65  insn per cycle           (43.96%)
     0.352112973        130,270,588      cycles                                                        (44.36%)
     0.352112973          1,800,671      L1-icache-load-misses                                         (44.36%)
     0.352112973         62,978,585      L1-dcache-loads                                               (44.36%)
     0.352112973          3,299,272      L1-dcache-load-misses     #    5.24% of all L1-dcache accesses  (44.36%)
     0.352112973            333,684      L2-loads                                                      (31.80%)
     0.352112973             39,177      L2-load-misses            #   10.70% of all LL-cache accesses  (31.80%)
     0.352112973            398,846      LLC-loads                                                     (31.80%)
     0.352112973             35,822      LLC-load-misses           #    9.78% of all LL-cache accesses  (31.80%)
     0.402455136         90,902,522      mem_inst_retired.any                                          (31.78%)
     0.402455136         52,502,310      branch-instructions                                           (31.78%)
     0.402455136          1,316,931      branch-misses             #    2.51% of all branches          (31.78%)
     0.402455136        220,612,719      instructions              #    1.69  insn per cycle           (39.72%)
     0.402455136        130,353,183      cycles                                                        (44.38%)
     0.402455136          1,164,433      L1-icache-load-misses                                         (44.38%)
     0.402455136         64,620,890      L1-dcache-loads                                               (44.38%)
     0.402455136          4,138,010      L1-dcache-load-misses     #    6.40% of all L1-dcache accesses  (44.38%)
     0.402455136            448,396      L2-loads                                                      (31.78%)
     0.402455136              7,633      L2-load-misses            #    1.66% of all LL-cache accesses  (31.78%)
     0.402455136            471,217      LLC-loads                                                     (31.78%)
     0.402455136              8,542      LLC-load-misses           #    1.86% of all LL-cache accesses  (31.78%)
     0.452779721         86,267,065      mem_inst_retired.any                                          (31.79%)
     0.452779721         50,248,440      branch-instructions                                           (31.79%)
     0.452779721          1,322,510      branch-misses             #    2.63% of all branches          (31.79%)
     0.452779721        215,516,970      instructions              #    1.65  insn per cycle           (39.74%)
     0.452779721        130,284,545      cycles                                                        (42.63%)
     0.452779721          1,175,045      L1-icache-load-misses                                         (44.36%)
     0.452779721         59,479,612      L1-dcache-loads                                               (44.36%)
     0.452779721          3,660,848      L1-dcache-load-misses     #    6.15% of all L1-dcache accesses  (44.36%)
     0.452779721            403,683      L2-loads                                                      (33.54%)
     0.452779721              9,850      L2-load-misses            #    2.25% of all LL-cache accesses  (31.79%)
     0.452779721            470,869      LLC-loads                                                     (31.79%)
     0.452779721              7,538      LLC-load-misses           #    1.72% of all LL-cache accesses  (31.80%)
     0.503103808         82,051,266      mem_inst_retired.any                                          (31.79%)
     0.503103808         48,672,256      branch-instructions                                           (31.79%)
     0.503103808          1,238,029      branch-misses             #    2.54% of all branches          (31.79%)
     0.503103808        211,970,791      instructions              #    1.63  insn per cycle           (39.74%)
     0.503103808        130,285,050      cycles                                                        (39.74%)
     0.503103808            647,597      L1-icache-load-misses                                         (44.36%)
     0.503103808         60,780,697      L1-dcache-loads                                               (44.36%)
     0.503103808          4,227,452      L1-dcache-load-misses     #    6.96% of all L1-dcache accesses  (44.37%)
     0.503103808            526,124      L2-loads                                                      (36.42%)
     0.503103808              9,332      L2-load-misses            #    1.69% of all LL-cache accesses  (31.79%)
     0.503103808            577,166      LLC-loads                                                     (31.79%)
     0.503103808              7,228      LLC-load-misses           #    1.31% of all LL-cache accesses  (31.79%)
     0.553481177         65,010,001      mem_inst_retired.any                                          (31.76%)
     0.553481177         43,134,320      branch-instructions                                           (31.76%)
     0.553481177          1,169,780      branch-misses             #    2.71% of all branches          (31.76%)
     0.553481177        204,450,568      instructions              #    1.57  insn per cycle           (39.70%)
     0.553481177        130,305,526      cycles                                                        (39.70%)
     0.553481177          1,003,161      L1-icache-load-misses                                         (41.30%)
     0.553481177         58,883,941      L1-dcache-loads                                               (44.42%)
     0.553481177          3,633,673      L1-dcache-load-misses     #    6.17% of all L1-dcache accesses  (44.42%)
     0.553481177            538,839      L2-loads                                                      (36.47%)
     0.553481177             14,724      L2-load-misses            #    2.45% of all LL-cache accesses  (34.90%)
     0.553481177            661,330      LLC-loads                                                     (31.76%)
     0.553481177             17,062      LLC-load-misses           #    2.84% of all LL-cache accesses  (31.77%)
     0.603795969         88,947,000      mem_inst_retired.any                                          (31.80%)
     0.603795969         51,941,430      branch-instructions                                           (31.80%)
     0.603795969          1,148,560      branch-misses             #    2.21% of all branches          (31.80%)
     0.603795969        223,145,404      instructions              #    1.71  insn per cycle           (39.75%)
     0.603795969        130,181,270      cycles                                                        (39.75%)
     0.603795969            996,558      L1-icache-load-misses                                         (39.75%)
     0.603795969         61,925,519      L1-dcache-loads                                               (44.35%)
     0.603795969          4,272,215      L1-dcache-load-misses     #    6.90% of all L1-dcache accesses  (44.35%)
     0.603795969            506,758      L2-loads                                                      (36.40%)
     0.603795969             20,969      L2-load-misses            #    4.13% of all LL-cache accesses  (36.40%)
     0.603795969            507,738      LLC-loads                                                     (31.80%)
     0.603795969             28,748      LLC-load-misses           #    5.67% of all LL-cache accesses  (31.80%)
     0.654135988         87,108,371      mem_inst_retired.any                                          (31.78%)
     0.654135988         48,776,324      branch-instructions                                           (31.79%)
     0.654135988          1,041,918      branch-misses             #    2.14% of all branches          (31.78%)
     0.654135988        208,610,369      instructions              #    1.60  insn per cycle           (39.73%)
     0.654135988        130,230,807      cycles                                                        (39.72%)
     0.654135988            843,625      L1-icache-load-misses                                         (39.73%)
     0.654135988         60,782,397      L1-dcache-loads                                               (39.94%)
     0.654135988          3,903,498      L1-dcache-load-misses     #    6.42% of all L1-dcache accesses  (44.38%)
     0.654135988            495,995      L2-loads                                                      (36.43%)
     0.654135988             25,751      L2-load-misses            #    4.64% of all LL-cache accesses  (36.43%)
     0.654135988            613,675      LLC-loads                                                     (36.23%)
     0.654135988             25,224      LLC-load-misses           #    4.55% of all LL-cache accesses  (31.79%)
     0.704485842         90,753,744      mem_inst_retired.any                                          (31.78%)
     0.704485842         51,103,472      branch-instructions                                           (31.78%)
     0.704485842          1,247,180      branch-misses             #    2.44% of all branches          (31.78%)
     0.704485842        220,947,114      instructions              #    1.70  insn per cycle           (39.72%)
     0.704485842        130,343,645      cycles                                                        (39.72%)
     0.704485842          1,129,075      L1-icache-load-misses                                         (39.72%)
     0.704485842         64,836,972      L1-dcache-loads                                               (39.72%)
     0.704485842          4,075,109      L1-dcache-load-misses     #    6.29% of all L1-dcache accesses  (43.24%)
     0.704485842            521,397      L2-loads                                                      (36.44%)
     0.704485842            130,234      L2-load-misses            #   23.80% of all LL-cache accesses  (36.44%)
     0.704485842            572,846      LLC-loads                                                     (36.44%)
     0.704485842             16,860      LLC-load-misses           #    3.08% of all LL-cache accesses  (32.95%)
     0.754837734         86,292,035      mem_inst_retired.any                                          (31.78%)
     0.754837734         55,087,799      branch-instructions                                           (31.78%)
     0.754837734            853,255      branch-misses             #    1.55% of all branches          (31.78%)
     0.754837734        173,463,128      instructions              #    1.33  insn per cycle           (39.72%)
     0.754837734        130,373,198      cycles                                                        (39.72%)
     0.754837734          1,193,244      L1-icache-load-misses                                         (39.72%)
     0.754837734         58,663,558      L1-dcache-loads                                               (39.72%)
     0.754837734          3,009,751      L1-dcache-load-misses     #    5.13% of all L1-dcache accesses  (39.72%)
     0.754837734            412,932      L2-loads                                                      (36.45%)
     0.754837734            136,645      L2-load-misses            #   29.55% of all LL-cache accesses  (36.45%)
     0.754837734            511,979      LLC-loads                                                     (36.45%)
     0.754837734            214,663      LLC-load-misses           #   46.42% of all LL-cache accesses  (36.45%)
     0.805180878         73,585,923      mem_inst_retired.any                                          (34.29%)
     0.805180878         43,628,288      branch-instructions                                           (31.79%)
     0.805180878          1,372,515      branch-misses             #    3.15% of all branches          (31.79%)
     0.805180878        189,256,782      instructions              #    1.45  insn per cycle           (39.73%)
     0.805180878        130,281,118      cycles                                                        (39.73%)
     0.805180878          2,009,609      L1-icache-load-misses                                         (39.73%)
     0.805180878         55,663,647      L1-dcache-loads                                               (39.73%)
     0.805180878          3,377,853      L1-dcache-load-misses     #    6.07% of all L1-dcache accesses  (39.73%)
     0.805180878            507,309      L2-loads                                                      (33.91%)
     0.805180878              5,894      L2-load-misses            #    1.28% of all LL-cache accesses  (36.42%)
     0.805180878            412,998      LLC-loads                                                     (36.42%)
     0.805180878              9,889      LLC-load-misses           #    2.15% of all LL-cache accesses  (36.42%)
     0.855544164         75,219,622      mem_inst_retired.any                                          (36.47%)
     0.855544164         43,273,244      branch-instructions                                           (31.76%)
     0.855544164            890,917      branch-misses             #    2.06% of all branches          (31.76%)
     0.855544164        188,376,631      instructions              #    1.45  insn per cycle           (39.70%)
     0.855544164        130,285,057      cycles                                                        (39.70%)
     0.855544164          1,958,278      L1-icache-load-misses                                         (39.71%)
     0.855544164         60,669,116      L1-dcache-loads                                               (39.71%)
     0.855544164          2,903,558      L1-dcache-load-misses     #    4.79% of all L1-dcache accesses  (39.71%)
     0.855544164            450,606      L2-loads                                                      (31.77%)
     0.855544164              3,087      L2-load-misses            #    0.74% of all LL-cache accesses  (36.47%)
     0.855544164            385,447      LLC-loads                                                     (36.47%)
     0.855544164             18,070      LLC-load-misses           #    4.32% of all LL-cache accesses  (36.47%)
     0.905919061         84,901,129      mem_inst_retired.any                                          (36.48%)
     0.905919061         48,154,738      branch-instructions                                           (35.75%)
     0.905919061          1,272,443      branch-misses             #    2.64% of all branches          (31.77%)
     0.905919061        184,263,159      instructions              #    1.41  insn per cycle           (39.71%)
     0.905919061        130,334,084      cycles                                                        (39.70%)
     0.905919061          2,905,920      L1-icache-load-misses                                         (39.70%)
     0.905919061         44,899,284      L1-dcache-loads                                               (39.70%)
     0.905919061          2,161,445      L1-dcache-load-misses     #    4.81% of all L1-dcache accesses  (39.70%)
     0.905919061            393,774      L2-loads                                                      (31.76%)
     0.905919061             20,660      L2-load-misses            #    5.24% of all LL-cache accesses  (32.47%)
     0.905919061            394,969      LLC-loads                                                     (36.47%)
     0.905919061             19,490      LLC-load-misses           #    4.94% of all LL-cache accesses  (36.47%)
     0.956228145         65,513,011      mem_inst_retired.any                                          (36.40%)
     0.956228145         35,802,758      branch-instructions                                           (36.37%)
     0.956228145          1,363,726      branch-misses             #    3.81% of all branches          (32.41%)
     0.956228145        167,375,807      instructions              #    1.29  insn per cycle           (40.37%)
     0.956228145        130,064,297      cycles                                                        (39.74%)
     0.956228145          2,890,584      L1-icache-load-misses                                         (39.73%)
     0.956228145         50,796,507      L1-dcache-loads                                               (39.77%)
     0.956228145          2,908,419      L1-dcache-load-misses     #    5.73% of all L1-dcache accesses  (39.76%)
     0.956228145            516,264      L2-loads                                                      (31.81%)
     0.956228145             10,083      L2-load-misses            #    2.17% of all LL-cache accesses  (31.81%)
     0.956228145            413,502      LLC-loads                                                     (35.76%)
     0.956228145             19,564      LLC-load-misses           #    4.21% of all LL-cache accesses  (36.40%)
     1.006544369         70,204,602      mem_inst_retired.any                                          (36.41%)
     1.006544369         38,844,671      branch-instructions                                           (36.40%)
     1.006544369          1,511,897      branch-misses             #    3.89% of all branches          (36.40%)
     1.006544369        173,523,200      instructions              #    1.33  insn per cycle           (44.35%)
     1.006544369        130,184,261      cycles                                                        (39.74%)
     1.006544369          2,692,079      L1-icache-load-misses                                         (39.74%)
     1.006544369         48,822,128      L1-dcache-loads                                               (39.74%)
     1.006544369          2,113,481      L1-dcache-load-misses     #    4.33% of all L1-dcache accesses  (39.75%)
     1.006544369            346,948      L2-loads                                                      (31.80%)
     1.006544369             14,418      L2-load-misses            #    4.06% of all LL-cache accesses  (31.80%)
     1.006544369            363,234      LLC-loads                                                     (31.80%)
     1.006544369             11,208      LLC-load-misses           #    3.16% of all LL-cache accesses  (36.41%)
     1.056889033         71,834,665      mem_inst_retired.any                                          (36.41%)
     1.056889033         39,987,977      branch-instructions                                           (36.45%)
     1.056889033          1,559,462      branch-misses             #    3.90% of all branches          (36.45%)
     1.056889033        178,006,233      instructions              #    1.37  insn per cycle           (44.40%)
     1.056889033        130,185,789      cycles                                                        (41.70%)
     1.056889033          2,146,166      L1-icache-load-misses                                         (39.74%)
     1.056889033         50,895,989      L1-dcache-loads                                               (39.74%)
     1.056889033          2,765,118      L1-dcache-load-misses     #    5.43% of all L1-dcache accesses  (39.74%)
     1.056889033            425,060      L2-loads                                                      (31.79%)
     1.056889033             12,401      L2-load-misses            #    3.04% of all LL-cache accesses  (31.75%)
     1.056889033            391,976      LLC-loads                                                     (31.76%)
     1.056889033             16,068      LLC-load-misses           #    3.93% of all LL-cache accesses  (34.45%)
     1.107196343         75,667,250      mem_inst_retired.any                                          (36.34%)
     1.107196343         39,533,096      branch-instructions                                           (36.34%)
     1.107196343          1,583,417      branch-misses             #    4.01% of all branches          (36.34%)
     1.107196343        165,442,895      instructions              #    1.27  insn per cycle           (44.30%)
     1.107196343        130,040,411      cycles                                                        (44.34%)
     1.107196343          2,875,126      L1-icache-load-misses                                         (39.79%)
     1.107196343         47,640,367      L1-dcache-loads                                               (39.79%)
     1.107196343          2,650,315      L1-dcache-load-misses     #    5.56% of all L1-dcache accesses  (39.79%)
     1.107196343            416,765      L2-loads                                                      (31.83%)
     1.107196343             10,000      L2-load-misses            #    2.48% of all LL-cache accesses  (31.83%)
     1.107196343            389,592      LLC-loads                                                     (31.83%)
     1.107196343             14,024      LLC-load-misses           #    3.48% of all LL-cache accesses  (31.79%)
     1.157513700         78,544,138      mem_inst_retired.any                                          (33.22%)
     1.157513700         41,967,960      branch-instructions                                           (36.40%)
     1.157513700          1,467,797      branch-misses             #    3.50% of all branches          (36.40%)
     1.157513700        186,173,671      instructions              #    1.43  insn per cycle           (44.35%)
     1.157513700        130,198,318      cycles                                                        (44.35%)
     1.157513700          2,448,262      L1-icache-load-misses                                         (42.95%)
     1.157513700         53,319,963      L1-dcache-loads                                               (39.75%)
     1.157513700          2,355,313      L1-dcache-load-misses     #    4.42% of all L1-dcache accesses  (39.75%)
     1.157513700            352,236      L2-loads                                                      (31.80%)
     1.157513700             13,727      L2-load-misses            #    3.40% of all LL-cache accesses  (31.80%)
     1.157513700            454,486      LLC-loads                                                     (31.80%)
     1.157513700             14,838      LLC-load-misses           #    3.68% of all LL-cache accesses  (31.80%)
     1.207881418         68,225,514      mem_inst_retired.any                                          (31.77%)
     1.207881418         38,028,351      branch-instructions                                           (36.47%)
     1.207881418          1,645,050      branch-misses             #    4.33% of all branches          (36.47%)
     1.207881418        181,202,729      instructions              #    1.39  insn per cycle           (44.41%)
     1.207881418        130,389,495      cycles                                                        (44.41%)
     1.207881418          1,878,215      L1-icache-load-misses                                         (44.41%)
     1.207881418         55,914,643      L1-dcache-loads                                               (39.71%)
     1.207881418          2,607,567      L1-dcache-load-misses     #    4.66% of all L1-dcache accesses  (39.71%)
     1.207881418            324,584      L2-loads                                                      (31.76%)
     1.207881418             11,877      L2-load-misses            #    3.68% of all LL-cache accesses  (31.76%)
     1.207881418            321,441      LLC-loads                                                     (31.76%)
     1.207881418             13,992      LLC-load-misses           #    4.33% of all LL-cache accesses  (31.77%)
     1.258189501        116,779,556      mem_inst_retired.any                                          (31.80%)
     1.258189501         63,699,762      branch-instructions                                           (31.87%)
     1.258189501            784,139      branch-misses             #    1.23% of all branches          (36.39%)
     1.258189501        257,580,597      instructions              #    1.98  insn per cycle           (44.34%)
     1.258189501        130,184,604      cycles                                                        (44.34%)
     1.258189501          1,682,685      L1-icache-load-misses                                         (44.34%)
     1.258189501         67,781,184      L1-dcache-loads                                               (44.30%)
     1.258189501          3,981,954      L1-dcache-load-misses     #    5.87% of all L1-dcache accesses  (39.76%)
     1.258189501            461,380      L2-loads                                                      (31.81%)
     1.258189501              4,914      L2-load-misses            #    1.16% of all LL-cache accesses  (31.81%)
     1.258189501            388,863      LLC-loads                                                     (31.81%)
     1.258189501              5,938      LLC-load-misses           #    1.40% of all LL-cache accesses  (31.81%)
#           time             counts unit events
     1.308511092         83,298,785      mem_inst_retired.any                                          (31.81%)
     1.308511092         44,745,218      branch-instructions                                           (31.80%)
     1.308511092          1,313,249      branch-misses             #    2.93% of all branches          (35.23%)
     1.308511092        210,757,215      instructions              #    1.62  insn per cycle           (44.37%)
     1.308511092        130,184,182      cycles                                                        (44.37%)
     1.308511092          1,551,450      L1-icache-load-misses                                         (44.34%)
     1.308511092         64,021,893      L1-dcache-loads                                               (44.34%)
     1.308511092          3,191,180      L1-dcache-load-misses     #    4.98% of all L1-dcache accesses  (40.94%)
     1.308511092            401,366      L2-loads                                                      (31.77%)
     1.308511092             20,717      L2-load-misses            #    5.34% of all LL-cache accesses  (31.81%)
     1.308511092            374,178      LLC-loads                                                     (31.81%)
     1.308511092             10,743      LLC-load-misses           #    2.77% of all LL-cache accesses  (31.81%)
     1.358868100         79,280,508      mem_inst_retired.any                                          (31.77%)
     1.358868100         41,389,103      branch-instructions                                           (31.77%)
     1.358868100          1,371,066      branch-misses             #    3.31% of all branches          (31.77%)
     1.358868100        184,535,620      instructions              #    1.42  insn per cycle           (44.40%)
     1.358868100        130,388,501      cycles                                                        (44.40%)
     1.358868100          2,944,548      L1-icache-load-misses                                         (44.40%)
     1.358868100         52,554,841      L1-dcache-loads                                               (44.40%)
     1.358868100          3,285,186      L1-dcache-load-misses     #    6.25% of all L1-dcache accesses  (44.40%)
     1.358868100            710,207      L2-loads                                                      (31.77%)
     1.358868100              8,255      L2-load-misses            #    1.14% of all LL-cache accesses  (31.77%)
     1.358868100            741,612      LLC-loads                                                     (31.77%)
     1.358868100              2,904      LLC-load-misses           #    0.40% of all LL-cache accesses  (31.77%)
     1.409178378         81,968,123      mem_inst_retired.any                                          (31.80%)
     1.409178378         42,770,235      branch-instructions                                           (31.80%)
     1.409178378          1,549,176      branch-misses             #    3.62% of all branches          (31.80%)
     1.409178378        192,805,217      instructions              #    1.48  insn per cycle           (41.82%)
     1.409178378        130,229,763      cycles                                                        (44.34%)
     1.409178378          1,402,369      L1-icache-load-misses                                         (44.34%)
     1.409178378         57,799,872      L1-dcache-loads                                               (44.34%)
     1.409178378          3,162,669      L1-dcache-load-misses     #    5.47% of all L1-dcache accesses  (44.34%)
     1.409178378            759,286      L2-loads                                                      (31.81%)
     1.409178378              1,924      L2-load-misses            #    0.26% of all LL-cache accesses  (31.80%)
     1.409178378            699,016      LLC-loads                                                     (31.81%)
     1.409178378             11,476      LLC-load-misses           #    1.57% of all LL-cache accesses  (31.80%)
     1.459492344         78,729,026      mem_inst_retired.any                                          (31.80%)
     1.459492344         43,311,373      branch-instructions                                           (31.80%)
     1.459492344          1,496,379      branch-misses             #    3.45% of all branches          (31.80%)
     1.459492344        195,348,282      instructions              #    1.50  insn per cycle           (39.75%)
     1.459492344        130,278,340      cycles                                                        (44.35%)
     1.459492344          2,249,220      L1-icache-load-misses                                         (44.35%)
     1.459492344         50,623,509      L1-dcache-loads                                               (44.35%)
     1.459492344          2,713,591      L1-dcache-load-misses     #    5.36% of all L1-dcache accesses  (44.35%)
     1.459492344            506,102      L2-loads                                                      (31.80%)
     1.459492344              5,153      L2-load-misses            #    1.01% of all LL-cache accesses  (31.80%)
     1.459492344            509,495      LLC-loads                                                     (31.80%)
     1.459492344              2,666      LLC-load-misses           #    0.53% of all LL-cache accesses  (31.80%)
     1.509800277         83,876,608      mem_inst_retired.any                                          (31.81%)
     1.509800277         45,338,872      branch-instructions                                           (31.81%)
     1.509800277          1,504,219      branch-misses             #    3.32% of all branches          (31.80%)
     1.509800277        184,177,915      instructions              #    1.41  insn per cycle           (39.75%)
     1.509800277        130,226,230      cycles                                                        (40.58%)
     1.509800277          2,301,040      L1-icache-load-misses                                         (44.34%)
     1.509800277         54,279,247      L1-dcache-loads                                               (44.34%)
     1.509800277          2,980,524      L1-dcache-load-misses     #    5.49% of all L1-dcache accesses  (44.34%)
     1.509800277            410,511      L2-loads                                                      (35.58%)
     1.509800277              5,480      L2-load-misses            #    1.43% of all LL-cache accesses  (31.81%)
     1.509800277            355,993      LLC-loads                                                     (31.81%)
     1.509800277              7,133      LLC-load-misses           #    1.86% of all LL-cache accesses  (31.81%)
     1.560097745         79,692,485      mem_inst_retired.any                                          (31.81%)
     1.560097745         43,823,955      branch-instructions                                           (31.81%)
     1.560097745          1,489,180      branch-misses             #    3.40% of all branches          (31.81%)
     1.560097745        190,645,524      instructions              #    1.46  insn per cycle           (39.76%)
     1.560097745        130,200,302      cycles                                                        (39.76%)
     1.560097745          2,262,688      L1-icache-load-misses                                         (43.96%)
     1.560097745         54,157,918      L1-dcache-loads                                               (44.33%)
     1.560097745          2,906,177      L1-dcache-load-misses     #    5.37% of all L1-dcache accesses  (44.33%)
     1.560097745            376,220      L2-loads                                                      (36.38%)
     1.560097745              5,878      L2-load-misses            #    1.60% of all LL-cache accesses  (32.20%)
     1.560097745            356,330      LLC-loads                                                     (31.81%)
     1.560097745              3,690      LLC-load-misses           #    1.01% of all LL-cache accesses  (31.81%)
     1.610413468         75,747,960      mem_inst_retired.any                                          (31.80%)
     1.610413468         40,648,929      branch-instructions                                           (31.80%)
     1.610413468          1,485,542      branch-misses             #    3.65% of all branches          (31.80%)
     1.610413468        176,109,878      instructions              #    1.35  insn per cycle           (39.75%)
     1.610413468        130,242,034      cycles                                                        (39.75%)
     1.610413468          2,370,003      L1-icache-load-misses                                         (39.75%)
     1.610413468         55,947,618      L1-dcache-loads                                               (44.35%)
     1.610413468          2,846,375      L1-dcache-load-misses     #    5.09% of all L1-dcache accesses  (44.36%)
     1.610413468            396,958      L2-loads                                                      (36.41%)
     1.610413468             14,465      L2-load-misses            #    3.74% of all LL-cache accesses  (36.40%)
     1.610413468            376,885      LLC-loads                                                     (31.80%)
     1.610413468             12,963      LLC-load-misses           #    3.35% of all LL-cache accesses  (31.80%)
     1.660737950         76,225,582      mem_inst_retired.any                                          (31.79%)
     1.660737950         41,804,242      branch-instructions                                           (31.79%)
     1.660737950          1,380,108      branch-misses             #    3.30% of all branches          (31.79%)
     1.660737950        182,069,657      instructions              #    1.40  insn per cycle           (39.74%)
     1.660737950        130,256,650      cycles                                                        (39.74%)
     1.660737950          1,214,992      L1-icache-load-misses                                         (39.74%)
     1.660737950         55,650,867      L1-dcache-loads                                               (42.71%)
     1.660737950          3,785,622      L1-dcache-load-misses     #    6.80% of all L1-dcache accesses  (44.36%)
     1.660737950            578,487      L2-loads                                                      (36.42%)
     1.660737950              9,657      L2-load-misses            #    1.80% of all LL-cache accesses  (36.42%)
     1.660737950            495,508      LLC-loads                                                     (33.47%)
     1.660737950             14,364      LLC-load-misses           #    2.67% of all LL-cache accesses  (31.79%)
     1.711066454         87,879,428      mem_inst_retired.any                                          (31.79%)
     1.711066454         52,790,001      branch-instructions                                           (31.79%)
     1.711066454          1,041,290      branch-misses             #    1.97% of all branches          (31.79%)
     1.711066454        216,432,989      instructions              #    1.66  insn per cycle           (39.74%)
     1.711066454        130,269,777      cycles                                                        (39.74%)
     1.711066454          1,572,158      L1-icache-load-misses                                         (39.74%)
     1.711066454         51,072,381      L1-dcache-loads                                               (39.74%)
     1.711066454          3,160,494      L1-dcache-load-misses     #    6.19% of all L1-dcache accesses  (44.36%)
     1.711066454            609,467      L2-loads                                                      (36.41%)
     1.711066454             10,188      L2-load-misses            #    1.94% of all LL-cache accesses  (36.41%)
     1.711066454            442,726      LLC-loads                                                     (36.41%)
     1.711066454              9,394      LLC-load-misses           #    1.79% of all LL-cache accesses  (31.80%)
     1.761377715         78,226,788      mem_inst_retired.any                                          (31.80%)
     1.761377715         43,176,026      branch-instructions                                           (31.80%)
     1.761377715          1,137,886      branch-misses             #    2.64% of all branches          (31.80%)
     1.761377715        190,196,913      instructions              #    1.46  insn per cycle           (39.75%)
     1.761377715        130,219,551      cycles                                                        (39.75%)
     1.761377715          1,423,662      L1-icache-load-misses                                         (39.75%)
     1.761377715         56,572,026      L1-dcache-loads                                               (39.75%)
     1.761377715          4,835,391      L1-dcache-load-misses     #    8.55% of all L1-dcache accesses  (41.42%)
     1.761377715            914,697      L2-loads                                                      (36.39%)
     1.761377715             12,001      L2-load-misses            #    1.56% of all LL-cache accesses  (36.39%)
     1.761377715            621,042      LLC-loads                                                     (36.40%)
     1.761377715             17,298      LLC-load-misses           #    2.25% of all LL-cache accesses  (34.74%)
     1.811683183         80,861,826      mem_inst_retired.any                                          (31.81%)
     1.811683183         44,625,819      branch-instructions                                           (31.79%)
     1.811683183          1,364,266      branch-misses             #    3.06% of all branches          (31.79%)
     1.811683183        217,914,067      instructions              #    1.67  insn per cycle           (39.74%)
     1.811683183        130,155,547      cycles                                                        (39.74%)
     1.811683183          1,034,392      L1-icache-load-misses                                         (39.75%)
     1.811683183         62,722,827      L1-dcache-loads                                               (39.76%)
     1.811683183          3,151,777      L1-dcache-load-misses     #    5.02% of all L1-dcache accesses  (39.76%)
     1.811683183            704,608      L2-loads                                                      (36.40%)
     1.811683183             18,681      L2-load-misses            #    2.47% of all LL-cache accesses  (36.40%)
     1.811683183            810,485      LLC-loads                                                     (36.40%)
     1.811683183              9,285      LLC-load-misses           #    1.23% of all LL-cache accesses  (36.40%)
     1.862011809         68,647,023      mem_inst_retired.any                                          (35.96%)
     1.862011809         39,743,562      branch-instructions                                           (31.79%)
     1.862011809          1,177,416      branch-misses             #    2.96% of all branches          (31.79%)
     1.862011809        176,106,725      instructions              #    1.35  insn per cycle           (39.74%)
     1.862011809        130,123,461      cycles                                                        (39.73%)
     1.862011809          1,730,695      L1-icache-load-misses                                         (39.73%)
     1.862011809         55,699,348      L1-dcache-loads                                               (39.74%)
     1.862011809          3,527,703      L1-dcache-load-misses     #    6.33% of all L1-dcache accesses  (39.74%)
     1.862011809            566,176      L2-loads                                                      (32.23%)
     1.862011809             14,745      L2-load-misses            #    2.85% of all LL-cache accesses  (36.42%)
     1.862011809            467,185      LLC-loads                                                     (36.42%)
     1.862011809             44,183      LLC-load-misses           #    8.55% of all LL-cache accesses  (36.42%)
     1.912328216         81,945,142      mem_inst_retired.any                                          (36.40%)
     1.912328216         50,382,163      branch-instructions                                           (32.62%)
     1.912328216          1,084,678      branch-misses             #    2.15% of all branches          (31.80%)
     1.912328216        206,769,437      instructions              #    1.59  insn per cycle           (39.75%)
     1.912328216        130,178,590      cycles                                                        (39.75%)
     1.912328216          1,463,202      L1-icache-load-misses                                         (39.75%)
     1.912328216         48,487,199      L1-dcache-loads                                               (39.75%)
     1.912328216          2,768,861      L1-dcache-load-misses     #    5.71% of all L1-dcache accesses  (39.75%)
     1.912328216            593,257      L2-loads                                                      (31.80%)
     1.912328216             31,881      L2-load-misses            #    6.37% of all LL-cache accesses  (35.56%)
     1.912328216            408,290      LLC-loads                                                     (36.40%)
     1.912328216             30,041      LLC-load-misses           #    6.00% of all LL-cache accesses  (36.40%)
     1.962637498         77,739,542      mem_inst_retired.any                                          (36.39%)
     1.962637498         41,972,711      branch-instructions                                           (36.39%)
     1.962637498          1,291,505      branch-misses             #    3.08% of all branches          (31.80%)
     1.962637498        183,985,882      instructions              #    1.41  insn per cycle           (39.75%)
     1.962637498        130,200,871      cycles                                                        (39.75%)
     1.962637498          1,255,197      L1-icache-load-misses                                         (39.75%)
     1.962637498         55,641,072      L1-dcache-loads                                               (39.76%)
     1.962637498          4,170,678      L1-dcache-load-misses     #    7.50% of all L1-dcache accesses  (39.76%)
     1.962637498            785,968      L2-loads                                                      (31.80%)
     1.962637498             10,262      L2-load-misses            #    1.28% of all LL-cache accesses  (31.81%)
     1.962637498            820,647      LLC-loads                                                     (36.40%)
     1.962637498             23,168      LLC-load-misses           #    2.88% of all LL-cache accesses  (36.39%)
     2.012973348         83,771,213      mem_inst_retired.any                                          (36.41%)
     2.012973348         47,506,561      branch-instructions                                           (36.44%)
     2.012973348          1,048,051      branch-misses             #    2.21% of all branches          (33.91%)
     2.012973348        220,546,988      instructions              #    1.69  insn per cycle           (41.86%)
     2.012973348        130,253,901      cycles                                                        (39.74%)
     2.012973348          1,878,405      L1-icache-load-misses                                         (39.74%)
     2.012973348         56,154,152      L1-dcache-loads                                               (39.74%)
     2.012973348          2,804,717      L1-dcache-load-misses     #    4.99% of all L1-dcache accesses  (39.74%)
     2.012973348            476,850      L2-loads                                                      (31.79%)
     2.012973348             14,763      L2-load-misses            #    2.70% of all LL-cache accesses  (31.77%)
     2.012973348            616,105      LLC-loads                                                     (34.28%)
     2.012973348             17,842      LLC-load-misses           #    3.26% of all LL-cache accesses  (36.41%)
     2.063291502         87,980,736      mem_inst_retired.any                                          (36.41%)
     2.063291502         46,952,843      branch-instructions                                           (36.41%)
     2.063291502          1,476,497      branch-misses             #    3.14% of all branches          (36.41%)
     2.063291502        188,123,604      instructions              #    1.44  insn per cycle           (44.36%)
     2.063291502        130,272,624      cycles                                                        (39.74%)
     2.063291502          1,411,285      L1-icache-load-misses                                         (39.75%)
     2.063291502         56,344,265      L1-dcache-loads                                               (39.74%)
     2.063291502          2,729,709      L1-dcache-load-misses     #    4.84% of all L1-dcache accesses  (39.75%)
     2.063291502            412,794      L2-loads                                                      (31.80%)
     2.063291502              3,173      L2-load-misses            #    0.71% of all LL-cache accesses  (31.80%)
     2.063291502            474,923      LLC-loads                                                     (31.80%)
     2.063291502              9,841      LLC-load-misses           #    2.22% of all LL-cache accesses  (36.41%)
     2.113617105         85,289,071      mem_inst_retired.any                                          (36.42%)
     2.113617105         44,696,226      branch-instructions                                           (36.42%)
     2.113617105          1,492,914      branch-misses             #    3.34% of all branches          (36.41%)
     2.113617105        199,981,309      instructions              #    1.54  insn per cycle           (44.36%)
     2.113617105        130,251,357      cycles                                                        (43.15%)
     2.113617105          2,821,578      L1-icache-load-misses                                         (39.73%)
     2.113617105         53,498,145      L1-dcache-loads                                               (39.73%)
     2.113617105          3,137,714      L1-dcache-load-misses     #    5.87% of all L1-dcache accesses  (39.73%)
     2.113617105            670,711      L2-loads                                                      (31.79%)
     2.113617105              1,528      L2-load-misses            #    0.24% of all LL-cache accesses  (31.80%)
     2.113617105            602,009      LLC-loads                                                     (31.80%)
     2.113617105              1,572      LLC-load-misses           #    0.25% of all LL-cache accesses  (33.00%)
     2.163933797         78,563,897      mem_inst_retired.any                                          (36.37%)
     2.163933797         42,691,751      branch-instructions                                           (36.40%)
     2.163933797          1,483,811      branch-misses             #    3.48% of all branches          (36.40%)
     2.163933797        200,520,388      instructions              #    1.54  insn per cycle           (44.35%)
     2.163933797        130,215,634      cycles                                                        (44.35%)
     2.163933797          1,901,026      L1-icache-load-misses                                         (39.81%)
     2.163933797         59,075,350      L1-dcache-loads                                               (39.75%)
     2.163933797          2,743,629      L1-dcache-load-misses     #    4.64% of all L1-dcache accesses  (39.75%)
     2.163933797            510,882      L2-loads                                                      (31.80%)
     2.163933797             17,441      L2-load-misses            #    3.20% of all LL-cache accesses  (31.80%)
     2.163933797            578,828      LLC-loads                                                     (31.80%)
     2.163933797             10,135      LLC-load-misses           #    1.86% of all LL-cache accesses  (31.80%)
     2.214251480         77,066,157      mem_inst_retired.any                                          (31.82%)
     2.214251480         44,740,864      branch-instructions                                           (36.39%)
     2.214251480          1,491,066      branch-misses             #    3.33% of all branches          (36.39%)
     2.214251480        208,162,031      instructions              #    1.60  insn per cycle           (44.32%)
     2.214251480        130,100,020      cycles                                                        (44.31%)
     2.214251480          1,765,629      L1-icache-load-misses                                         (44.32%)
     2.214251480         55,660,469      L1-dcache-loads                                               (39.74%)
     2.214251480          2,557,624      L1-dcache-load-misses     #    4.60% of all L1-dcache accesses  (39.74%)
     2.214251480            467,345      L2-loads                                                      (31.82%)
     2.214251480             14,355      L2-load-misses            #    2.93% of all LL-cache accesses  (31.82%)
     2.214251480            510,866      LLC-loads                                                     (31.82%)
     2.214251480              8,447      LLC-load-misses           #    1.73% of all LL-cache accesses  (31.82%)
     2.264565335         83,467,563      mem_inst_retired.any                                          (31.80%)
     2.264565335         47,189,925      branch-instructions                                           (35.10%)
     2.264565335          1,426,539      branch-misses             #    3.02% of all branches          (36.40%)
     2.264565335        208,422,122      instructions              #    1.60  insn per cycle           (44.35%)
     2.264565335        130,201,288      cycles                                                        (44.35%)
     2.264565335          2,327,089      L1-icache-load-misses                                         (44.34%)
     2.264565335         51,268,006      L1-dcache-loads                                               (41.06%)
     2.264565335          2,739,481      L1-dcache-load-misses     #    5.34% of all L1-dcache accesses  (39.75%)
     2.264565335            602,429      L2-loads                                                      (31.80%)
     2.264565335             12,216      L2-load-misses            #    2.08% of all LL-cache accesses  (31.80%)
     2.264565335            572,545      LLC-loads                                                     (31.80%)
     2.264565335              3,330      LLC-load-misses           #    0.57% of all LL-cache accesses  (31.80%)
     2.314875348         76,330,647      mem_inst_retired.any                                          (31.80%)
     2.314875348         48,856,033      branch-instructions                                           (31.80%)
     2.314875348          1,299,302      branch-misses             #    2.66% of all branches          (36.40%)
     2.314875348        202,970,065      instructions              #    1.56  insn per cycle           (44.35%)
     2.314875348        130,272,095      cycles                                                        (44.34%)
     2.314875348          1,797,019      L1-icache-load-misses                                         (44.34%)
     2.314875348         62,363,628      L1-dcache-loads                                               (44.35%)
     2.314875348          3,136,976      L1-dcache-load-misses     #    5.03% of all L1-dcache accesses  (39.75%)
     2.314875348            457,035      L2-loads                                                      (31.80%)
     2.314875348              7,971      L2-load-misses            #    1.84% of all LL-cache accesses  (31.80%)
     2.314875348            409,694      LLC-loads                                                     (31.80%)
     2.314875348              6,857      LLC-load-misses           #    1.58% of all LL-cache accesses  (31.81%)
     2.365186031         77,535,190      mem_inst_retired.any                                          (31.80%)
     2.365186031         42,120,093      branch-instructions                                           (31.80%)
     2.365186031          1,545,240      branch-misses             #    3.67% of all branches          (33.86%)
     2.365186031        185,283,507      instructions              #    1.42  insn per cycle           (44.34%)
     2.365186031        130,239,795      cycles                                                        (44.34%)
     2.365186031          2,188,952      L1-icache-load-misses                                         (44.34%)
     2.365186031         57,453,834      L1-dcache-loads                                               (44.34%)
     2.365186031          3,769,610      L1-dcache-load-misses     #    6.56% of all L1-dcache accesses  (42.30%)
     2.365186031            823,458      L2-loads                                                      (31.80%)
     2.365186031                924      L2-load-misses            #    0.11% of all LL-cache accesses  (31.80%)
     2.365186031            848,506      LLC-loads                                                     (31.80%)
     2.365186031                858      LLC-load-misses           #    0.10% of all LL-cache accesses  (31.80%)
     2.415501723         92,049,264      mem_inst_retired.any                                          (31.80%)
     2.415501723         49,364,999      branch-instructions                                           (31.80%)
     2.415501723          1,013,574      branch-misses             #    2.05% of all branches          (31.80%)
     2.415501723        207,995,080      instructions              #    1.60  insn per cycle           (44.35%)
     2.415501723        130,272,801      cycles                                                        (44.35%)
     2.415501723          1,132,256      L1-icache-load-misses                                         (44.35%)
     2.415501723         59,087,582      L1-dcache-loads                                               (44.35%)
     2.415501723          2,957,001      L1-dcache-load-misses     #    5.00% of all L1-dcache accesses  (44.35%)
     2.415501723            529,965      L2-loads                                                      (31.80%)
     2.415501723              2,478      L2-load-misses            #    0.55% of all LL-cache accesses  (31.80%)
     2.415501723            375,253      LLC-loads                                                     (31.80%)
     2.415501723              2,059      LLC-load-misses           #    0.45% of all LL-cache accesses  (31.80%)
     2.465822413         60,648,675      mem_inst_retired.any                                          (31.80%)
     2.465822413         29,827,631      branch-instructions                                           (31.80%)
     2.465822413          1,159,429      branch-misses             #    3.89% of all branches          (31.80%)
     2.465822413        139,517,814      instructions              #    1.07  insn per cycle           (40.55%)
     2.465822413        130,102,217      cycles                                                        (44.35%)
     2.465822413          1,612,158      L1-icache-load-misses                                         (44.35%)
     2.465822413         46,806,288      L1-dcache-loads                                               (44.35%)
     2.465822413          3,156,465      L1-dcache-load-misses     #    6.74% of all L1-dcache accesses  (44.35%)
     2.465822413            525,547      L2-loads                                                      (31.80%)
     2.465822413             19,663      L2-load-misses            #    3.85% of all LL-cache accesses  (31.80%)
     2.465822413            497,175      LLC-loads                                                     (31.80%)
     2.465822413              6,820      LLC-load-misses           #    1.33% of all LL-cache accesses  (31.80%)
     2.516178288         74,326,101      mem_inst_retired.any                                          (31.77%)
     2.516178288         38,234,828      branch-instructions                                           (31.77%)
     2.516178288          1,428,509      branch-misses             #    3.74% of all branches          (31.77%)
     2.516178288        180,008,742      instructions              #    1.38  insn per cycle           (39.71%)
     2.516178288        130,243,768      cycles                                                        (43.87%)
     2.516178288          1,535,443      L1-icache-load-misses                                         (44.40%)
     2.516178288         55,403,725      L1-dcache-loads                                               (44.40%)
     2.516178288          2,845,291      L1-dcache-load-misses     #    5.14% of all L1-dcache accesses  (44.40%)
     2.516178288            541,300      L2-loads                                                      (32.32%)
     2.516178288             42,041      L2-load-misses            #    8.32% of all LL-cache accesses  (31.77%)
     2.516178288            469,364      LLC-loads                                                     (31.78%)
     2.516178288             41,336      LLC-load-misses           #    8.18% of all LL-cache accesses  (31.77%)
#           time             counts unit events
     2.566496682         76,516,233      mem_inst_retired.any                                          (31.80%)
     2.566496682         42,792,866      branch-instructions                                           (31.80%)
     2.566496682            904,429      branch-misses             #    2.11% of all branches          (31.80%)
     2.566496682        185,297,341      instructions              #    1.42  insn per cycle           (39.74%)
     2.566496682        130,153,361      cycles                                                        (39.75%)
     2.566496682          2,017,960      L1-icache-load-misses                                         (44.35%)
     2.566496682         59,959,778      L1-dcache-loads                                               (44.36%)
     2.566496682          3,563,933      L1-dcache-load-misses     #    5.94% of all L1-dcache accesses  (44.35%)
     2.566496682            521,837      L2-loads                                                      (36.41%)
     2.566496682             43,229      L2-load-misses            #    7.65% of all LL-cache accesses  (31.80%)
     2.566496682            608,131      LLC-loads                                                     (31.80%)
     2.566496682             37,284      LLC-load-misses           #    6.60% of all LL-cache accesses  (31.80%)
     2.616887754         69,859,633      mem_inst_retired.any                                          (31.76%)
     2.616887754         43,178,369      branch-instructions                                           (31.75%)
     2.616887754          1,122,375      branch-misses             #    2.60% of all branches          (31.75%)
     2.616887754        193,036,997      instructions              #    1.48  insn per cycle           (39.69%)
     2.616887754        130,241,777      cycles                                                        (39.69%)
     2.616887754          1,734,551      L1-icache-load-misses                                         (42.48%)
     2.616887754         56,229,142      L1-dcache-loads                                               (44.43%)
     2.616887754          3,290,929      L1-dcache-load-misses     #    5.85% of all L1-dcache accesses  (44.43%)
     2.616887754            705,158      L2-loads                                                      (36.49%)
     2.616887754             39,072      L2-load-misses            #    5.41% of all LL-cache accesses  (33.72%)
     2.616887754            739,776      LLC-loads                                                     (31.76%)
     2.616887754             64,391      LLC-load-misses           #    8.91% of all LL-cache accesses  (31.76%)
     2.667225175         79,880,584      mem_inst_retired.any                                          (31.78%)
     2.667225175         42,248,467      branch-instructions                                           (31.78%)
     2.667225175          1,263,834      branch-misses             #    2.99% of all branches          (31.78%)
     2.667225175        177,964,709      instructions              #    1.37  insn per cycle           (39.73%)
     2.667225175        130,102,949      cycles                                                        (39.73%)
     2.667225175          1,230,256      L1-icache-load-misses                                         (39.73%)
     2.667225175         54,865,513      L1-dcache-loads                                               (44.38%)
     2.667225175          3,401,524      L1-dcache-load-misses     #    6.20% of all L1-dcache accesses  (44.38%)
     2.667225175            520,379      L2-loads                                                      (36.43%)
     2.667225175             51,734      L2-load-misses            #   10.14% of all LL-cache accesses  (36.43%)
     2.667225175            500,294      LLC-loads                                                     (31.78%)
     2.667225175             46,887      LLC-load-misses           #    9.19% of all LL-cache accesses  (31.79%)
     2.717537739         69,327,393      mem_inst_retired.any                                          (31.81%)
     2.717537739         37,819,509      branch-instructions                                           (31.83%)
     2.717537739          1,352,624      branch-misses             #    3.58% of all branches          (31.76%)
     2.717537739        155,096,771      instructions              #    1.19  insn per cycle           (39.72%)
     2.717537739        129,833,777      cycles                                                        (39.72%)
     2.717537739          2,418,423      L1-icache-load-misses                                         (39.72%)
     2.717537739         45,488,949      L1-dcache-loads                                               (41.08%)
     2.717537739          2,310,379      L1-dcache-load-misses     #    5.08% of all L1-dcache accesses  (44.39%)
     2.717537739            504,770      L2-loads                                                      (36.43%)
     2.717537739            125,922      L2-load-misses            #   22.85% of all LL-cache accesses  (36.40%)
     2.717537739            597,452      LLC-loads                                                     (35.06%)
     2.717537739             70,824      LLC-load-misses           #   12.85% of all LL-cache accesses  (31.81%)
     2.767887607         68,539,980      mem_inst_retired.any                                          (31.79%)
     2.767887607         35,579,182      branch-instructions                                           (31.75%)
     2.767887607          1,260,808      branch-misses             #    3.54% of all branches          (31.75%)
     2.767887607        169,284,439      instructions              #    1.30  insn per cycle           (39.70%)
     2.767887607        130,020,783      cycles                                                        (39.70%)
     2.767887607          1,323,463      L1-icache-load-misses                                         (39.70%)
     2.767887607         43,974,104      L1-dcache-loads                                               (39.73%)
     2.767887607          2,567,639      L1-dcache-load-misses     #    5.84% of all L1-dcache accesses  (44.40%)
     2.767887607            567,439      L2-loads                                                      (36.46%)
     2.767887607             57,090      L2-load-misses            #   10.02% of all LL-cache accesses  (36.46%)
     2.767887607            572,218      LLC-loads                                                     (36.47%)
     2.767887607             53,691      LLC-load-misses           #    9.42% of all LL-cache accesses  (31.79%)
     2.818368503         46,198,270      mem_inst_retired.any                                          (31.70%)
     2.818368503         26,790,668      branch-instructions                                           (31.69%)
     2.818368503            733,708      branch-misses             #    2.74% of all branches          (31.69%)
     2.818368503        118,889,256      instructions              #    0.91  insn per cycle           (39.61%)
     2.818368503        130,386,481      cycles                                                        (39.61%)
     2.818368503          1,617,931      L1-icache-load-misses                                         (39.61%)
     2.818368503         38,895,926      L1-dcache-loads                                               (39.62%)
     2.818368503          3,333,684      L1-dcache-load-misses     #    8.57% of all L1-dcache accesses  (39.64%)
     2.818368503            690,121      L2-loads                                                      (36.61%)
     2.818368503             70,919      L2-load-misses            #   10.87% of all LL-cache accesses  (36.61%)
     2.818368503            615,098      LLC-loads                                                     (36.62%)
     2.818368503             75,205      LLC-load-misses           #   11.52% of all LL-cache accesses  (36.61%)
     2.868819282         67,038,725      mem_inst_retired.any                                          (33.50%)
     2.868819282         40,836,143      branch-instructions                                           (31.72%)
     2.868819282          1,251,515      branch-misses             #    3.06% of all branches          (31.71%)
     2.868819282        186,691,222      instructions              #    1.43  insn per cycle           (39.64%)
     2.868819282        130,460,522      cycles                                                        (39.64%)
     2.868819282          1,520,924      L1-icache-load-misses                                         (39.64%)
     2.868819282         55,392,204      L1-dcache-loads                                               (39.63%)
     2.868819282          2,906,315      L1-dcache-load-misses     #    5.25% of all L1-dcache accesses  (39.64%)
     2.868819282            633,116      L2-loads                                                      (34.75%)
     2.868819282             61,415      L2-load-misses            #    9.22% of all LL-cache accesses  (36.58%)
     2.868819282            699,299      LLC-loads                                                     (36.58%)
     2.868819282             77,211      LLC-load-misses           #   11.59% of all LL-cache accesses  (36.58%)
     2.919289540         80,021,229      mem_inst_retired.any                                          (36.59%)
     2.919289540         46,125,023      branch-instructions                                           (31.70%)
     2.919289540            886,084      branch-misses             #    1.92% of all branches          (31.71%)
     2.919289540        206,683,730      instructions              #    1.58  insn per cycle           (39.63%)
     2.919289540        130,442,116      cycles                                                        (39.63%)
     2.919289540          1,115,745      L1-icache-load-misses                                         (39.64%)
     2.919289540         60,279,429      L1-dcache-loads                                               (39.64%)
     2.919289540          3,052,840      L1-dcache-load-misses     #    5.06% of all L1-dcache accesses  (39.63%)
     2.919289540            612,709      L2-loads                                                      (31.72%)
     2.919289540             55,731      L2-load-misses            #   10.00% of all LL-cache accesses  (36.57%)
     2.919289540            502,436      LLC-loads                                                     (36.58%)
     2.919289540             38,294      LLC-load-misses           #    6.87% of all LL-cache accesses  (36.58%)
     2.969614824         80,087,422      mem_inst_retired.any                                          (36.42%)
     2.969614824         45,389,612      branch-instructions                                           (35.19%)
     2.969614824            941,322      branch-misses             #    2.07% of all branches          (31.80%)
     2.969614824        195,629,163      instructions              #    1.50  insn per cycle           (39.74%)
     2.969614824        130,096,548      cycles                                                        (39.73%)
     2.969614824          2,386,856      L1-icache-load-misses                                         (39.74%)
     2.969614824         43,652,271      L1-dcache-loads                                               (39.73%)
     2.969614824          1,626,830      L1-dcache-load-misses     #    3.73% of all L1-dcache accesses  (39.72%)
     2.969614824            420,447      L2-loads                                                      (31.78%)
     2.969614824             62,743      L2-load-misses            #   11.87% of all LL-cache accesses  (33.00%)
     2.969614824            636,852      LLC-loads                                                     (36.43%)
     2.969614824             75,201      LLC-load-misses           #   14.23% of all LL-cache accesses  (36.44%)
     3.020069346         95,551,584      mem_inst_retired.any                                          (36.58%)
     3.020069346         55,529,239      branch-instructions                                           (36.58%)
     3.020069346            749,486      branch-misses             #    1.35% of all branches          (32.02%)
     3.020069346        212,085,975      instructions              #    1.63  insn per cycle           (39.96%)
     3.020069346        130,319,394      cycles                                                        (39.64%)
     3.020069346          2,451,252      L1-icache-load-misses                                         (39.63%)
     3.020069346         44,740,034      L1-dcache-loads                                               (39.64%)
     3.020069346          2,597,908      L1-dcache-load-misses     #    5.81% of all L1-dcache accesses  (39.65%)
     3.020069346            577,467      L2-loads                                                      (31.72%)
     3.020069346             33,362      L2-load-misses            #    6.36% of all LL-cache accesses  (31.72%)
     3.020069346            471,739      LLC-loads                                                     (36.23%)
     3.020069346             27,903      LLC-load-misses           #    5.32% of all LL-cache accesses  (36.57%)
     3.070390455         84,480,160      mem_inst_retired.any                                          (36.41%)
     3.070390455         46,713,486      branch-instructions                                           (36.41%)
     3.070390455            992,263      branch-misses             #    2.12% of all branches          (36.41%)
     3.070390455        207,651,197      instructions              #    1.60  insn per cycle           (44.36%)
     3.070390455        130,162,369      cycles                                                        (39.74%)
     3.070390455          1,509,931      L1-icache-load-misses                                         (39.74%)
     3.070390455         48,833,685      L1-dcache-loads                                               (39.75%)
     3.070390455          2,707,815      L1-dcache-load-misses     #    5.54% of all L1-dcache accesses  (39.75%)
     3.070390455            711,980      L2-loads                                                      (31.79%)
     3.070390455             54,431      L2-load-misses            #    8.11% of all LL-cache accesses  (31.80%)
     3.070390455            629,694      LLC-loads                                                     (31.79%)
     3.070390455             52,067      LLC-load-misses           #    7.76% of all LL-cache accesses  (36.41%)
     3.120721654         72,329,088      mem_inst_retired.any                                          (36.42%)
     3.120721654         40,250,823      branch-instructions                                           (36.42%)
     3.120721654          1,411,935      branch-misses             #    3.51% of all branches          (36.42%)
     3.120721654        163,939,706      instructions              #    1.26  insn per cycle           (44.37%)
     3.120721654        130,089,493      cycles                                                        (41.36%)
     3.120721654          2,163,617      L1-icache-load-misses                                         (39.74%)
     3.120721654         51,614,270      L1-dcache-loads                                               (39.74%)
     3.120721654          2,740,088      L1-dcache-load-misses     #    5.31% of all L1-dcache accesses  (39.73%)
     3.120721654            604,693      L2-loads                                                      (31.79%)
     3.120721654             56,922      L2-load-misses            #   10.87% of all LL-cache accesses  (31.79%)
     3.120721654            442,776      LLC-loads                                                     (31.79%)
     3.120721654             52,428      LLC-load-misses           #   10.01% of all LL-cache accesses  (34.79%)
     3.171044616         75,514,821      mem_inst_retired.any                                          (36.41%)
     3.171044616         42,033,731      branch-instructions                                           (36.41%)
     3.171044616          1,138,734      branch-misses             #    2.71% of all branches          (36.41%)
     3.171044616        187,937,036      instructions              #    1.44  insn per cycle           (44.35%)
     3.171044616        130,124,356      cycles                                                        (44.35%)
     3.171044616          1,826,119      L1-icache-load-misses                                         (39.74%)
     3.171044616         50,964,885      L1-dcache-loads                                               (39.74%)
     3.171044616          2,589,822      L1-dcache-load-misses     #    5.08% of all L1-dcache accesses  (39.74%)
     3.171044616            573,532      L2-loads                                                      (31.80%)
     3.171044616             36,777      L2-load-misses            #    6.18% of all LL-cache accesses  (31.79%)
     3.171044616            615,701      LLC-loads                                                     (31.80%)
     3.171044616             32,282      LLC-load-misses           #    5.43% of all LL-cache accesses  (31.80%)
     3.221361479         75,077,872      mem_inst_retired.any                                          (33.38%)
     3.221361479         41,923,201      branch-instructions                                           (36.27%)
     3.221361479          1,397,432      branch-misses             #    3.33% of all branches          (36.45%)
     3.221361479        187,586,196      instructions              #    1.44  insn per cycle           (44.42%)
     3.221361479        129,828,559      cycles                                                        (44.44%)
     3.221361479          1,986,733      L1-icache-load-misses                                         (42.74%)
     3.221361479         51,853,110      L1-dcache-loads                                               (39.83%)
     3.221361479          2,655,809      L1-dcache-load-misses     #    5.12% of all L1-dcache accesses  (39.84%)
     3.221361479            483,498      L2-loads                                                      (31.87%)
     3.221361479             38,936      L2-load-misses            #    7.24% of all LL-cache accesses  (31.86%)
     3.221361479            591,637      LLC-loads                                                     (31.68%)
     3.221361479             50,240      LLC-load-misses           #    9.35% of all LL-cache accesses  (31.65%)
     3.271686372         78,798,519      mem_inst_retired.any                                          (31.73%)
     3.271686372         45,722,663      branch-instructions                                           (36.37%)
     3.271686372          1,295,190      branch-misses             #    2.83% of all branches          (36.37%)
     3.271686372        202,240,052      instructions              #    1.56  insn per cycle           (44.33%)
     3.271686372        130,047,602      cycles                                                        (44.32%)
     3.271686372          1,625,429      L1-icache-load-misses                                         (44.41%)
     3.271686372         56,224,068      L1-dcache-loads                                               (39.77%)
     3.271686372          2,310,008      L1-dcache-load-misses     #    4.11% of all L1-dcache accesses  (39.77%)
     3.271686372            471,477      L2-loads                                                      (31.82%)
     3.271686372             46,525      L2-load-misses            #   10.73% of all LL-cache accesses  (31.81%)
     3.271686372            395,790      LLC-loads                                                     (31.81%)
     3.271686372             35,913      LLC-load-misses           #    8.28% of all LL-cache accesses  (31.82%)
     3.322125651         70,296,619      mem_inst_retired.any                                          (31.86%)
     3.322125651         37,708,004      branch-instructions                                           (32.31%)
     3.322125651          1,271,786      branch-misses             #    3.37% of all branches          (36.62%)
     3.322125651        164,805,337      instructions              #    1.27  insn per cycle           (44.58%)
     3.322125651        129,738,611      cycles                                                        (44.34%)
     3.322125651          2,173,091      L1-icache-load-misses                                         (44.35%)
     3.322125651         46,803,813      L1-dcache-loads                                               (43.94%)
     3.322125651          2,569,042      L1-dcache-load-misses     #    5.49% of all L1-dcache accesses  (39.48%)
     3.322125651            643,521      L2-loads                                                      (31.75%)
     3.322125651             57,771      L2-load-misses            #    8.35% of all LL-cache accesses  (31.75%)
     3.322125651            739,675      LLC-loads                                                     (31.75%)
     3.322125651             58,750      LLC-load-misses           #    8.49% of all LL-cache accesses  (31.86%)
     3.372601038         73,865,952      mem_inst_retired.any                                          (31.70%)
     3.372601038         44,329,666      branch-instructions                                           (31.70%)
     3.372601038          1,110,754      branch-misses             #    2.51% of all branches          (35.22%)
     3.372601038        190,507,604      instructions              #    1.46  insn per cycle           (44.51%)
     3.372601038        130,444,706      cycles                                                        (44.51%)
     3.372601038          1,724,074      L1-icache-load-misses                                         (44.51%)
     3.372601038         52,998,013      L1-dcache-loads                                               (44.51%)
     3.372601038          2,406,526      L1-dcache-load-misses     #    4.54% of all L1-dcache accesses  (41.03%)
     3.372601038            548,859      L2-loads                                                      (31.72%)
     3.372601038             47,535      L2-load-misses            #    9.08% of all LL-cache accesses  (31.71%)
     3.372601038            497,965      LLC-loads                                                     (31.71%)
     3.372601038             47,966      LLC-load-misses           #    9.16% of all LL-cache accesses  (31.72%)
     3.423062136         76,817,472      mem_inst_retired.any                                          (31.84%)
     3.423062136         45,950,680      branch-instructions                                           (31.84%)
     3.423062136            864,509      branch-misses             #    1.88% of all branches          (31.83%)
     3.423062136        191,512,015      instructions              #    1.47  insn per cycle           (44.56%)
     3.423062136        129,943,836      cycles                                                        (44.56%)
     3.423062136          1,457,393      L1-icache-load-misses                                         (44.56%)
     3.423062136         54,569,196      L1-dcache-loads                                               (44.38%)
     3.423062136          4,022,324      L1-dcache-load-misses     #    7.37% of all L1-dcache accesses  (44.29%)
     3.423062136            782,773      L2-loads                                                      (31.56%)
     3.423062136             47,793      L2-load-misses            #    6.88% of all LL-cache accesses  (31.56%)
     3.423062136            606,356      LLC-loads                                                     (31.74%)
     3.423062136             66,864      LLC-load-misses           #    9.63% of all LL-cache accesses  (31.83%)
     3.473508042         76,058,281      mem_inst_retired.any                                          (31.72%)
     3.473508042         39,552,864      branch-instructions                                           (31.72%)
     3.473508042          1,265,181      branch-misses             #    3.20% of all branches          (31.71%)
     3.473508042        175,959,227      instructions              #    1.35  insn per cycle           (41.31%)
     3.473508042        130,468,778      cycles                                                        (44.49%)
     3.473508042          1,511,271      L1-icache-load-misses                                         (44.49%)
     3.473508042         51,736,964      L1-dcache-loads                                               (44.49%)
     3.473508042          2,898,704      L1-dcache-load-misses     #    5.60% of all L1-dcache accesses  (44.51%)
     3.473508042            442,838      L2-loads                                                      (31.72%)
     3.473508042             39,201      L2-load-misses            #    7.43% of all LL-cache accesses  (31.72%)
     3.473508042            612,018      LLC-loads                                                     (31.72%)
     3.473508042             43,734      LLC-load-misses           #    8.29% of all LL-cache accesses  (31.71%)
     3.523983229         73,437,382      mem_inst_retired.any                                          (31.59%)
     3.523983229         40,661,529      branch-instructions                                           (31.56%)
     3.523983229          1,384,483      branch-misses             #    3.40% of all branches          (31.74%)
     3.523983229        199,469,378      instructions              #    1.54  insn per cycle           (39.72%)
     3.523983229        129,657,817      cycles                                                        (44.50%)
     3.523983229          1,358,506      L1-icache-load-misses                                         (44.66%)
     3.523983229         50,181,992      L1-dcache-loads                                               (44.69%)
     3.523983229          3,034,026      L1-dcache-load-misses     #    6.05% of all L1-dcache accesses  (44.69%)
     3.523983229            720,502      L2-loads                                                      (31.77%)
     3.523983229             47,647      L2-load-misses            #    6.90% of all LL-cache accesses  (31.72%)
     3.523983229            659,595      LLC-loads                                                     (31.54%)
     3.523983229             46,723      LLC-load-misses           #    6.77% of all LL-cache accesses  (31.54%)
     3.574433468         79,478,759      mem_inst_retired.any                                          (31.72%)
     3.574433468         46,699,155      branch-instructions                                           (31.72%)
     3.574433468          1,473,051      branch-misses             #    3.15% of all branches          (31.71%)
     3.574433468        191,688,614      instructions              #    1.47  insn per cycle           (39.64%)
     3.574433468        130,506,257      cycles                                                        (39.64%)
     3.574433468          1,823,842      L1-icache-load-misses                                         (44.49%)
     3.574433468         53,967,578      L1-dcache-loads                                               (44.50%)
     3.574433468          3,281,253      L1-dcache-load-misses     #    6.08% of all L1-dcache accesses  (44.50%)
     3.574433468            647,225      L2-loads                                                      (36.57%)
     3.574433468             33,125      L2-load-misses            #    5.94% of all LL-cache accesses  (31.72%)
     3.574433468            467,411      LLC-loads                                                     (31.72%)
     3.574433468             18,823      LLC-load-misses           #    3.38% of all LL-cache accesses  (31.72%)
     3.624744137         76,073,840      mem_inst_retired.any                                          (31.71%)
     3.624744137         44,905,071      branch-instructions                                           (31.74%)
     3.624744137          1,533,878      branch-misses             #    3.42% of all branches          (31.74%)
     3.624744137        203,172,193      instructions              #    1.57  insn per cycle           (39.72%)
     3.624744137        129,669,502      cycles                                                        (39.72%)
     3.624744137          1,675,090      L1-icache-load-misses                                         (42.78%)
     3.624744137         60,657,419      L1-dcache-loads                                               (44.52%)
     3.624744137          3,393,573      L1-dcache-load-misses     #    5.59% of all L1-dcache accesses  (44.42%)
     3.624744137            611,028      L2-loads                                                      (36.44%)
     3.624744137              2,918      L2-load-misses            #    0.45% of all LL-cache accesses  (33.41%)
     3.624744137            683,014      LLC-loads                                                     (31.73%)
     3.624744137              2,601      LLC-load-misses           #    0.40% of all LL-cache accesses  (31.83%)
     3.675049716         82,580,583      mem_inst_retired.any                                          (31.81%)
     3.675049716         42,568,037      branch-instructions                                           (31.80%)
     3.675049716          1,480,968      branch-misses             #    3.48% of all branches          (31.80%)
     3.675049716        180,957,596      instructions              #    1.39  insn per cycle           (39.76%)
     3.675049716        130,235,068      cycles                                                        (39.76%)
     3.675049716          1,525,366      L1-icache-load-misses                                         (39.75%)
     3.675049716         55,758,215      L1-dcache-loads                                               (44.34%)
     3.675049716          3,077,903      L1-dcache-load-misses     #    5.52% of all L1-dcache accesses  (44.34%)
     3.675049716            559,510      L2-loads                                                      (36.39%)
     3.675049716              8,075      L2-load-misses            #    1.49% of all LL-cache accesses  (36.39%)
     3.675049716            525,927      LLC-loads                                                     (31.81%)
     3.675049716              8,297      LLC-load-misses           #    1.53% of all LL-cache accesses  (31.81%)
     3.725370333         85,182,900      mem_inst_retired.any                                          (31.76%)
     3.725370333         45,320,304      branch-instructions                                           (31.76%)
     3.725370333          1,280,480      branch-misses             #    2.83% of all branches          (31.87%)
     3.725370333        180,775,372      instructions              #    1.39  insn per cycle           (39.84%)
     3.725370333        129,927,651      cycles                                                        (39.84%)
     3.725370333          2,305,892      L1-icache-load-misses                                         (39.84%)
     3.725370333         51,648,536      L1-dcache-loads                                               (41.55%)
     3.725370333          2,715,904      L1-dcache-load-misses     #    5.26% of all L1-dcache accesses  (44.46%)
     3.725370333            477,669      L2-loads                                                      (36.36%)
     3.725370333             13,449      L2-load-misses            #    2.66% of all LL-cache accesses  (36.37%)
     3.725370333            532,147      LLC-loads                                                     (34.56%)
     3.725370333             10,675      LLC-load-misses           #    2.11% of all LL-cache accesses  (31.63%)
     3.775687570         83,926,644      mem_inst_retired.any                                          (31.80%)
     3.775687570         49,704,225      branch-instructions                                           (31.80%)
     3.775687570          1,196,148      branch-misses             #    2.41% of all branches          (31.80%)
     3.775687570        202,501,776      instructions              #    1.56  insn per cycle           (39.75%)
     3.775687570        130,191,971      cycles                                                        (39.74%)
     3.775687570          2,514,657      L1-icache-load-misses                                         (39.74%)
     3.775687570         50,465,988      L1-dcache-loads                                               (39.74%)
     3.775687570          2,932,446      L1-dcache-load-misses     #    5.81% of all L1-dcache accesses  (44.35%)
     3.775687570            573,308      L2-loads                                                      (36.41%)
     3.775687570             13,365      L2-load-misses            #    2.38% of all LL-cache accesses  (36.41%)
     3.775687570            550,031      LLC-loads                                                     (36.41%)
     3.775687570              6,575      LLC-load-misses           #    1.17% of all LL-cache accesses  (31.80%)
#           time             counts unit events
     3.825996638         84,524,344      mem_inst_retired.any                                          (31.62%)
     3.825996638         46,659,279      branch-instructions                                           (31.49%)
     3.825996638          1,285,065      branch-misses             #    2.75% of all branches          (31.67%)
     3.825996638        196,100,536      instructions              #    1.51  insn per cycle           (39.66%)
     3.825996638        129,525,493      cycles                                                        (39.66%)
     3.825996638          2,201,245      L1-icache-load-misses                                         (39.81%)
     3.825996638         55,442,456      L1-dcache-loads                                               (39.94%)
     3.825996638          2,587,780      L1-dcache-load-misses     #    4.67% of all L1-dcache accesses  (40.37%)
     3.825996638            444,330      L2-loads                                                      (36.56%)
     3.825996638             21,283      L2-load-misses            #    4.48% of all LL-cache accesses  (36.55%)
     3.825996638            505,012      LLC-loads                                                     (36.38%)
     3.825996638              8,476      LLC-load-misses           #    1.79% of all LL-cache accesses  (35.96%)
     3.876334517         77,183,536      mem_inst_retired.any                                          (32.62%)
     3.876334517         42,020,243      branch-instructions                                           (31.80%)
     3.876334517          1,581,818      branch-misses             #    3.76% of all branches          (31.80%)
     3.876334517        184,608,808      instructions              #    1.42  insn per cycle           (39.75%)
     3.876334517        130,254,305      cycles                                                        (39.75%)
     3.876334517          2,494,299      L1-icache-load-misses                                         (39.72%)
     3.876334517         51,594,482      L1-dcache-loads                                               (39.72%)
     3.876334517          2,309,137      L1-dcache-load-misses     #    4.48% of all L1-dcache accesses  (39.72%)
     3.876334517            390,870      L2-loads                                                      (35.57%)
     3.876334517             16,356      L2-load-misses            #    4.22% of all LL-cache accesses  (36.42%)
     3.876334517            384,894      LLC-loads                                                     (36.43%)
     3.876334517             17,563      LLC-load-misses           #    4.53% of all LL-cache accesses  (36.43%)
     3.926643930         74,808,128      mem_inst_retired.any                                          (36.42%)
     3.926643930         40,697,147      branch-instructions                                           (31.80%)
     3.926643930          1,487,144      branch-misses             #    3.65% of all branches          (31.61%)
     3.926643930        177,897,032      instructions              #    1.37  insn per cycle           (39.53%)
     3.926643930        129,559,258      cycles                                                        (39.66%)
     3.926643930          2,214,138      L1-icache-load-misses                                         (39.66%)
     3.926643930         49,999,518      L1-dcache-loads                                               (39.66%)
     3.926643930          2,379,973      L1-dcache-load-misses     #    4.76% of all L1-dcache accesses  (39.82%)
     3.926643930            414,732      L2-loads                                                      (31.91%)
     3.926643930             21,819      L2-load-misses            #    5.22% of all LL-cache accesses  (36.52%)
     3.926643930            420,969      LLC-loads                                                     (36.52%)
     3.926643930             18,727      LLC-load-misses           #    4.48% of all LL-cache accesses  (36.42%)
     3.977012335         72,248,589      mem_inst_retired.any                                          (36.47%)
     3.977012335         39,367,969      branch-instructions                                           (33.96%)
     3.977012335          1,622,494      branch-misses             #    4.12% of all branches          (31.77%)
     3.977012335        177,345,322      instructions              #    1.36  insn per cycle           (39.72%)
     3.977012335        130,308,442      cycles                                                        (39.72%)
     3.977012335          2,585,735      L1-icache-load-misses                                         (39.70%)
     3.977012335         48,936,892      L1-dcache-loads                                               (39.70%)
     3.977012335          2,153,361      L1-dcache-load-misses     #    4.40% of all L1-dcache accesses  (39.70%)
     3.977012335            354,082      L2-loads                                                      (31.75%)
     3.977012335             29,046      L2-load-misses            #    8.08% of all LL-cache accesses  (34.27%)
     3.977012335            364,464      LLC-loads                                                     (36.47%)
     3.977012335             19,963      LLC-load-misses           #    5.56% of all LL-cache accesses  (36.47%)
     4.027333472         77,292,651      mem_inst_retired.any                                          (36.41%)
     4.027333472         41,288,164      branch-instructions                                           (36.41%)
     4.027333472          1,522,382      branch-misses             #    3.69% of all branches          (31.79%)
     4.027333472        196,158,416      instructions              #    1.51  insn per cycle           (39.74%)
     4.027333472        130,214,442      cycles                                                        (39.74%)
     4.027333472          1,968,288      L1-icache-load-misses                                         (39.75%)
     4.027333472         55,945,461      L1-dcache-loads                                               (39.74%)
     4.027333472          2,535,045      L1-dcache-load-misses     #    4.53% of all L1-dcache accesses  (39.75%)
     4.027333472            464,127      L2-loads                                                      (31.80%)
     4.027333472             22,529      L2-load-misses            #    4.78% of all LL-cache accesses  (31.79%)
     4.027333472            478,761      LLC-loads                                                     (36.41%)
     4.027333472             30,639      LLC-load-misses           #    6.50% of all LL-cache accesses  (36.41%)
     4.077647844         76,875,922      mem_inst_retired.any                                          (36.40%)
     4.077647844         46,452,882      branch-instructions                                           (36.39%)
     4.077647844          1,227,040      branch-misses             #    2.64% of all branches          (35.25%)
     4.077647844        192,558,584      instructions              #    1.48  insn per cycle           (43.21%)
     4.077647844        130,208,774      cycles                                                        (39.75%)
     4.077647844          2,040,105      L1-icache-load-misses                                         (39.75%)
     4.077647844         55,917,087      L1-dcache-loads                                               (39.75%)
     4.077647844          2,425,047      L1-dcache-load-misses     #    4.34% of all L1-dcache accesses  (39.75%)
     4.077647844            414,912      L2-loads                                                      (31.80%)
     4.077647844             23,899      L2-load-misses            #    5.82% of all LL-cache accesses  (31.80%)
     4.077647844            406,794      LLC-loads                                                     (32.93%)
     4.077647844             21,955      LLC-load-misses           #    5.34% of all LL-cache accesses  (36.40%)
     4.127957103         84,912,953      mem_inst_retired.any                                          (36.39%)
     4.127957103         45,616,125      branch-instructions                                           (36.39%)
     4.127957103          1,340,445      branch-misses             #    2.94% of all branches          (36.39%)
     4.127957103        195,382,323      instructions              #    1.50  insn per cycle           (44.34%)
     4.127957103        130,190,569      cycles                                                        (39.86%)
     4.127957103          1,814,120      L1-icache-load-misses                                         (39.75%)
     4.127957103         58,484,967      L1-dcache-loads                                               (39.75%)
     4.127957103          2,665,447      L1-dcache-load-misses     #    4.56% of all L1-dcache accesses  (39.75%)
     4.127957103            421,076      L2-loads                                                      (31.80%)
     4.127957103             18,570      L2-load-misses            #    4.30% of all LL-cache accesses  (31.80%)
     4.127957103            441,910      LLC-loads                                                     (31.80%)
     4.127957103              9,041      LLC-load-misses           #    2.10% of all LL-cache accesses  (36.28%)
     4.178276348         88,847,066      mem_inst_retired.any                                          (36.41%)
     4.178276348         53,604,547      branch-instructions                                           (36.41%)
     4.178276348          1,119,732      branch-misses             #    2.09% of all branches          (36.40%)
     4.178276348        227,052,361      instructions              #    1.74  insn per cycle           (44.35%)
     4.178276348        130,278,175      cycles                                                        (44.35%)
     4.178276348          1,996,394      L1-icache-load-misses                                         (39.75%)
     4.178276348         59,480,231      L1-dcache-loads                                               (39.75%)
     4.178276348          3,242,238      L1-dcache-load-misses     #    5.45% of all L1-dcache accesses  (39.75%)
     4.178276348            552,676      L2-loads                                                      (31.80%)
     4.178276348              1,292      L2-load-misses            #    0.23% of all LL-cache accesses  (31.80%)
     4.178276348            583,687      LLC-loads                                                     (31.80%)
     4.178276348              7,588      LLC-load-misses           #    1.34% of all LL-cache accesses  (31.80%)
     4.228587837         79,334,695      mem_inst_retired.any                                          (35.06%)
     4.228587837         44,462,307      branch-instructions                                           (36.39%)
     4.228587837          1,116,008      branch-misses             #    2.51% of all branches          (36.39%)
     4.228587837        206,256,394      instructions              #    1.58  insn per cycle           (44.34%)
     4.228587837        130,216,691      cycles                                                        (44.34%)
     4.228587837          2,019,516      L1-icache-load-misses                                         (41.11%)
     4.228587837         58,130,758      L1-dcache-loads                                               (39.75%)
     4.228587837          2,125,063      L1-dcache-load-misses     #    3.66% of all L1-dcache accesses  (39.76%)
     4.228587837            340,775      L2-loads                                                      (31.80%)
     4.228587837             13,247      L2-load-misses            #    3.64% of all LL-cache accesses  (31.80%)
     4.228587837            387,491      LLC-loads                                                     (31.80%)
     4.228587837             16,074      LLC-load-misses           #    4.41% of all LL-cache accesses  (31.80%)
     4.278897123         69,353,474      mem_inst_retired.any                                          (31.80%)
     4.278897123         36,260,585      branch-instructions                                           (36.39%)
     4.278897123          1,550,629      branch-misses             #    4.28% of all branches          (36.39%)
     4.278897123        169,689,758      instructions              #    1.30  insn per cycle           (44.34%)
     4.278897123        130,210,030      cycles                                                        (44.35%)
     4.278897123          2,275,415      L1-icache-load-misses                                         (44.35%)
     4.278897123         51,195,129      L1-dcache-loads                                               (39.76%)
     4.278897123          2,472,549      L1-dcache-load-misses     #    4.83% of all L1-dcache accesses  (39.76%)
     4.278897123            405,568      L2-loads                                                      (31.80%)
     4.278897123             21,826      L2-load-misses            #    5.55% of all LL-cache accesses  (31.81%)
     4.278897123            380,732      LLC-loads                                                     (31.80%)
     4.278897123             28,814      LLC-load-misses           #    7.33% of all LL-cache accesses  (31.80%)
     4.329220043         84,513,007      mem_inst_retired.any                                          (31.80%)
     4.329220043         50,495,944      branch-instructions                                           (33.81%)
     4.329220043          1,331,491      branch-misses             #    2.64% of all branches          (36.40%)
     4.329220043        204,209,515      instructions              #    1.57  insn per cycle           (44.35%)
     4.329220043        130,220,579      cycles                                                        (44.35%)
     4.329220043          2,828,734      L1-icache-load-misses                                         (44.35%)
     4.329220043         50,367,466      L1-dcache-loads                                               (42.36%)
     4.329220043          3,020,976      L1-dcache-load-misses     #    6.00% of all L1-dcache accesses  (39.75%)
     4.329220043            681,959      L2-loads                                                      (31.80%)
     4.329220043             13,174      L2-load-misses            #    2.07% of all LL-cache accesses  (31.80%)
     4.329220043            591,536      LLC-loads                                                     (31.80%)
     4.329220043              3,858      LLC-load-misses           #    0.61% of all LL-cache accesses  (31.80%)
     4.379547831         81,181,141      mem_inst_retired.any                                          (31.79%)
     4.379547831         44,372,972      branch-instructions                                           (31.79%)
     4.379547831          1,377,627      branch-misses             #    3.10% of all branches          (36.42%)
     4.379547831        180,144,172      instructions              #    1.38  insn per cycle           (44.37%)
     4.379547831        130,268,243      cycles                                                        (44.36%)
     4.379547831          3,177,525      L1-icache-load-misses                                         (44.37%)
     4.379547831         49,374,055      L1-dcache-loads                                               (44.37%)
     4.379547831          2,705,580      L1-dcache-load-misses     #    5.48% of all L1-dcache accesses  (39.74%)
     4.379547831            629,891      L2-loads                                                      (31.79%)
     4.379547831             19,349      L2-load-misses            #    3.43% of all LL-cache accesses  (31.79%)
     4.379547831            497,817      LLC-loads                                                     (31.79%)
     4.379547831             13,412      LLC-load-misses           #    2.38% of all LL-cache accesses  (31.79%)
     4.429866630         77,739,736      mem_inst_retired.any                                          (31.80%)
     4.429866630         43,562,008      branch-instructions                                           (31.80%)
     4.429866630          1,436,334      branch-misses             #    3.30% of all branches          (32.52%)
     4.429866630        196,970,094      instructions              #    1.51  insn per cycle           (44.35%)
     4.429866630        130,229,643      cycles                                                        (44.35%)
     4.429866630          2,177,081      L1-icache-load-misses                                         (44.35%)
     4.429866630         52,050,817      L1-dcache-loads                                               (44.35%)
     4.429866630          2,379,506      L1-dcache-load-misses     #    4.57% of all L1-dcache accesses  (43.65%)
     4.429866630            552,004      L2-loads                                                      (31.80%)
     4.429866630             21,871      L2-load-misses            #    3.82% of all LL-cache accesses  (31.80%)
     4.429866630            594,186      LLC-loads                                                     (31.80%)
     4.429866630             16,340      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.80%)
     4.480181415         84,591,009      mem_inst_retired.any                                          (31.80%)
     4.480181415         47,421,116      branch-instructions                                           (31.80%)
     4.480181415          1,385,933      branch-misses             #    2.92% of all branches          (31.80%)
     4.480181415        193,345,896      instructions              #    1.48  insn per cycle           (43.81%)
     4.480181415        130,241,170      cycles                                                        (44.35%)
     4.480181415          2,380,415      L1-icache-load-misses                                         (44.35%)
     4.480181415         46,480,191      L1-dcache-loads                                               (44.35%)
     4.480181415          2,596,604      L1-dcache-load-misses     #    5.59% of all L1-dcache accesses  (44.35%)
     4.480181415            513,171      L2-loads                                                      (31.80%)
     4.480181415              6,606      L2-load-misses            #    1.32% of all LL-cache accesses  (31.80%)
     4.480181415            488,243      LLC-loads                                                     (31.80%)
     4.480181415              6,251      LLC-load-misses           #    1.25% of all LL-cache accesses  (31.80%)
     4.530488383         79,583,916      mem_inst_retired.any                                          (31.81%)
     4.530488383         40,842,191      branch-instructions                                           (31.80%)
     4.530488383          1,613,954      branch-misses             #    3.95% of all branches          (31.80%)
     4.530488383        174,824,895      instructions              #    1.34  insn per cycle           (39.75%)
     4.530488383        130,245,761      cycles                                                        (44.34%)
     4.530488383          1,781,641      L1-icache-load-misses                                         (44.34%)
     4.530488383         50,861,539      L1-dcache-loads                                               (44.34%)
     4.530488383          3,358,233      L1-dcache-load-misses     #    6.60% of all L1-dcache accesses  (44.34%)
     4.530488383            760,707      L2-loads                                                      (31.80%)
     4.530488383             18,723      L2-load-misses            #    2.50% of all LL-cache accesses  (31.80%)
     4.530488383            736,017      LLC-loads                                                     (31.80%)
     4.530488383              5,596      LLC-load-misses           #    0.75% of all LL-cache accesses  (31.80%)
     4.580818748         91,555,984      mem_inst_retired.any                                          (31.79%)
     4.580818748         49,405,918      branch-instructions                                           (31.79%)
     4.580818748          1,230,689      branch-misses             #    2.49% of all branches          (31.79%)
     4.580818748        192,051,404      instructions              #    1.47  insn per cycle           (39.74%)
     4.580818748        130,256,548      cycles                                                        (42.56%)
     4.580818748          2,121,279      L1-icache-load-misses                                         (44.36%)
     4.580818748         51,364,756      L1-dcache-loads                                               (44.36%)
     4.580818748          2,600,211      L1-dcache-load-misses     #    5.06% of all L1-dcache accesses  (44.36%)
     4.580818748            558,453      L2-loads                                                      (33.61%)
     4.580818748             13,903      L2-load-misses            #    2.43% of all LL-cache accesses  (31.79%)
     4.580818748            585,670      LLC-loads                                                     (31.79%)
     4.580818748             10,606      LLC-load-misses           #    1.85% of all LL-cache accesses  (31.79%)
     4.631123023         75,971,484      mem_inst_retired.any                                          (31.81%)
     4.631123023         41,371,665      branch-instructions                                           (31.81%)
     4.631123023          1,488,380      branch-misses             #    3.60% of all branches          (31.80%)
     4.631123023        165,827,642      instructions              #    1.27  insn per cycle           (39.75%)
     4.631123023        130,146,470      cycles                                                        (39.75%)
     4.631123023          2,708,866      L1-icache-load-misses                                         (44.33%)
     4.631123023         47,506,352      L1-dcache-loads                                               (44.33%)
     4.631123023          2,419,236      L1-dcache-load-misses     #    5.09% of all L1-dcache accesses  (44.34%)
     4.631123023            474,075      L2-loads                                                      (36.39%)
     4.631123023             13,124      L2-load-misses            #    2.73% of all LL-cache accesses  (31.81%)
     4.631123023            486,489      LLC-loads                                                     (31.81%)
     4.631123023             10,574      LLC-load-misses           #    2.20% of all LL-cache accesses  (31.81%)
     4.681441215         80,547,890      mem_inst_retired.any                                          (31.80%)
     4.681441215         46,747,219      branch-instructions                                           (31.80%)
     4.681441215          1,389,928      branch-misses             #    2.97% of all branches          (31.80%)
     4.681441215        200,441,315      instructions              #    1.54  insn per cycle           (39.75%)
     4.681441215        130,261,685      cycles                                                        (39.75%)
     4.681441215          2,310,093      L1-icache-load-misses                                         (41.31%)
     4.681441215         52,273,532      L1-dcache-loads                                               (44.35%)
     4.681441215          2,323,222      L1-dcache-load-misses     #    4.44% of all L1-dcache accesses  (44.35%)
     4.681441215            475,739      L2-loads                                                      (36.40%)
     4.681441215             19,945      L2-load-misses            #    3.94% of all LL-cache accesses  (34.86%)
     4.681441215            537,513      LLC-loads                                                     (31.80%)
     4.681441215             13,626      LLC-load-misses           #    2.69% of all LL-cache accesses  (31.80%)
     4.731757382         70,374,328      mem_inst_retired.any                                          (31.80%)
     4.731757382         45,138,776      branch-instructions                                           (31.80%)
     4.731757382          1,196,367      branch-misses             #    2.65% of all branches          (31.80%)
     4.731757382        197,752,231      instructions              #    1.52  insn per cycle           (39.75%)
     4.731757382        130,267,600      cycles                                                        (39.75%)
     4.731757382          1,962,960      L1-icache-load-misses                                         (39.75%)
     4.731757382         59,135,239      L1-dcache-loads                                               (44.35%)
     4.731757382          3,553,045      L1-dcache-load-misses     #    6.01% of all L1-dcache accesses  (44.35%)
     4.731757382            604,716      L2-loads                                                      (36.40%)
     4.731757382              6,178      L2-load-misses            #    1.13% of all LL-cache accesses  (36.40%)
     4.731757382            492,651      LLC-loads                                                     (31.80%)
     4.731757382              5,559      LLC-load-misses           #    1.01% of all LL-cache accesses  (31.80%)
     4.782064378         90,320,218      mem_inst_retired.any                                          (31.81%)
     4.782064378         52,873,720      branch-instructions                                           (31.80%)
     4.782064378          1,172,157      branch-misses             #    2.22% of all branches          (31.80%)
     4.782064378        240,461,665      instructions              #    1.85  insn per cycle           (39.76%)
     4.782064378        130,239,560      cycles                                                        (39.76%)
     4.782064378          1,426,798      L1-icache-load-misses                                         (39.76%)
     4.782064378         64,355,341      L1-dcache-loads                                               (40.06%)
     4.782064378          3,030,683      L1-dcache-load-misses     #    4.71% of all L1-dcache accesses  (44.34%)
     4.782064378            660,225      L2-loads                                                      (36.39%)
     4.782064378             12,066      L2-load-misses            #    1.85% of all LL-cache accesses  (36.39%)
     4.782064378            644,665      LLC-loads                                                     (36.11%)
     4.782064378              1,776      LLC-load-misses           #    0.27% of all LL-cache accesses  (31.81%)
     4.832486746         73,365,903      mem_inst_retired.any                                          (31.75%)
     4.832486746         44,099,506      branch-instructions                                           (31.75%)
     4.832486746          1,481,627      branch-misses             #    3.36% of all branches          (31.75%)
     4.832486746        195,653,120      instructions              #    1.50  insn per cycle           (39.68%)
     4.832486746        130,455,335      cycles                                                        (39.68%)
     4.832486746          3,093,769      L1-icache-load-misses                                         (39.65%)
     4.832486746         49,882,656      L1-dcache-loads                                               (39.65%)
     4.832486746          2,575,040      L1-dcache-load-misses     #    5.16% of all L1-dcache accesses  (43.30%)
     4.832486746            801,313      L2-loads                                                      (36.51%)
     4.832486746             30,982      L2-load-misses            #    4.26% of all LL-cache accesses  (36.54%)
     4.832486746            653,226      LLC-loads                                                     (36.54%)
     4.832486746              4,698      LLC-load-misses           #    0.65% of all LL-cache accesses  (32.90%)
     4.882792730         76,731,259      mem_inst_retired.any                                          (31.80%)
     4.882792730         39,837,596      branch-instructions                                           (31.80%)
     4.882792730          1,497,905      branch-misses             #    3.76% of all branches          (31.81%)
     4.882792730        165,093,405      instructions              #    1.27  insn per cycle           (39.76%)
     4.882792730        130,214,335      cycles                                                        (39.75%)
     4.882792730          1,069,292      L1-icache-load-misses                                         (39.76%)
     4.882792730         53,081,389      L1-dcache-loads                                               (39.75%)
     4.882792730          3,590,957      L1-dcache-load-misses     #    6.77% of all L1-dcache accesses  (39.76%)
     4.882792730            796,968      L2-loads                                                      (36.39%)
     4.882792730             18,528      L2-load-misses            #    2.42% of all LL-cache accesses  (36.39%)
     4.882792730            736,110      LLC-loads                                                     (36.39%)
     4.882792730             18,897      LLC-load-misses           #    2.47% of all LL-cache accesses  (36.39%)
     4.933130187        101,829,984      mem_inst_retired.any                                          (34.20%)
     4.933130187         53,571,109      branch-instructions                                           (31.79%)
     4.933130187          1,092,585      branch-misses             #    2.04% of all branches          (31.79%)
     4.933130187        243,701,618      instructions              #    1.87  insn per cycle           (39.74%)
     4.933130187        130,252,881      cycles                                                        (39.73%)
     4.933130187          1,345,161      L1-icache-load-misses                                         (39.73%)
     4.933130187         51,868,219      L1-dcache-loads                                               (39.73%)
     4.933130187          2,204,012      L1-dcache-load-misses     #    4.25% of all L1-dcache accesses  (39.73%)
     4.933130187            738,841      L2-loads                                                      (33.99%)
     4.933130187             41,873      L2-load-misses            #    4.74% of all LL-cache accesses  (36.42%)
     4.933130187          1,027,643      LLC-loads                                                     (36.43%)
     4.933130187             14,015      LLC-load-misses           #    1.59% of all LL-cache accesses  (36.43%)
     4.983457170         89,914,572      mem_inst_retired.any                                          (36.42%)
     4.983457170         48,893,494      branch-instructions                                           (31.79%)
     4.983457170          1,191,369      branch-misses             #    2.44% of all branches          (31.79%)
     4.983457170        199,915,058      instructions              #    1.53  insn per cycle           (39.73%)
     4.983457170        130,268,604      cycles                                                        (39.74%)
     4.983457170          1,084,200      L1-icache-load-misses                                         (39.74%)
     4.983457170         44,607,023      L1-dcache-loads                                               (39.74%)
     4.983457170          2,271,827      L1-dcache-load-misses     #    5.09% of all L1-dcache accesses  (39.74%)
     4.983457170            595,696      L2-loads                                                      (31.79%)
     4.983457170             15,576      L2-load-misses            #    2.53% of all LL-cache accesses  (36.42%)
     4.983457170            636,986      LLC-loads                                                     (36.42%)
     4.983457170             37,059      LLC-load-misses           #    6.01% of all LL-cache accesses  (36.42%)
     5.033790827         71,655,695      mem_inst_retired.any                                          (36.43%)
     5.033790827         43,200,968      branch-instructions                                           (35.53%)
     5.033790827          1,198,490      branch-misses             #    2.77% of all branches          (31.79%)
     5.033790827        195,394,401      instructions              #    1.50  insn per cycle           (39.74%)
     5.033790827        130,276,993      cycles                                                        (39.74%)
     5.033790827            963,881      L1-icache-load-misses                                         (39.74%)
     5.033790827         58,777,956      L1-dcache-loads                                               (39.74%)
     5.033790827          4,347,845      L1-dcache-load-misses     #    7.40% of all L1-dcache accesses  (39.73%)
     5.033790827            934,043      L2-loads                                                      (31.78%)
     5.033790827             56,340      L2-load-misses            #    5.96% of all LL-cache accesses  (32.67%)
     5.033790827            956,858      LLC-loads                                                     (36.42%)
     5.033790827             29,041      LLC-load-misses           #    3.07% of all LL-cache accesses  (36.42%)
#           time             counts unit events
     5.084109482         85,293,446      mem_inst_retired.any                                          (36.40%)
     5.084109482         43,459,086      branch-instructions                                           (36.40%)
     5.084109482          1,362,190      branch-misses             #    3.13% of all branches          (32.19%)
     5.084109482        183,734,564      instructions              #    1.41  insn per cycle           (40.15%)
     5.084109482        130,232,743      cycles                                                        (39.74%)
     5.084109482            909,324      L1-icache-load-misses                                         (39.75%)
     5.084109482         65,312,936      L1-dcache-loads                                               (39.75%)
     5.084109482          4,970,556      L1-dcache-load-misses     #    7.61% of all L1-dcache accesses  (39.75%)
     5.084109482            938,804      L2-loads                                                      (31.80%)
     5.084109482             20,933      L2-load-misses            #    2.37% of all LL-cache accesses  (31.80%)
     5.084109482            824,550      LLC-loads                                                     (35.99%)
     5.084109482             29,454      LLC-load-misses           #    3.34% of all LL-cache accesses  (36.40%)
     5.134435580         73,896,373      mem_inst_retired.any                                          (36.41%)
     5.134435580         46,614,705      branch-instructions                                           (36.42%)
     5.134435580            965,817      branch-misses             #    2.07% of all branches          (36.42%)
     5.134435580        223,845,435      instructions              #    1.72  insn per cycle           (44.37%)
     5.134435580        130,261,712      cycles                                                        (39.75%)
     5.134435580          1,516,029      L1-icache-load-misses                                         (39.75%)
     5.134435580         63,128,060      L1-dcache-loads                                               (39.74%)
     5.134435580          3,171,225      L1-dcache-load-misses     #    5.02% of all L1-dcache accesses  (39.74%)
     5.134435580            546,728      L2-loads                                                      (31.79%)
     5.134435580             34,393      L2-load-misses            #    6.71% of all LL-cache accesses  (31.79%)
     5.134435580            478,684      LLC-loads                                                     (31.78%)
     5.134435580             31,714      LLC-load-misses           #    6.19% of all LL-cache accesses  (36.41%)
     5.184751466         83,388,633      mem_inst_retired.any                                          (36.40%)
     5.184751466         47,124,547      branch-instructions                                           (36.40%)
     5.184751466          1,122,782      branch-misses             #    2.38% of all branches          (36.40%)
     5.184751466        209,324,378      instructions              #    1.61  insn per cycle           (44.35%)
     5.184751466        130,181,550      cycles                                                        (41.43%)
     5.184751466          2,607,295      L1-icache-load-misses                                         (39.75%)
     5.184751466         58,624,916      L1-dcache-loads                                               (39.75%)
     5.184751466          3,673,192      L1-dcache-load-misses     #    6.27% of all L1-dcache accesses  (39.75%)
     5.184751466            696,432      L2-loads                                                      (31.80%)
     5.184751466              7,046      L2-load-misses            #    0.97% of all LL-cache accesses  (31.80%)
     5.184751466            763,829      LLC-loads                                                     (31.80%)
     5.184751466              9,643      LLC-load-misses           #    1.32% of all LL-cache accesses  (34.71%)
     5.235077812         76,281,485      mem_inst_retired.any                                          (36.41%)
     5.235077812         43,877,237      branch-instructions                                           (36.41%)
     5.235077812          1,388,032      branch-misses             #    3.16% of all branches          (36.42%)
     5.235077812        207,494,927      instructions              #    1.59  insn per cycle           (44.36%)
     5.235077812        130,289,852      cycles                                                        (44.36%)
     5.235077812          1,061,216      L1-icache-load-misses                                         (39.74%)
     5.235077812         60,680,789      L1-dcache-loads                                               (39.74%)
     5.235077812          2,876,658      L1-dcache-load-misses     #    4.74% of all L1-dcache accesses  (39.74%)
     5.235077812            673,024      L2-loads                                                      (31.79%)
     5.235077812             20,152      L2-load-misses            #    3.85% of all LL-cache accesses  (31.79%)
     5.235077812            374,958      LLC-loads                                                     (31.79%)
     5.235077812             24,834      LLC-load-misses           #    4.74% of all LL-cache accesses  (31.79%)
     5.285402485         58,641,334      mem_inst_retired.any                                          (33.45%)
     5.285402485         32,335,094      branch-instructions                                           (36.40%)
     5.285402485          1,205,542      branch-misses             #    3.73% of all branches          (36.41%)
     5.285402485        147,881,329      instructions              #    1.14  insn per cycle           (44.36%)
     5.285402485        130,162,863      cycles                                                        (44.36%)
     5.285402485          3,089,334      L1-icache-load-misses                                         (42.73%)
     5.285402485         47,461,917      L1-dcache-loads                                               (39.74%)
     5.285402485          2,117,129      L1-dcache-load-misses     #    4.46% of all L1-dcache accesses  (39.75%)
     5.285402485            404,241      L2-loads                                                      (31.80%)
     5.285402485             21,409      L2-load-misses            #    4.87% of all LL-cache accesses  (31.79%)
     5.285402485            474,107      LLC-loads                                                     (31.79%)
     5.285402485             33,353      LLC-load-misses           #    7.59% of all LL-cache accesses  (31.79%)
     5.335895944         72,614,118      mem_inst_retired.any                                          (31.69%)
     5.335895944         35,973,548      branch-instructions                                           (36.63%)
     5.335895944          1,269,138      branch-misses             #    3.53% of all branches          (36.63%)
     5.335895944        139,837,357      instructions              #    1.07  insn per cycle           (44.55%)
     5.335895944        130,569,824      cycles                                                        (44.55%)
     5.335895944          1,709,362      L1-icache-load-misses                                         (44.55%)
     5.335895944         37,305,760      L1-dcache-loads                                               (39.60%)
     5.335895944          2,476,252      L1-dcache-load-misses     #    6.64% of all L1-dcache accesses  (39.60%)
     5.335895944            504,776      L2-loads                                                      (31.68%)
     5.335895944             37,680      L2-load-misses            #    7.24% of all LL-cache accesses  (31.68%)
     5.335895944            536,314      LLC-loads                                                     (31.69%)
     5.335895944             39,486      LLC-load-misses           #    7.59% of all LL-cache accesses  (31.68%)
     5.386243544         81,685,951      mem_inst_retired.any                                          (31.78%)
     5.386243544         47,411,722      branch-instructions                                           (31.81%)
     5.386243544          1,289,307      branch-misses             #    2.72% of all branches          (36.44%)
     5.386243544        208,071,439      instructions              #    1.60  insn per cycle           (44.38%)
     5.386243544        130,279,056      cycles                                                        (44.38%)
     5.386243544          1,996,479      L1-icache-load-misses                                         (44.38%)
     5.386243544         51,495,491      L1-dcache-loads                                               (44.38%)
     5.386243544          2,932,627      L1-dcache-load-misses     #    5.69% of all L1-dcache accesses  (39.73%)
     5.386243544            551,690      L2-loads                                                      (31.79%)
     5.386243544             17,914      L2-load-misses            #    3.26% of all LL-cache accesses  (31.79%)
     5.386243544            545,753      LLC-loads                                                     (31.79%)
     5.386243544              8,455      LLC-load-misses           #    1.54% of all LL-cache accesses  (31.79%)
     5.436563750         68,507,660      mem_inst_retired.any                                          (31.80%)
     5.436563750         51,783,454      branch-instructions                                           (31.80%)
     5.436563750          1,245,126      branch-misses             #    2.40% of all branches          (35.11%)
     5.436563750        211,820,742      instructions              #    1.63  insn per cycle           (44.35%)
     5.436563750        130,245,793      cycles                                                        (44.35%)
     5.436563750          2,127,334      L1-icache-load-misses                                         (44.35%)
     5.436563750         53,670,493      L1-dcache-loads                                               (44.35%)
     5.436563750          2,955,464      L1-dcache-load-misses     #    5.51% of all L1-dcache accesses  (41.06%)
     5.436563750            570,283      L2-loads                                                      (31.80%)
     5.436563750              7,661      L2-load-misses            #    1.36% of all LL-cache accesses  (31.80%)
     5.436563750            555,888      LLC-loads                                                     (31.80%)
     5.436563750              7,682      LLC-load-misses           #    1.36% of all LL-cache accesses  (31.80%)
     5.486894249         72,116,812      mem_inst_retired.any                                          (31.79%)
     5.486894249         34,468,420      branch-instructions                                           (31.78%)
     5.486894249          1,420,751      branch-misses             #    4.12% of all branches          (31.78%)
     5.486894249        160,042,568      instructions              #    1.23  insn per cycle           (44.36%)
     5.486894249        130,225,753      cycles                                                        (44.36%)
     5.486894249          2,071,020      L1-icache-load-misses                                         (44.37%)
     5.486894249         53,657,457      L1-dcache-loads                                               (44.37%)
     5.486894249          3,334,225      L1-dcache-load-misses     #    6.21% of all L1-dcache accesses  (44.37%)
     5.486894249            764,083      L2-loads                                                      (31.79%)
     5.486894249             26,930      L2-load-misses            #    3.71% of all LL-cache accesses  (31.79%)
     5.486894249            687,362      LLC-loads                                                     (31.79%)
     5.486894249             22,283      LLC-load-misses           #    3.07% of all LL-cache accesses  (31.79%)
     5.537208428         83,205,555      mem_inst_retired.any                                          (31.80%)
     5.537208428         53,380,482      branch-instructions                                           (31.80%)
     5.537208428          1,139,636      branch-misses             #    2.13% of all branches          (31.80%)
     5.537208428        217,714,684      instructions              #    1.67  insn per cycle           (41.77%)
     5.537208428        130,223,848      cycles                                                        (44.35%)
     5.537208428          1,615,025      L1-icache-load-misses                                         (44.35%)
     5.537208428         60,036,708      L1-dcache-loads                                               (44.35%)
     5.537208428          3,986,448      L1-dcache-load-misses     #    6.64% of all L1-dcache accesses  (44.35%)
     5.537208428            883,317      L2-loads                                                      (31.80%)
     5.537208428              9,764      L2-load-misses            #    1.20% of all LL-cache accesses  (31.80%)
     5.537208428            741,231      LLC-loads                                                     (31.80%)
     5.537208428              8,880      LLC-load-misses           #    1.09% of all LL-cache accesses  (31.80%)
     5.587545383         91,224,289      mem_inst_retired.any                                          (31.79%)
     5.587545383         49,216,412      branch-instructions                                           (31.79%)
     5.587545383          1,075,738      branch-misses             #    2.19% of all branches          (31.78%)
     5.587545383        207,661,864      instructions              #    1.59  insn per cycle           (39.73%)
     5.587545383        130,236,406      cycles                                                        (44.37%)
     5.587545383          1,275,348      L1-icache-load-misses                                         (44.37%)
     5.587545383         50,900,731      L1-dcache-loads                                               (44.37%)
     5.587545383          2,102,768      L1-dcache-load-misses     #    4.13% of all L1-dcache accesses  (44.37%)
     5.587545383            477,840      L2-loads                                                      (31.79%)
     5.587545383             29,589      L2-load-misses            #    6.83% of all LL-cache accesses  (31.79%)
     5.587545383            388,782      LLC-loads                                                     (31.79%)
     5.587545383             21,523      LLC-load-misses           #    4.97% of all LL-cache accesses  (31.79%)
     5.637875820         94,967,990      mem_inst_retired.any                                          (31.79%)
     5.637875820         53,047,092      branch-instructions                                           (31.79%)
     5.637875820            906,970      branch-misses             #    1.71% of all branches          (31.79%)
     5.637875820        233,501,936      instructions              #    1.79  insn per cycle           (39.74%)
     5.637875820        130,265,081      cycles                                                        (40.46%)
     5.637875820          1,203,499      L1-icache-load-misses                                         (44.36%)
     5.637875820         59,785,691      L1-dcache-loads                                               (44.36%)
     5.637875820          2,999,077      L1-dcache-load-misses     #    5.02% of all L1-dcache accesses  (44.36%)
     5.637875820            590,275      L2-loads                                                      (35.72%)
     5.637875820             24,672      L2-load-misses            #    3.59% of all LL-cache accesses  (31.79%)
     5.637875820            786,001      LLC-loads                                                     (31.79%)
     5.637875820             29,363      LLC-load-misses           #    4.27% of all LL-cache accesses  (31.79%)
     5.688188351         85,800,536      mem_inst_retired.any                                          (31.80%)
     5.688188351         53,193,774      branch-instructions                                           (31.80%)
     5.688188351          1,155,680      branch-misses             #    2.17% of all branches          (31.80%)
     5.688188351        231,565,685      instructions              #    1.78  insn per cycle           (39.75%)
     5.688188351        130,242,482      cycles                                                        (39.75%)
     5.688188351          1,409,845      L1-icache-load-misses                                         (43.79%)
     5.688188351         59,373,007      L1-dcache-loads                                               (44.35%)
     5.688188351          2,586,921      L1-dcache-load-misses     #    4.36% of all L1-dcache accesses  (44.35%)
     5.688188351            495,623      L2-loads                                                      (36.40%)
     5.688188351             10,434      L2-load-misses            #    1.95% of all LL-cache accesses  (32.37%)
     5.688188351            572,943      LLC-loads                                                     (31.80%)
     5.688188351             10,759      LLC-load-misses           #    2.01% of all LL-cache accesses  (31.80%)
     5.738510000        102,873,838      mem_inst_retired.any                                          (31.79%)
     5.738510000         59,594,426      branch-instructions                                           (31.79%)
     5.738510000            703,954      branch-misses             #    1.18% of all branches          (31.79%)
     5.738510000        236,499,424      instructions              #    1.82  insn per cycle           (39.74%)
     5.738510000        130,261,064      cycles                                                        (39.74%)
     5.738510000          1,600,015      L1-icache-load-misses                                         (39.74%)
     5.738510000         61,787,433      L1-dcache-loads                                               (44.36%)
     5.738510000          2,650,035      L1-dcache-load-misses     #    4.29% of all L1-dcache accesses  (44.36%)
     5.738510000            500,680      L2-loads                                                      (36.41%)
     5.738510000             17,723      L2-load-misses            #    2.95% of all LL-cache accesses  (36.41%)
     5.738510000            700,612      LLC-loads                                                     (31.80%)
     5.738510000             11,387      LLC-load-misses           #    1.90% of all LL-cache accesses  (31.80%)
     5.788822257         81,508,108      mem_inst_retired.any                                          (31.81%)
     5.788822257         40,834,575      branch-instructions                                           (31.81%)
     5.788822257          1,479,163      branch-misses             #    3.62% of all branches          (31.80%)
     5.788822257        175,113,562      instructions              #    1.35  insn per cycle           (39.75%)
     5.788822257        130,127,626      cycles                                                        (39.75%)
     5.788822257          2,473,064      L1-icache-load-misses                                         (39.75%)
     5.788822257         50,840,416      L1-dcache-loads                                               (42.53%)
     5.788822257          2,716,311      L1-dcache-load-misses     #    5.34% of all L1-dcache accesses  (44.34%)
     5.788822257            498,476      L2-loads                                                      (36.40%)
     5.788822257             50,672      L2-load-misses            #   10.99% of all LL-cache accesses  (36.40%)
     5.788822257            423,850      LLC-loads                                                     (33.64%)
     5.788822257             20,816      LLC-load-misses           #    4.51% of all LL-cache accesses  (31.81%)
     5.839132143         83,665,740      mem_inst_retired.any                                          (31.81%)
     5.839132143         51,091,880      branch-instructions                                           (31.79%)
     5.839132143          1,153,227      branch-misses             #    2.26% of all branches          (31.79%)
     5.839132143        201,388,643      instructions              #    1.55  insn per cycle           (39.75%)
     5.839132143        130,139,723      cycles                                                        (39.75%)
     5.839132143          2,777,988      L1-icache-load-misses                                         (39.75%)
     5.839132143         45,924,440      L1-dcache-loads                                               (39.76%)
     5.839132143          2,146,723      L1-dcache-load-misses     #    4.67% of all L1-dcache accesses  (44.35%)
     5.839132143            392,196      L2-loads                                                      (36.40%)
     5.839132143             27,452      L2-load-misses            #    6.77% of all LL-cache accesses  (36.40%)
     5.839132143            419,034      LLC-loads                                                     (36.40%)
     5.839132143             20,867      LLC-load-misses           #    5.14% of all LL-cache accesses  (31.81%)
     5.889457155         75,578,549      mem_inst_retired.any                                          (31.79%)
     5.889457155         43,916,429      branch-instructions                                           (31.79%)
     5.889457155          1,364,692      branch-misses             #    3.11% of all branches          (31.79%)
     5.889457155        192,891,699      instructions              #    1.48  insn per cycle           (39.74%)
     5.889457155        130,233,145      cycles                                                        (39.74%)
     5.889457155          2,067,730      L1-icache-load-misses                                         (39.74%)
     5.889457155         58,904,294      L1-dcache-loads                                               (39.74%)
     5.889457155          3,105,737      L1-dcache-load-misses     #    5.27% of all L1-dcache accesses  (41.28%)
     5.889457155            500,968      L2-loads                                                      (36.41%)
     5.889457155             28,317      L2-load-misses            #    6.15% of all LL-cache accesses  (36.41%)
     5.889457155            420,461      LLC-loads                                                     (36.41%)
     5.889457155             20,900      LLC-load-misses           #    4.54% of all LL-cache accesses  (34.89%)
     5.939783275         70,031,992      mem_inst_retired.any                                          (31.79%)
     5.939783275         46,027,227      branch-instructions                                           (31.79%)
     5.939783275          1,236,676      branch-misses             #    2.69% of all branches          (31.79%)
     5.939783275        193,742,980      instructions              #    1.49  insn per cycle           (39.73%)
     5.939783275        130,207,171      cycles                                                        (39.73%)
     5.939783275          1,634,206      L1-icache-load-misses                                         (39.74%)
     5.939783275         58,585,274      L1-dcache-loads                                               (39.74%)
     5.939783275          3,558,291      L1-dcache-load-misses     #    6.07% of all L1-dcache accesses  (39.74%)
     5.939783275            587,453      L2-loads                                                      (36.42%)
     5.939783275             12,515      L2-load-misses            #    2.27% of all LL-cache accesses  (36.42%)
     5.939783275            513,481      LLC-loads                                                     (36.42%)
     5.939783275             24,004      LLC-load-misses           #    4.36% of all LL-cache accesses  (36.42%)
     5.990141812         85,610,830      mem_inst_retired.any                                          (36.21%)
     5.990141812         47,258,861      branch-instructions                                           (31.78%)
     5.990141812          1,166,719      branch-misses             #    2.47% of all branches          (31.77%)
     5.990141812        189,313,629      instructions              #    1.45  insn per cycle           (39.72%)
     5.990141812        130,278,705      cycles                                                        (39.72%)
     5.990141812          2,490,488      L1-icache-load-misses                                         (39.70%)
     5.990141812         50,479,771      L1-dcache-loads                                               (39.70%)
     5.990141812          2,625,940      L1-dcache-load-misses     #    5.20% of all L1-dcache accesses  (39.70%)
     5.990141812            466,101      L2-loads                                                      (32.00%)
     5.990141812             15,313      L2-load-misses            #    3.35% of all LL-cache accesses  (36.46%)
     5.990141812            448,598      LLC-loads                                                     (36.47%)
     5.990141812             19,481      LLC-load-misses           #    4.26% of all LL-cache accesses  (36.46%)
     6.040480029         72,381,729      mem_inst_retired.any                                          (36.43%)
     6.040480029         39,072,332      branch-instructions                                           (32.91%)
     6.040480029          1,608,662      branch-misses             #    4.12% of all branches          (31.79%)
     6.040480029        173,719,009      instructions              #    1.33  insn per cycle           (39.74%)
     6.040480029        130,255,738      cycles                                                        (39.74%)
     6.040480029          2,436,198      L1-icache-load-misses                                         (39.74%)
     6.040480029         50,402,133      L1-dcache-loads                                               (39.73%)
     6.040480029          2,506,130      L1-dcache-load-misses     #    4.97% of all L1-dcache accesses  (39.73%)
     6.040480029            460,751      L2-loads                                                      (31.78%)
     6.040480029             34,850      L2-load-misses            #    7.57% of all LL-cache accesses  (35.28%)
     6.040480029            459,439      LLC-loads                                                     (36.42%)
     6.040480029             25,544      LLC-load-misses           #    5.55% of all LL-cache accesses  (36.43%)
     6.090790074         80,158,777      mem_inst_retired.any                                          (36.40%)
     6.090790074         42,760,440      branch-instructions                                           (36.40%)
     6.090790074          1,425,323      branch-misses             #    3.33% of all branches          (31.80%)
     6.090790074        181,167,681      instructions              #    1.39  insn per cycle           (39.76%)
     6.090790074        130,208,436      cycles                                                        (39.75%)
     6.090790074          2,016,740      L1-icache-load-misses                                         (39.76%)
     6.090790074         54,427,751      L1-dcache-loads                                               (39.74%)
     6.090790074          2,812,000      L1-dcache-load-misses     #    5.17% of all L1-dcache accesses  (39.74%)
     6.090790074            486,252      L2-loads                                                      (31.79%)
     6.090790074             26,125      L2-load-misses            #    5.81% of all LL-cache accesses  (31.79%)
     6.090790074            413,414      LLC-loads                                                     (36.40%)
     6.090790074             28,088      LLC-load-misses           #    6.24% of all LL-cache accesses  (36.40%)
     6.141094362         75,897,996      mem_inst_retired.any                                          (36.39%)
     6.141094362         41,072,663      branch-instructions                                           (36.39%)
     6.141094362          1,403,638      branch-misses             #    3.42% of all branches          (34.17%)
     6.141094362        183,782,377      instructions              #    1.41  insn per cycle           (42.13%)
     6.141094362        130,178,711      cycles                                                        (39.76%)
     6.141094362          3,463,903      L1-icache-load-misses                                         (39.76%)
     6.141094362         49,289,318      L1-dcache-loads                                               (39.76%)
     6.141094362          2,287,861      L1-dcache-load-misses     #    4.64% of all L1-dcache accesses  (39.74%)
     6.141094362            513,637      L2-loads                                                      (31.79%)
     6.141094362             13,639      L2-load-misses            #    2.40% of all LL-cache accesses  (31.79%)
     6.141094362            624,522      LLC-loads                                                     (34.00%)
     6.141094362             15,380      LLC-load-misses           #    2.70% of all LL-cache accesses  (36.40%)
     6.191418301         71,551,902      mem_inst_retired.any                                          (36.41%)
     6.191418301         41,727,207      branch-instructions                                           (36.41%)
     6.191418301          1,570,481      branch-misses             #    3.76% of all branches          (36.41%)
     6.191418301        180,302,868      instructions              #    1.38  insn per cycle           (44.36%)
     6.191418301        130,218,055      cycles                                                        (39.74%)
     6.191418301            867,067      L1-icache-load-misses                                         (39.74%)
     6.191418301         44,105,533      L1-dcache-loads                                               (39.74%)
     6.191418301          2,973,041      L1-dcache-load-misses     #    6.74% of all L1-dcache accesses  (39.74%)
     6.191418301            705,225      L2-loads                                                      (31.79%)
     6.191418301             37,860      L2-load-misses            #    5.70% of all LL-cache accesses  (31.79%)
     6.191418301            624,011      LLC-loads                                                     (31.79%)
     6.191418301             37,211      LLC-load-misses           #    5.60% of all LL-cache accesses  (36.41%)
     6.241758653         75,662,883      mem_inst_retired.any                                          (36.42%)
     6.241758653         41,087,180      branch-instructions                                           (36.44%)
     6.241758653          1,232,270      branch-misses             #    3.00% of all branches          (36.44%)
     6.241758653        183,871,392      instructions              #    1.41  insn per cycle           (44.39%)
     6.241758653        130,204,960      cycles                                                        (43.42%)
     6.241758653          1,033,480      L1-icache-load-misses                                         (39.73%)
     6.241758653         60,392,941      L1-dcache-loads                                               (39.73%)
     6.241758653          3,996,504      L1-dcache-load-misses     #    6.62% of all L1-dcache accesses  (39.73%)
     6.241758653            797,953      L2-loads                                                      (31.79%)
     6.241758653             33,302      L2-load-misses            #    3.50% of all LL-cache accesses  (31.77%)
     6.241758653          1,103,298      LLC-loads                                                     (31.77%)
     6.241758653             25,337      LLC-load-misses           #    2.67% of all LL-cache accesses  (32.73%)
     6.292071382         71,504,762      mem_inst_retired.any                                          (36.08%)
     6.292071382         47,924,033      branch-instructions                                           (36.39%)
     6.292071382          1,368,946      branch-misses             #    2.86% of all branches          (36.39%)
     6.292071382        196,295,524      instructions              #    1.51  insn per cycle           (44.35%)
     6.292071382        130,179,993      cycles                                                        (44.35%)
     6.292071382          1,811,002      L1-icache-load-misses                                         (40.09%)
     6.292071382         55,865,013      L1-dcache-loads                                               (39.76%)
     6.292071382          3,357,277      L1-dcache-load-misses     #    6.01% of all L1-dcache accesses  (39.76%)
     6.292071382            890,484      L2-loads                                                      (31.81%)
     6.292071382             90,197      L2-load-misses            #   11.34% of all LL-cache accesses  (31.80%)
     6.292071382            699,807      LLC-loads                                                     (31.80%)
     6.292071382             89,055      LLC-load-misses           #   11.20% of all LL-cache accesses  (31.80%)
#           time             counts unit events
     6.342394267         71,455,899      mem_inst_retired.any                                          (31.79%)
     6.342394267         44,554,013      branch-instructions                                           (36.41%)
     6.342394267          1,280,350      branch-misses             #    2.87% of all branches          (36.41%)
     6.342394267        200,771,457      instructions              #    1.54  insn per cycle           (44.36%)
     6.342394267        130,287,979      cycles                                                        (44.36%)
     6.342394267          1,300,062      L1-icache-load-misses                                         (44.36%)
     6.342394267         63,533,420      L1-dcache-loads                                               (39.74%)
     6.342394267          3,355,968      L1-dcache-load-misses     #    5.28% of all L1-dcache accesses  (39.74%)
     6.342394267            667,434      L2-loads                                                      (31.80%)
     6.342394267             28,253      L2-load-misses            #    4.62% of all LL-cache accesses  (31.79%)
     6.342394267            556,896      LLC-loads                                                     (31.79%)
     6.342394267             21,809      LLC-load-misses           #    3.56% of all LL-cache accesses  (31.79%)
     6.392710769         73,337,934      mem_inst_retired.any                                          (31.80%)
     6.392710769         44,422,075      branch-instructions                                           (34.81%)
     6.392710769          1,343,375      branch-misses             #    3.02% of all branches          (36.39%)
     6.392710769        188,630,516      instructions              #    1.45  insn per cycle           (44.34%)
     6.392710769        130,121,792      cycles                                                        (44.35%)
     6.392710769          1,401,792      L1-icache-load-misses                                         (44.35%)
     6.392710769         54,201,237      L1-dcache-loads                                               (41.36%)
     6.392710769          3,850,866      L1-dcache-load-misses     #    7.10% of all L1-dcache accesses  (39.75%)
     6.392710769            707,229      L2-loads                                                      (31.81%)
     6.392710769             19,827      L2-load-misses            #    2.85% of all LL-cache accesses  (31.80%)
     6.392710769            684,275      LLC-loads                                                     (31.80%)
     6.392710769             41,764      LLC-load-misses           #    6.00% of all LL-cache accesses  (31.80%)
     6.443023416         67,507,601      mem_inst_retired.any                                          (31.80%)
     6.443023416         44,944,150      branch-instructions                                           (31.80%)
     6.443023416          1,180,800      branch-misses             #    2.63% of all branches          (36.40%)
     6.443023416        200,981,687      instructions              #    1.54  insn per cycle           (44.35%)
     6.443023416        130,261,251      cycles                                                        (44.35%)
     6.443023416          2,834,436      L1-icache-load-misses                                         (44.35%)
     6.443023416         53,540,811      L1-dcache-loads                                               (44.35%)
     6.443023416          3,146,921      L1-dcache-load-misses     #    5.88% of all L1-dcache accesses  (39.75%)
     6.443023416            580,426      L2-loads                                                      (31.80%)
     6.443023416              6,613      L2-load-misses            #    1.21% of all LL-cache accesses  (31.80%)
     6.443023416            514,230      LLC-loads                                                     (31.80%)
     6.443023416             13,042      LLC-load-misses           #    2.38% of all LL-cache accesses  (31.80%)
     6.493343804         61,182,578      mem_inst_retired.any                                          (31.80%)
     6.493343804         30,804,198      branch-instructions                                           (31.78%)
     6.493343804          1,286,279      branch-misses             #    4.18% of all branches          (33.54%)
     6.493343804        148,053,464      instructions              #    1.14  insn per cycle           (44.34%)
     6.493343804        130,080,024      cycles                                                        (44.34%)
     6.493343804          1,882,157      L1-icache-load-misses                                         (44.35%)
     6.493343804         52,530,023      L1-dcache-loads                                               (44.36%)
     6.493343804          3,595,174      L1-dcache-load-misses     #    6.84% of all L1-dcache accesses  (42.62%)
     6.493343804            760,126      L2-loads                                                      (31.80%)
     6.493343804             11,098      L2-load-misses            #    1.39% of all LL-cache accesses  (31.81%)
     6.493343804            835,675      LLC-loads                                                     (31.80%)
     6.493343804             49,765      LLC-load-misses           #    6.24% of all LL-cache accesses  (31.80%)
     6.543659059         82,195,651      mem_inst_retired.any                                          (31.80%)
     6.543659059         47,742,605      branch-instructions                                           (31.80%)
     6.543659059          1,075,294      branch-misses             #    2.25% of all branches          (31.80%)
     6.543659059        201,914,681      instructions              #    1.55  insn per cycle           (44.36%)
     6.543659059        130,265,899      cycles                                                        (44.36%)
     6.543659059          2,230,446      L1-icache-load-misses                                         (44.36%)
     6.543659059         56,869,148      L1-dcache-loads                                               (44.36%)
     6.543659059          3,175,018      L1-dcache-load-misses     #    5.58% of all L1-dcache accesses  (44.36%)
     6.543659059            767,559      L2-loads                                                      (31.79%)
     6.543659059             21,290      L2-load-misses            #    3.09% of all LL-cache accesses  (31.80%)
     6.543659059            609,223      LLC-loads                                                     (31.80%)
     6.543659059             18,706      LLC-load-misses           #    2.72% of all LL-cache accesses  (31.80%)
     6.593977721         73,255,949      mem_inst_retired.any                                          (31.80%)
     6.593977721         46,082,144      branch-instructions                                           (31.80%)
     6.593977721          1,147,936      branch-misses             #    2.49% of all branches          (31.79%)
     6.593977721        186,627,415      instructions              #    1.43  insn per cycle           (40.23%)
     6.593977721        130,113,766      cycles                                                        (44.33%)
     6.593977721          2,494,432      L1-icache-load-misses                                         (44.34%)
     6.593977721         52,636,412      L1-dcache-loads                                               (44.33%)
     6.593977721          3,521,659      L1-dcache-load-misses     #    6.69% of all L1-dcache accesses  (44.34%)
     6.593977721            497,370      L2-loads                                                      (31.81%)
     6.593977721             18,714      L2-load-misses            #    4.02% of all LL-cache accesses  (31.81%)
     6.593977721            434,098      LLC-loads                                                     (31.81%)
     6.593977721             35,200      LLC-load-misses           #    7.56% of all LL-cache accesses  (31.81%)
     6.644296789         70,292,913      mem_inst_retired.any                                          (31.80%)
     6.644296789         37,490,323      branch-instructions                                           (31.80%)
     6.644296789          1,478,996      branch-misses             #    3.95% of all branches          (31.80%)
     6.644296789        167,972,734      instructions              #    1.29  insn per cycle           (39.75%)
     6.644296789        130,227,046      cycles                                                        (43.59%)
     6.644296789          2,268,663      L1-icache-load-misses                                         (44.35%)
     6.644296789         52,884,584      L1-dcache-loads                                               (44.36%)
     6.644296789          3,125,205      L1-dcache-load-misses     #    5.91% of all L1-dcache accesses  (44.35%)
     6.644296789            729,195      L2-loads                                                      (32.58%)
     6.644296789             17,271      L2-load-misses            #    2.22% of all LL-cache accesses  (31.80%)
     6.644296789            830,095      LLC-loads                                                     (31.80%)
     6.644296789             25,056      LLC-load-misses           #    3.21% of all LL-cache accesses  (31.80%)
     6.694606896         79,365,835      mem_inst_retired.any                                          (31.81%)
     6.694606896         46,526,937      branch-instructions                                           (31.81%)
     6.694606896          1,079,156      branch-misses             #    2.32% of all branches          (31.81%)
     6.694606896        201,317,711      instructions              #    1.55  insn per cycle           (39.74%)
     6.694606896        130,130,491      cycles                                                        (39.74%)
     6.694606896          1,334,965      L1-icache-load-misses                                         (44.33%)
     6.694606896         58,504,924      L1-dcache-loads                                               (44.33%)
     6.694606896          3,187,838      L1-dcache-load-misses     #    5.45% of all L1-dcache accesses  (44.33%)
     6.694606896            794,939      L2-loads                                                      (36.41%)
     6.694606896             13,809      L2-load-misses            #    2.06% of all LL-cache accesses  (31.81%)
     6.694606896            548,803      LLC-loads                                                     (31.81%)
     6.694606896             29,681      LLC-load-misses           #    4.42% of all LL-cache accesses  (31.81%)
     6.744916233         55,041,873      mem_inst_retired.any                                          (31.78%)
     6.744916233         26,980,351      branch-instructions                                           (31.81%)
     6.744916233          1,047,247      branch-misses             #    3.88% of all branches          (31.80%)
     6.744916233        116,058,134      instructions              #    0.89  insn per cycle           (39.75%)
     6.744916233        130,019,045      cycles                                                        (39.75%)
     6.744916233          1,038,103      L1-icache-load-misses                                         (42.34%)
     6.744916233         39,287,934      L1-dcache-loads                                               (44.36%)
     6.744916233          2,816,782      L1-dcache-load-misses     #    7.17% of all L1-dcache accesses  (44.36%)
     6.744916233            604,695      L2-loads                                                      (36.42%)
     6.744916233             18,936      L2-load-misses            #    3.04% of all LL-cache accesses  (33.82%)
     6.744916233            639,778      LLC-loads                                                     (31.79%)
     6.744916233             46,113      LLC-load-misses           #    7.41% of all LL-cache accesses  (31.78%)
     6.795387842         75,770,393      mem_inst_retired.any                                          (31.71%)
     6.795387842         47,285,799      branch-instructions                                           (31.71%)
     6.795387842          1,197,375      branch-misses             #    2.53% of all branches          (31.71%)
     6.795387842        197,517,436      instructions              #    1.51  insn per cycle           (39.64%)
     6.795387842        130,482,969      cycles                                                        (39.62%)
     6.795387842          2,612,804      L1-icache-load-misses                                         (39.63%)
     6.795387842         48,965,485      L1-dcache-loads                                               (44.51%)
     6.795387842          2,464,510      L1-dcache-load-misses     #    5.03% of all L1-dcache accesses  (44.51%)
     6.795387842            548,319      L2-loads                                                      (36.59%)
     6.795387842             37,277      L2-load-misses            #    6.41% of all LL-cache accesses  (36.59%)
     6.795387842            615,511      LLC-loads                                                     (31.71%)
     6.795387842             51,470      LLC-load-misses           #    8.84% of all LL-cache accesses  (31.71%)
     6.845700020         72,929,693      mem_inst_retired.any                                          (31.81%)
     6.845700020         39,118,818      branch-instructions                                           (31.81%)
     6.845700020          1,546,123      branch-misses             #    3.95% of all branches          (31.81%)
     6.845700020        184,825,059      instructions              #    1.42  insn per cycle           (39.76%)
     6.845700020        130,113,570      cycles                                                        (39.77%)
     6.845700020          1,688,409      L1-icache-load-misses                                         (39.73%)
     6.845700020         55,459,950      L1-dcache-loads                                               (40.77%)
     6.845700020          3,320,979      L1-dcache-load-misses     #    5.99% of all L1-dcache accesses  (44.33%)
     6.845700020            536,491      L2-loads                                                      (36.37%)
     6.845700020             26,180      L2-load-misses            #    5.46% of all LL-cache accesses  (36.41%)
     6.845700020            422,744      LLC-loads                                                     (35.40%)
     6.845700020             35,014      LLC-load-misses           #    7.30% of all LL-cache accesses  (31.81%)
     6.896096919         74,657,152      mem_inst_retired.any                                          (31.76%)
     6.896096919         46,406,088      branch-instructions                                           (31.74%)
     6.896096919          1,214,833      branch-misses             #    2.62% of all branches          (31.74%)
     6.896096919        194,666,542      instructions              #    1.49  insn per cycle           (39.68%)
     6.896096919        130,333,085      cycles                                                        (39.68%)
     6.896096919          2,491,725      L1-icache-load-misses                                         (39.67%)
     6.896096919         63,474,605      L1-dcache-loads                                               (39.69%)
     6.896096919          3,014,327      L1-dcache-load-misses     #    4.75% of all L1-dcache accesses  (44.07%)
     6.896096919            557,837      L2-loads                                                      (36.49%)
     6.896096919             45,167      L2-load-misses            #    8.26% of all LL-cache accesses  (36.51%)
     6.896096919            535,623      LLC-loads                                                     (36.50%)
     6.896096919             52,802      LLC-load-misses           #    9.66% of all LL-cache accesses  (32.15%)
     6.946414081         84,148,849      mem_inst_retired.any                                          (31.80%)
     6.946414081         46,731,139      branch-instructions                                           (31.79%)
     6.946414081          1,255,558      branch-misses             #    2.69% of all branches          (31.80%)
     6.946414081        190,782,870      instructions              #    1.47  insn per cycle           (39.74%)
     6.946414081        130,196,636      cycles                                                        (39.74%)
     6.946414081          2,405,721      L1-icache-load-misses                                         (39.75%)
     6.946414081         57,771,168      L1-dcache-loads                                               (39.75%)
     6.946414081          3,846,572      L1-dcache-load-misses     #    6.66% of all L1-dcache accesses  (39.75%)
     6.946414081            709,392      L2-loads                                                      (36.41%)
     6.946414081             30,652      L2-load-misses            #    4.41% of all LL-cache accesses  (36.41%)
     6.946414081            679,957      LLC-loads                                                     (36.41%)
     6.946414081             36,651      LLC-load-misses           #    5.28% of all LL-cache accesses  (36.41%)
     6.996725121         75,195,858      mem_inst_retired.any                                          (33.42%)
     6.996725121         56,024,153      branch-instructions                                           (31.80%)
     6.996725121            969,396      branch-misses             #    1.73% of all branches          (31.80%)
     6.996725121        249,823,349      instructions              #    1.92  insn per cycle           (39.76%)
     6.996725121        130,220,134      cycles                                                        (39.76%)
     6.996725121          1,016,321      L1-icache-load-misses                                         (39.76%)
     6.996725121         68,282,337      L1-dcache-loads                                               (39.74%)
     6.996725121          3,357,029      L1-dcache-load-misses     #    4.92% of all L1-dcache accesses  (39.74%)
     6.996725121            724,276      L2-loads                                                      (34.76%)
     6.996725121             20,473      L2-load-misses            #    3.28% of all LL-cache accesses  (36.38%)
     6.996725121            522,983      LLC-loads                                                     (36.40%)
     6.996725121             19,226      LLC-load-misses           #    3.08% of all LL-cache accesses  (36.40%)
     7.047035586         88,255,092      mem_inst_retired.any                                          (36.40%)
     7.047035586         49,060,745      branch-instructions                                           (31.81%)
     7.047035586          1,322,126      branch-misses             #    2.69% of all branches          (31.80%)
     7.047035586        204,635,087      instructions              #    1.57  insn per cycle           (39.76%)
     7.047035586        130,223,257      cycles                                                        (39.76%)
     7.047035586          1,176,074      L1-icache-load-misses                                         (39.75%)
     7.047035586         45,222,483      L1-dcache-loads                                               (39.75%)
     7.047035586          2,877,886      L1-dcache-load-misses     #    6.36% of all L1-dcache accesses  (39.75%)
     7.047035586            764,831      L2-loads                                                      (31.79%)
     7.047035586             40,367      L2-load-misses            #    5.43% of all LL-cache accesses  (36.39%)
     7.047035586            721,383      LLC-loads                                                     (36.39%)
     7.047035586             45,603      LLC-load-misses           #    6.14% of all LL-cache accesses  (36.40%)
     7.097348822         91,517,234      mem_inst_retired.any                                          (36.40%)
     7.097348822         47,221,620      branch-instructions                                           (34.66%)
     7.097348822          1,323,121      branch-misses             #    2.80% of all branches          (31.80%)
     7.097348822        205,319,713      instructions              #    1.58  insn per cycle           (39.75%)
     7.097348822        130,242,341      cycles                                                        (39.75%)
     7.097348822            794,476      L1-icache-load-misses                                         (39.75%)
     7.097348822         63,085,807      L1-dcache-loads                                               (39.75%)
     7.097348822          3,623,545      L1-dcache-load-misses     #    5.74% of all L1-dcache accesses  (39.75%)
     7.097348822            786,249      L2-loads                                                      (31.80%)
     7.097348822              3,868      L2-load-misses            #    0.52% of all LL-cache accesses  (33.52%)
     7.097348822            702,965      LLC-loads                                                     (36.39%)
     7.097348822             18,783      LLC-load-misses           #    2.52% of all LL-cache accesses  (36.40%)
     7.147659510         92,860,401      mem_inst_retired.any                                          (36.39%)
     7.147659510         52,158,497      branch-instructions                                           (36.40%)
     7.147659510          1,262,311      branch-misses             #    2.42% of all branches          (31.80%)
     7.147659510        216,488,034      instructions              #    1.66  insn per cycle           (39.75%)
     7.147659510        130,276,518      cycles                                                        (39.75%)
     7.147659510          1,124,598      L1-icache-load-misses                                         (39.75%)
     7.147659510         61,361,743      L1-dcache-loads                                               (39.75%)
     7.147659510          2,481,695      L1-dcache-load-misses     #    4.04% of all L1-dcache accesses  (39.75%)
     7.147659510            746,259      L2-loads                                                      (31.80%)
     7.147659510              5,597      L2-load-misses            #    0.70% of all LL-cache accesses  (31.80%)
     7.147659510            859,602      LLC-loads                                                     (36.40%)
     7.147659510             11,572      LLC-load-misses           #    1.44% of all LL-cache accesses  (36.40%)
     7.197975509         88,091,928      mem_inst_retired.any                                          (36.40%)
     7.197975509         51,910,358      branch-instructions                                           (36.40%)
     7.197975509            972,895      branch-misses             #    1.87% of all branches          (35.92%)
     7.197975509        218,458,221      instructions              #    1.68  insn per cycle           (43.87%)
     7.197975509        130,227,170      cycles                                                        (39.76%)
     7.197975509          1,461,052      L1-icache-load-misses                                         (39.76%)
     7.197975509         51,111,980      L1-dcache-loads                                               (39.76%)
     7.197975509          2,830,658      L1-dcache-load-misses     #    5.54% of all L1-dcache accesses  (39.76%)
     7.197975509            596,876      L2-loads                                                      (31.79%)
     7.197975509             50,586      L2-load-misses            #    7.74% of all LL-cache accesses  (31.79%)
     7.197975509            709,567      LLC-loads                                                     (32.26%)
     7.197975509             24,076      LLC-load-misses           #    3.69% of all LL-cache accesses  (36.38%)
     7.248296855         93,851,698      mem_inst_retired.any                                          (36.41%)
     7.248296855         49,057,394      branch-instructions                                           (36.41%)
     7.248296855          1,051,041      branch-misses             #    2.14% of all branches          (36.41%)
     7.248296855        209,539,541      instructions              #    1.61  insn per cycle           (44.35%)
     7.248296855        130,239,013      cycles                                                        (40.52%)
     7.248296855          1,118,325      L1-icache-load-misses                                         (39.74%)
     7.248296855         64,737,456      L1-dcache-loads                                               (39.75%)
     7.248296855          4,028,537      L1-dcache-load-misses     #    6.22% of all L1-dcache accesses  (39.75%)
     7.248296855            798,412      L2-loads                                                      (31.80%)
     7.248296855              1,924      L2-load-misses            #    0.26% of all LL-cache accesses  (31.80%)
     7.248296855            655,817      LLC-loads                                                     (31.80%)
     7.248296855             18,332      LLC-load-misses           #    2.52% of all LL-cache accesses  (35.62%)
     7.298603247        100,282,688      mem_inst_retired.any                                          (36.39%)
     7.298603247         51,656,205      branch-instructions                                           (36.39%)
     7.298603247          1,210,606      branch-misses             #    2.34% of all branches          (36.39%)
     7.298603247        205,973,716      instructions              #    1.58  insn per cycle           (44.34%)
     7.298603247        130,269,947      cycles                                                        (44.34%)
     7.298603247          1,706,774      L1-icache-load-misses                                         (39.76%)
     7.298603247         58,420,168      L1-dcache-loads                                               (39.76%)
     7.298603247          3,385,353      L1-dcache-load-misses     #    5.79% of all L1-dcache accesses  (39.76%)
     7.298603247            578,610      L2-loads                                                      (31.81%)
     7.298603247              6,644      L2-load-misses            #    1.39% of all LL-cache accesses  (31.80%)
     7.298603247            376,982      LLC-loads                                                     (31.80%)
     7.298603247              6,980      LLC-load-misses           #    1.46% of all LL-cache accesses  (31.80%)
     7.348909631         76,874,171      mem_inst_retired.any                                          (34.41%)
     7.348909631         44,639,040      branch-instructions                                           (36.39%)
     7.348909631          1,084,084      branch-misses             #    2.43% of all branches          (36.39%)
     7.348909631        211,976,382      instructions              #    1.63  insn per cycle           (44.34%)
     7.348909631        130,203,537      cycles                                                        (44.34%)
     7.348909631          1,508,687      L1-icache-load-misses                                         (41.75%)
     7.348909631         67,479,979      L1-dcache-loads                                               (39.76%)
     7.348909631          2,719,503      L1-dcache-load-misses     #    4.03% of all L1-dcache accesses  (39.76%)
     7.348909631            575,899      L2-loads                                                      (31.81%)
     7.348909631             28,806      L2-load-misses            #    4.92% of all LL-cache accesses  (31.80%)
     7.348909631            595,521      LLC-loads                                                     (31.81%)
     7.348909631             15,830      LLC-load-misses           #    2.70% of all LL-cache accesses  (31.81%)
     7.399240262         81,527,020      mem_inst_retired.any                                          (31.78%)
     7.399240262         45,836,370      branch-instructions                                           (36.41%)
     7.399240262          1,193,520      branch-misses             #    2.60% of all branches          (36.42%)
     7.399240262        193,744,443      instructions              #    1.49  insn per cycle           (44.37%)
     7.399240262        130,266,046      cycles                                                        (44.37%)
     7.399240262          1,714,601      L1-icache-load-misses                                         (44.38%)
     7.399240262         54,403,313      L1-dcache-loads                                               (39.74%)
     7.399240262          3,392,403      L1-dcache-load-misses     #    6.24% of all L1-dcache accesses  (39.74%)
     7.399240262            663,076      L2-loads                                                      (31.79%)
     7.399240262             38,730      L2-load-misses            #    5.87% of all LL-cache accesses  (31.79%)
     7.399240262            657,308      LLC-loads                                                     (31.78%)
     7.399240262             55,889      LLC-load-misses           #    8.47% of all LL-cache accesses  (31.78%)
     7.449584290         79,630,818      mem_inst_retired.any                                          (31.78%)
     7.449584290         45,649,316      branch-instructions                                           (33.12%)
     7.449584290          1,103,937      branch-misses             #    2.42% of all branches          (36.43%)
     7.449584290        197,172,165      instructions              #    1.51  insn per cycle           (44.37%)
     7.449584290        130,248,063      cycles                                                        (44.37%)
     7.449584290          1,526,828      L1-icache-load-misses                                         (44.37%)
     7.449584290         52,085,694      L1-dcache-loads                                               (43.07%)
     7.449584290          2,901,889      L1-dcache-load-misses     #    5.57% of all L1-dcache accesses  (39.73%)
     7.449584290            436,819      L2-loads                                                      (31.78%)
     7.449584290             29,510      L2-load-misses            #    5.78% of all LL-cache accesses  (31.78%)
     7.449584290            584,355      LLC-loads                                                     (31.79%)
     7.449584290             29,015      LLC-load-misses           #    5.68% of all LL-cache accesses  (31.79%)
     7.499914103         85,772,683      mem_inst_retired.any                                          (31.78%)
     7.499914103         46,208,208      branch-instructions                                           (31.78%)
     7.499914103          1,175,620      branch-misses             #    2.54% of all branches          (36.40%)
     7.499914103        207,611,227      instructions              #    1.59  insn per cycle           (44.37%)
     7.499914103        130,252,920      cycles                                                        (44.38%)
     7.499914103          2,274,957      L1-icache-load-misses                                         (44.38%)
     7.499914103         66,090,414      L1-dcache-loads                                               (44.38%)
     7.499914103          3,363,258      L1-dcache-load-misses     #    5.09% of all L1-dcache accesses  (39.77%)
     7.499914103            729,593      L2-loads                                                      (31.79%)
     7.499914103             31,372      L2-load-misses            #    4.36% of all LL-cache accesses  (31.79%)
     7.499914103            709,360      LLC-loads                                                     (31.79%)
     7.499914103             44,521      LLC-load-misses           #    6.19% of all LL-cache accesses  (31.78%)
     7.550318660         80,076,067      mem_inst_retired.any                                          (31.75%)
     7.550318660         47,738,392      branch-instructions                                           (31.74%)
     7.550318660          1,043,978      branch-misses             #    2.19% of all branches          (31.74%)
     7.550318660        216,231,956      instructions              #    1.66  insn per cycle           (44.44%)
     7.550318660        130,412,763      cycles                                                        (44.44%)
     7.550318660          1,366,065      L1-icache-load-misses                                         (44.44%)
     7.550318660         57,956,107      L1-dcache-loads                                               (44.45%)
     7.550318660          3,503,088      L1-dcache-load-misses     #    6.04% of all L1-dcache accesses  (44.45%)
     7.550318660            851,139      L2-loads                                                      (31.75%)
     7.550318660             18,861      L2-load-misses            #    2.22% of all LL-cache accesses  (31.75%)
     7.550318660            848,422      LLC-loads                                                     (31.75%)
     7.550318660             79,412      LLC-load-misses           #    9.35% of all LL-cache accesses  (31.75%)
#           time             counts unit events
     7.600667356        105,630,134      mem_inst_retired.any                                          (31.78%)
     7.600667356         62,317,052      branch-instructions                                           (31.78%)
     7.600667356            850,759      branch-misses             #    1.37% of all branches          (31.78%)
     7.600667356        228,806,820      instructions              #    1.76  insn per cycle           (42.89%)
     7.600667356        130,289,968      cycles                                                        (44.38%)
     7.600667356          1,577,815      L1-icache-load-misses                                         (44.38%)
     7.600667356         66,087,982      L1-dcache-loads                                               (44.38%)
     7.600667356          3,161,480      L1-dcache-load-misses     #    4.78% of all L1-dcache accesses  (44.38%)
     7.600667356            751,347      L2-loads                                                      (31.78%)
     7.600667356             40,941      L2-load-misses            #    4.98% of all LL-cache accesses  (31.78%)
     7.600667356            891,721      LLC-loads                                                     (31.78%)
     7.600667356             18,943      LLC-load-misses           #    2.31% of all LL-cache accesses  (31.79%)
     7.650980398         75,510,400      mem_inst_retired.any                                          (31.81%)
     7.650980398         37,240,411      branch-instructions                                           (31.80%)
     7.650980398            815,433      branch-misses             #    2.19% of all branches          (31.79%)
     7.650980398        138,680,444      instructions              #    1.07  insn per cycle           (39.74%)
     7.650980398        130,121,308      cycles                                                        (44.34%)
     7.650980398          2,112,815      L1-icache-load-misses                                         (44.34%)
     7.650980398         44,866,607      L1-dcache-loads                                               (44.34%)
     7.650980398          2,912,362      L1-dcache-load-misses     #    6.49% of all L1-dcache accesses  (44.35%)
     7.650980398            414,264      L2-loads                                                      (31.81%)
     7.650980398             13,458      L2-load-misses            #    2.61% of all LL-cache accesses  (31.81%)
     7.650980398            618,415      LLC-loads                                                     (31.81%)
     7.650980398             17,463      LLC-load-misses           #    3.38% of all LL-cache accesses  (31.81%)
     7.701315674         78,788,731      mem_inst_retired.any                                          (31.79%)
     7.701315674         40,227,927      branch-instructions                                           (31.79%)
     7.701315674          1,387,874      branch-misses             #    3.45% of all branches          (31.79%)
     7.701315674        199,281,476      instructions              #    1.53  insn per cycle           (39.73%)
     7.701315674        130,310,080      cycles                                                        (41.58%)
     7.701315674          1,016,797      L1-icache-load-misses                                         (44.37%)
     7.701315674         59,543,315      L1-dcache-loads                                               (44.37%)
     7.701315674          3,462,389      L1-dcache-load-misses     #    5.81% of all L1-dcache accesses  (44.37%)
     7.701315674            770,893      L2-loads                                                      (34.59%)
     7.701315674              3,683      L2-load-misses            #    0.41% of all LL-cache accesses  (31.79%)
     7.701315674          1,032,667      LLC-loads                                                     (31.79%)
     7.701315674              2,290      LLC-load-misses           #    0.25% of all LL-cache accesses  (31.79%)
     7.751636864         82,058,358      mem_inst_retired.any                                          (31.80%)
     7.751636864         46,827,146      branch-instructions                                           (31.80%)
     7.751636864          1,441,411      branch-misses             #    3.08% of all branches          (31.79%)
     7.751636864        186,937,289      instructions              #    1.44  insn per cycle           (39.74%)
     7.751636864        130,206,391      cycles                                                        (39.73%)
     7.751636864          1,960,351      L1-icache-load-misses                                         (44.36%)
     7.751636864         52,512,541      L1-dcache-loads                                               (44.36%)
     7.751636864          2,121,619      L1-dcache-load-misses     #    4.04% of all L1-dcache accesses  (44.36%)
     7.751636864            575,077      L2-loads                                                      (36.42%)
     7.751636864              9,673      L2-load-misses            #    1.44% of all LL-cache accesses  (31.80%)
     7.751636864            767,072      LLC-loads                                                     (31.80%)
     7.751636864             13,952      LLC-load-misses           #    2.08% of all LL-cache accesses  (31.80%)
     7.801958243         76,941,446      mem_inst_retired.any                                          (31.80%)
     7.801958243         43,343,941      branch-instructions                                           (31.80%)
     7.801958243          1,523,564      branch-misses             #    3.52% of all branches          (31.80%)
     7.801958243        187,259,611      instructions              #    1.44  insn per cycle           (39.75%)
     7.801958243        130,260,640      cycles                                                        (39.75%)
     7.801958243          1,904,402      L1-icache-load-misses                                         (40.28%)
     7.801958243         54,117,588      L1-dcache-loads                                               (44.35%)
     7.801958243          2,410,401      L1-dcache-load-misses     #    4.45% of all L1-dcache accesses  (44.35%)
     7.801958243            428,605      L2-loads                                                      (36.40%)
     7.801958243             24,843      L2-load-misses            #    6.03% of all LL-cache accesses  (35.88%)
     7.801958243            395,346      LLC-loads                                                     (31.80%)
     7.801958243             19,696      LLC-load-misses           #    4.78% of all LL-cache accesses  (31.80%)
     7.852269200         78,206,027      mem_inst_retired.any                                          (31.81%)
     7.852269200         42,811,940      branch-instructions                                           (31.79%)
     7.852269200          1,607,003      branch-misses             #    3.75% of all branches          (31.80%)
     7.852269200        191,866,058      instructions              #    1.47  insn per cycle           (39.75%)
     7.852269200        130,147,527      cycles                                                        (39.74%)
     7.852269200          2,083,780      L1-icache-load-misses                                         (39.74%)
     7.852269200         50,833,927      L1-dcache-loads                                               (43.63%)
     7.852269200          2,412,107      L1-dcache-load-misses     #    4.75% of all L1-dcache accesses  (44.35%)
     7.852269200            377,510      L2-loads                                                      (36.40%)
     7.852269200             19,530      L2-load-misses            #    5.59% of all LL-cache accesses  (36.40%)
     7.852269200            321,322      LLC-loads                                                     (32.54%)
     7.852269200             14,200      LLC-load-misses           #    4.06% of all LL-cache accesses  (31.81%)
     7.902579024         76,098,358      mem_inst_retired.any                                          (31.79%)
     7.902579024         40,822,604      branch-instructions                                           (31.81%)
     7.902579024          1,633,522      branch-misses             #    4.00% of all branches          (31.81%)
     7.902579024        175,579,041      instructions              #    1.35  insn per cycle           (39.76%)
     7.902579024        130,222,455      cycles                                                        (39.76%)
     7.902579024          2,530,965      L1-icache-load-misses                                         (39.76%)
     7.902579024         54,737,173      L1-dcache-loads                                               (39.76%)
     7.902579024          2,983,393      L1-dcache-load-misses     #    5.45% of all L1-dcache accesses  (44.36%)
     7.902579024            484,000      L2-loads                                                      (36.41%)
     7.902579024              9,505      L2-load-misses            #    2.05% of all LL-cache accesses  (36.39%)
     7.902579024            445,303      LLC-loads                                                     (36.39%)
     7.902579024             18,869      LLC-load-misses           #    4.06% of all LL-cache accesses  (31.79%)
     7.953005664         65,251,703      mem_inst_retired.any                                          (31.74%)
     7.953005664         44,772,299      branch-instructions                                           (31.71%)
     7.953005664          1,281,544      branch-misses             #    2.86% of all branches          (31.71%)
     7.953005664        194,986,891      instructions              #    1.49  insn per cycle           (39.65%)
     7.953005664        130,478,063      cycles                                                        (39.65%)
     7.953005664          2,819,291      L1-icache-load-misses                                         (39.65%)
     7.953005664         54,657,710      L1-dcache-loads                                               (39.67%)
     7.953005664          3,441,471      L1-dcache-load-misses     #    6.30% of all L1-dcache accesses  (42.30%)
     7.953005664            715,647      L2-loads                                                      (36.54%)
     7.953005664             19,243      L2-load-misses            #    2.99% of all LL-cache accesses  (36.54%)
     7.953005664            572,727      LLC-loads                                                     (36.54%)
     7.953005664             15,202      LLC-load-misses           #    2.36% of all LL-cache accesses  (33.94%)
     8.003338591         81,828,545      mem_inst_retired.any                                          (31.79%)
     8.003338591         41,742,567      branch-instructions                                           (31.79%)
     8.003338591          1,456,585      branch-misses             #    3.49% of all branches          (31.79%)
     8.003338591        196,889,717      instructions              #    1.51  insn per cycle           (39.74%)
     8.003338591        130,292,317      cycles                                                        (39.74%)
     8.003338591          1,284,517      L1-icache-load-misses                                         (39.72%)
     8.003338591         58,242,959      L1-dcache-loads                                               (39.72%)
     8.003338591          2,661,416      L1-dcache-load-misses     #    4.57% of all L1-dcache accesses  (39.73%)
     8.003338591            591,715      L2-loads                                                      (36.41%)
     8.003338591              3,266      L2-load-misses            #    0.46% of all LL-cache accesses  (36.43%)
     8.003338591            840,718      LLC-loads                                                     (36.43%)
     8.003338591              3,812      LLC-load-misses           #    0.53% of all LL-cache accesses  (36.43%)
     8.053654383         90,361,353      mem_inst_retired.any                                          (35.26%)
     8.053654383         51,622,863      branch-instructions                                           (31.80%)
     8.053654383            990,140      branch-misses             #    1.92% of all branches          (31.80%)
     8.053654383        210,398,402      instructions              #    1.62  insn per cycle           (39.75%)
     8.053654383        130,251,714      cycles                                                        (39.75%)
     8.053654383          2,111,445      L1-icache-load-misses                                         (39.75%)
     8.053654383         57,816,331      L1-dcache-loads                                               (39.74%)
     8.053654383          3,180,766      L1-dcache-load-misses     #    5.50% of all L1-dcache accesses  (39.74%)
     8.053654383            562,077      L2-loads                                                      (32.92%)
     8.053654383             23,727      L2-load-misses            #    3.71% of all LL-cache accesses  (36.40%)
     8.053654383            717,523      LLC-loads                                                     (36.40%)
     8.053654383              7,930      LLC-load-misses           #    1.24% of all LL-cache accesses  (36.41%)
     8.103970301         94,750,932      mem_inst_retired.any                                          (36.40%)
     8.103970301         56,741,618      branch-instructions                                           (31.92%)
     8.103970301            853,227      branch-misses             #    1.50% of all branches          (31.80%)
     8.103970301        236,377,149      instructions              #    1.81  insn per cycle           (39.75%)
     8.103970301        130,253,928      cycles                                                        (39.75%)
     8.103970301          1,885,311      L1-icache-load-misses                                         (39.75%)
     8.103970301         54,996,007      L1-dcache-loads                                               (39.75%)
     8.103970301          2,609,767      L1-dcache-load-misses     #    4.75% of all L1-dcache accesses  (39.75%)
     8.103970301            519,618      L2-loads                                                      (31.80%)
     8.103970301             18,898      L2-load-misses            #    3.41% of all LL-cache accesses  (36.27%)
     8.103970301            589,629      LLC-loads                                                     (36.40%)
     8.103970301             10,588      LLC-load-misses           #    1.91% of all LL-cache accesses  (36.40%)
     8.154300565         81,454,130      mem_inst_retired.any                                          (36.42%)
     8.154300565         47,082,102      branch-instructions                                           (36.42%)
     8.154300565          1,197,146      branch-misses             #    2.54% of all branches          (31.79%)
     8.154300565        206,100,329      instructions              #    1.58  insn per cycle           (39.74%)
     8.154300565        130,300,540      cycles                                                        (39.74%)
     8.154300565          1,514,528      L1-icache-load-misses                                         (39.74%)
     8.154300565         50,637,464      L1-dcache-loads                                               (39.74%)
     8.154300565          3,112,598      L1-dcache-load-misses     #    6.15% of all L1-dcache accesses  (39.74%)
     8.154300565            658,743      L2-loads                                                      (31.79%)
     8.154300565             20,686      L2-load-misses            #    3.31% of all LL-cache accesses  (31.79%)
     8.154300565            589,948      LLC-loads                                                     (36.42%)
     8.154300565              5,872      LLC-load-misses           #    0.94% of all LL-cache accesses  (36.42%)
     8.204608641         78,357,374      mem_inst_retired.any                                          (36.40%)
     8.204608641         43,318,120      branch-instructions                                           (36.40%)
     8.204608641          1,529,115      branch-misses             #    3.53% of all branches          (33.20%)
     8.204608641        207,632,256      instructions              #    1.59  insn per cycle           (41.16%)
     8.204608641        130,229,487      cycles                                                        (39.76%)
     8.204608641          1,109,128      L1-icache-load-misses                                         (39.74%)
     8.204608641         56,503,248      L1-dcache-loads                                               (39.74%)
     8.204608641          2,604,108      L1-dcache-load-misses     #    4.61% of all L1-dcache accesses  (39.74%)
     8.204608641            629,217      L2-loads                                                      (31.79%)
     8.204608641             12,725      L2-load-misses            #    2.39% of all LL-cache accesses  (31.81%)
     8.204608641            433,959      LLC-loads                                                     (34.99%)
     8.204608641             13,011      LLC-load-misses           #    2.45% of all LL-cache accesses  (36.40%)
     8.254912795         80,069,566      mem_inst_retired.any                                          (36.39%)
     8.254912795         46,155,282      branch-instructions                                           (36.39%)
     8.254912795          1,301,386      branch-misses             #    2.82% of all branches          (36.39%)
     8.254912795        192,597,915      instructions              #    1.48  insn per cycle           (44.34%)
     8.254912795        130,233,097      cycles                                                        (39.76%)
     8.254912795          1,752,567      L1-icache-load-misses                                         (39.76%)
     8.254912795         56,122,264      L1-dcache-loads                                               (39.76%)
     8.254912795          3,060,138      L1-dcache-load-misses     #    5.45% of all L1-dcache accesses  (39.76%)
     8.254912795            506,916      L2-loads                                                      (31.81%)
     8.254912795             12,686      L2-load-misses            #    2.50% of all LL-cache accesses  (31.81%)
     8.254912795            506,046      LLC-loads                                                     (31.81%)
     8.254912795             15,075      LLC-load-misses           #    2.98% of all LL-cache accesses  (36.39%)
     8.305247568         73,936,981      mem_inst_retired.any                                          (36.43%)
     8.305247568         41,456,941      branch-instructions                                           (36.42%)
     8.305247568          1,602,713      branch-misses             #    3.87% of all branches          (36.42%)
     8.305247568        181,097,308      instructions              #    1.39  insn per cycle           (44.37%)
     8.305247568        130,282,408      cycles                                                        (42.40%)
     8.305247568          2,352,387      L1-icache-load-misses                                         (39.73%)
     8.305247568         52,109,686      L1-dcache-loads                                               (39.73%)
     8.305247568          2,629,392      L1-dcache-load-misses     #    5.05% of all L1-dcache accesses  (39.73%)
     8.305247568            541,526      L2-loads                                                      (31.79%)
     8.305247568             18,255      L2-load-misses            #    3.28% of all LL-cache accesses  (31.79%)
     8.305247568            570,394      LLC-loads                                                     (31.79%)
     8.305247568              5,268      LLC-load-misses           #    0.95% of all LL-cache accesses  (33.74%)
     8.355561398         57,058,613      mem_inst_retired.any                                          (36.40%)
     8.355561398         34,517,713      branch-instructions                                           (36.40%)
     8.355561398          1,246,805      branch-misses             #    3.61% of all branches          (36.40%)
     8.355561398        166,421,164      instructions              #    1.28  insn per cycle           (44.35%)
     8.355561398        130,241,200      cycles                                                        (44.36%)
     8.355561398          2,047,423      L1-icache-load-misses                                         (39.75%)
     8.355561398         51,279,682      L1-dcache-loads                                               (39.75%)
     8.355561398          2,851,872      L1-dcache-load-misses     #    5.56% of all L1-dcache accesses  (39.75%)
     8.355561398            468,574      L2-loads                                                      (31.80%)
     8.355561398             26,742      L2-load-misses            #    5.91% of all LL-cache accesses  (31.80%)
     8.355561398            436,959      LLC-loads                                                     (31.80%)
     8.355561398             41,544      LLC-load-misses           #    9.18% of all LL-cache accesses  (31.79%)
     8.406052476         69,943,577      mem_inst_retired.any                                          (32.39%)
     8.406052476         36,316,230      branch-instructions                                           (36.62%)
     8.406052476          1,340,894      branch-misses             #    3.69% of all branches          (36.62%)
     8.406052476        145,827,346      instructions              #    1.12  insn per cycle           (44.54%)
     8.406052476        130,488,291      cycles                                                        (44.53%)
     8.406052476          2,256,558      L1-icache-load-misses                                         (43.87%)
     8.406052476         33,463,127      L1-dcache-loads                                               (39.61%)
     8.406052476          2,130,261      L1-dcache-load-misses     #    6.37% of all L1-dcache accesses  (39.61%)
     8.406052476            419,862      L2-loads                                                      (31.69%)
     8.406052476             29,834      L2-load-misses            #    7.70% of all LL-cache accesses  (31.69%)
     8.406052476            355,245      LLC-loads                                                     (31.70%)
     8.406052476             38,467      LLC-load-misses           #    9.93% of all LL-cache accesses  (31.70%)
     8.456375137         70,520,710      mem_inst_retired.any                                          (31.80%)
     8.456375137         43,017,678      branch-instructions                                           (35.49%)
     8.456375137          1,741,815      branch-misses             #    4.05% of all branches          (36.41%)
     8.456375137        195,610,085      instructions              #    1.50  insn per cycle           (44.36%)
     8.456375137        130,267,976      cycles                                                        (44.35%)
     8.456375137          1,829,959      L1-icache-load-misses                                         (44.36%)
     8.456375137         60,811,252      L1-dcache-loads                                               (40.68%)
     8.456375137          3,543,279      L1-dcache-load-misses     #    5.83% of all L1-dcache accesses  (39.74%)
     8.456375137            678,133      L2-loads                                                      (31.80%)
     8.456375137              7,167      L2-load-misses            #    1.08% of all LL-cache accesses  (31.80%)
     8.456375137            653,270      LLC-loads                                                     (31.80%)
     8.456375137             13,148      LLC-load-misses           #    1.98% of all LL-cache accesses  (31.80%)
     8.506682376         77,500,293      mem_inst_retired.any                                          (31.80%)
     8.506682376         43,631,242      branch-instructions                                           (31.80%)
     8.506682376          1,287,372      branch-misses             #    2.95% of all branches          (36.39%)
     8.506682376        191,449,984      instructions              #    1.47  insn per cycle           (44.34%)
     8.506682376        130,268,669      cycles                                                        (44.34%)
     8.506682376          1,094,710      L1-icache-load-misses                                         (44.34%)
     8.506682376         47,819,546      L1-dcache-loads                                               (44.34%)
     8.506682376          3,452,266      L1-dcache-load-misses     #    7.22% of all L1-dcache accesses  (39.76%)
     8.506682376            826,805      L2-loads                                                      (31.81%)
     8.506682376             16,290      L2-load-misses            #    2.02% of all LL-cache accesses  (31.80%)
     8.506682376            786,052      LLC-loads                                                     (31.80%)
     8.506682376             14,419      LLC-load-misses           #    1.79% of all LL-cache accesses  (31.80%)
     8.557008043         81,623,156      mem_inst_retired.any                                          (31.79%)
     8.557008043         43,784,136      branch-instructions                                           (31.79%)
     8.557008043          1,417,505      branch-misses             #    3.24% of all branches          (34.23%)
     8.557008043        181,692,446      instructions              #    1.39  insn per cycle           (44.36%)
     8.557008043        130,270,202      cycles                                                        (44.36%)
     8.557008043          1,455,478      L1-icache-load-misses                                         (44.36%)
     8.557008043         58,585,884      L1-dcache-loads                                               (44.36%)
     8.557008043          4,303,122      L1-dcache-load-misses     #    7.34% of all L1-dcache accesses  (41.94%)
     8.557008043          1,141,004      L2-loads                                                      (31.79%)
     8.557008043              1,968      L2-load-misses            #    0.17% of all LL-cache accesses  (31.79%)
     8.557008043          1,155,735      LLC-loads                                                     (31.79%)
     8.557008043              4,538      LLC-load-misses           #    0.40% of all LL-cache accesses  (31.79%)
     8.607339301         80,268,637      mem_inst_retired.any                                          (31.79%)
     8.607339301         50,762,067      branch-instructions                                           (31.79%)
     8.607339301          1,012,947      branch-misses             #    2.00% of all branches          (31.78%)
     8.607339301        202,605,685      instructions              #    1.56  insn per cycle           (44.36%)
     8.607339301        130,278,330      cycles                                                        (44.37%)
     8.607339301            411,243      L1-icache-load-misses                                         (44.37%)
     8.607339301         66,783,059      L1-dcache-loads                                               (44.37%)
     8.607339301          4,235,038      L1-dcache-load-misses     #    6.34% of all L1-dcache accesses  (44.38%)
     8.607339301          1,005,203      L2-loads                                                      (31.79%)
     8.607339301              7,133      L2-load-misses            #    0.84% of all LL-cache accesses  (31.79%)
     8.607339301            693,618      LLC-loads                                                     (31.79%)
     8.607339301             40,004      LLC-load-misses           #    4.71% of all LL-cache accesses  (31.79%)
     8.657690479         76,728,652      mem_inst_retired.any                                          (31.78%)
     8.657690479         43,160,304      branch-instructions                                           (31.78%)
     8.657690479          1,619,325      branch-misses             #    3.75% of all branches          (31.78%)
     8.657690479        206,835,667      instructions              #    1.59  insn per cycle           (40.85%)
     8.657690479        130,313,674      cycles                                                        (44.38%)
     8.657690479          1,585,194      L1-icache-load-misses                                         (44.38%)
     8.657690479         61,759,742      L1-dcache-loads                                               (44.39%)
     8.657690479          2,695,187      L1-dcache-load-misses     #    4.36% of all L1-dcache accesses  (44.39%)
     8.657690479            482,042      L2-loads                                                      (31.78%)
     8.657690479             29,403      L2-load-misses            #    5.93% of all LL-cache accesses  (31.78%)
     8.657690479            509,708      LLC-loads                                                     (31.78%)
     8.657690479             23,584      LLC-load-misses           #    4.76% of all LL-cache accesses  (31.78%)
     8.708022553         77,221,195      mem_inst_retired.any                                          (31.80%)
     8.708022553         43,397,139      branch-instructions                                           (31.77%)
     8.708022553          1,213,804      branch-misses             #    2.80% of all branches          (31.77%)
     8.708022553        192,904,684      instructions              #    1.48  insn per cycle           (39.72%)
     8.708022553        130,171,294      cycles                                                        (44.13%)
     8.708022553          1,764,717      L1-icache-load-misses                                         (44.35%)
     8.708022553         57,887,859      L1-dcache-loads                                               (44.38%)
     8.708022553          2,637,804      L1-dcache-load-misses     #    4.56% of all L1-dcache accesses  (44.37%)
     8.708022553            363,191      L2-loads                                                      (32.04%)
     8.708022553             10,096      L2-load-misses            #    2.65% of all LL-cache accesses  (31.80%)
     8.708022553            399,313      LLC-loads                                                     (31.80%)
     8.708022553             23,915      LLC-load-misses           #    6.27% of all LL-cache accesses  (31.80%)
     8.758345184         69,419,036      mem_inst_retired.any                                          (31.79%)
     8.758345184         42,344,740      branch-instructions                                           (31.79%)
     8.758345184          1,468,655      branch-misses             #    3.47% of all branches          (31.79%)
     8.758345184        200,012,581      instructions              #    1.54  insn per cycle           (39.74%)
     8.758345184        130,263,093      cycles                                                        (39.74%)
     8.758345184          2,001,694      L1-icache-load-misses                                         (44.37%)
     8.758345184         56,997,889      L1-dcache-loads                                               (44.36%)
     8.758345184          2,648,238      L1-dcache-load-misses     #    4.65% of all L1-dcache accesses  (44.37%)
     8.758345184            468,334      L2-loads                                                      (36.42%)
     8.758345184            133,905      L2-load-misses            #   24.14% of all LL-cache accesses  (31.79%)
     8.758345184            641,261      LLC-loads                                                     (31.79%)
     8.758345184            154,225      LLC-load-misses           #   27.80% of all LL-cache accesses  (31.79%)
     8.808794152        107,170,154      mem_inst_retired.any                                          (31.72%)
     8.808794152         62,844,094      branch-instructions                                           (31.72%)
     8.808794152            826,446      branch-misses             #    1.32% of all branches          (31.72%)
     8.808794152        243,748,748      instructions              #    1.87  insn per cycle           (39.64%)
     8.808794152        130,595,429      cycles                                                        (39.64%)
     8.808794152          1,483,418      L1-icache-load-misses                                         (42.74%)
     8.808794152         58,445,647      L1-dcache-loads                                               (44.49%)
     8.808794152          3,046,564      L1-dcache-load-misses     #    5.21% of all L1-dcache accesses  (44.49%)
     8.808794152            447,655      L2-loads                                                      (36.56%)
     8.808794152              5,861      L2-load-misses            #    1.33% of all LL-cache accesses  (33.49%)
     8.808794152            431,110      LLC-loads                                                     (31.72%)
     8.808794152             12,175      LLC-load-misses           #    2.77% of all LL-cache accesses  (31.72%)
#           time             counts unit events
     8.859212824         96,979,045      mem_inst_retired.any                                          (31.71%)
     8.859212824         50,001,261      branch-instructions                                           (31.75%)
     8.859212824          1,125,996      branch-misses             #    2.25% of all branches          (31.75%)
     8.859212824        221,488,257      instructions              #    1.70  insn per cycle           (39.68%)
     8.859212824        130,386,347      cycles                                                        (39.68%)
     8.859212824            750,749      L1-icache-load-misses                                         (39.67%)
     8.859212824         64,559,035      L1-dcache-loads                                               (44.47%)
     8.859212824          3,303,353      L1-dcache-load-misses     #    5.12% of all L1-dcache accesses  (44.47%)
     8.859212824            523,975      L2-loads                                                      (36.54%)
     8.859212824             18,760      L2-load-misses            #    2.99% of all LL-cache accesses  (36.52%)
     8.859212824            730,210      LLC-loads                                                     (31.72%)
     8.859212824             48,022      LLC-load-misses           #    7.66% of all LL-cache accesses  (31.71%)
     8.909546347        106,574,108      mem_inst_retired.any                                          (31.79%)
     8.909546347         58,833,902      branch-instructions                                           (31.79%)
     8.909546347            921,896      branch-misses             #    1.57% of all branches          (31.79%)
     8.909546347        271,023,224      instructions              #    2.08  insn per cycle           (39.74%)
     8.909546347        130,299,151      cycles                                                        (39.74%)
     8.909546347          1,440,986      L1-icache-load-misses                                         (39.74%)
     8.909546347         70,926,106      L1-dcache-loads                                               (41.11%)
     8.909546347          2,417,899      L1-dcache-load-misses     #    3.41% of all L1-dcache accesses  (44.37%)
     8.909546347            497,435      L2-loads                                                      (36.42%)
     8.909546347             15,521      L2-load-misses            #    2.61% of all LL-cache accesses  (36.42%)
     8.909546347            692,516      LLC-loads                                                     (35.06%)
     8.909546347              8,547      LLC-load-misses           #    1.44% of all LL-cache accesses  (31.79%)
     8.959852333        105,578,188      mem_inst_retired.any                                          (31.81%)
     8.959852333         56,923,635      branch-instructions                                           (31.81%)
     8.959852333            975,125      branch-misses             #    1.71% of all branches          (31.80%)
     8.959852333        238,234,840      instructions              #    1.83  insn per cycle           (39.75%)
     8.959852333        130,184,988      cycles                                                        (39.75%)
     8.959852333          1,607,595      L1-icache-load-misses                                         (39.75%)
     8.959852333         69,669,924      L1-dcache-loads                                               (39.75%)
     8.959852333          2,655,508      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (44.34%)
     8.959852333            555,395      L2-loads                                                      (36.39%)
     8.959852333             22,869      L2-load-misses            #    4.17% of all LL-cache accesses  (36.39%)
     8.959852333            542,142      LLC-loads                                                     (36.40%)
     8.959852333             30,168      LLC-load-misses           #    5.50% of all LL-cache accesses  (31.81%)
     9.010169571         94,096,673      mem_inst_retired.any                                          (31.80%)
     9.010169571         45,971,680      branch-instructions                                           (31.80%)
     9.010169571          1,362,104      branch-misses             #    2.96% of all branches          (31.80%)
     9.010169571        198,414,937      instructions              #    1.52  insn per cycle           (39.75%)
     9.010169571        130,231,017      cycles                                                        (39.75%)
     9.010169571          2,475,259      L1-icache-load-misses                                         (39.75%)
     9.010169571         54,383,502      L1-dcache-loads                                               (39.75%)
     9.010169571          2,290,871      L1-dcache-load-misses     #    4.21% of all L1-dcache accesses  (39.86%)
     9.010169571            408,516      L2-loads                                                      (36.40%)
     9.010169571             25,103      L2-load-misses            #    6.21% of all LL-cache accesses  (36.40%)
     9.010169571            400,101      LLC-loads                                                     (36.40%)
     9.010169571             33,929      LLC-load-misses           #    8.39% of all LL-cache accesses  (36.31%)
     9.060483944         77,720,728      mem_inst_retired.any                                          (32.93%)
     9.060483944         40,788,634      branch-instructions                                           (31.80%)
     9.060483944          1,600,623      branch-misses             #    3.92% of all branches          (31.80%)
     9.060483944        180,664,320      instructions              #    1.39  insn per cycle           (39.75%)
     9.060483944        130,259,914      cycles                                                        (39.75%)
     9.060483944          1,548,208      L1-icache-load-misses                                         (39.75%)
     9.060483944         56,256,014      L1-dcache-loads                                               (39.75%)
     9.060483944          2,586,536      L1-dcache-load-misses     #    4.60% of all L1-dcache accesses  (39.75%)
     9.060483944            514,182      L2-loads                                                      (35.25%)
     9.060483944             16,989      L2-load-misses            #    3.32% of all LL-cache accesses  (36.40%)
     9.060483944            510,357      LLC-loads                                                     (36.40%)
     9.060483944             26,375      LLC-load-misses           #    5.15% of all LL-cache accesses  (36.40%)
     9.110790704         75,418,264      mem_inst_retired.any                                          (36.39%)
     9.110790704         41,454,927      branch-instructions                                           (31.80%)
     9.110790704          1,491,641      branch-misses             #    3.60% of all branches          (31.80%)
     9.110790704        184,757,136      instructions              #    1.42  insn per cycle           (39.75%)
     9.110790704        130,214,301      cycles                                                        (39.75%)
     9.110790704          2,557,285      L1-icache-load-misses                                         (39.75%)
     9.110790704         52,698,448      L1-dcache-loads                                               (39.75%)
     9.110790704          2,333,468      L1-dcache-load-misses     #    4.43% of all L1-dcache accesses  (39.76%)
     9.110790704            381,048      L2-loads                                                      (31.81%)
     9.110790704             17,990      L2-load-misses            #    4.85% of all LL-cache accesses  (36.39%)
     9.110790704            360,297      LLC-loads                                                     (36.39%)
     9.110790704             23,084      LLC-load-misses           #    6.23% of all LL-cache accesses  (36.39%)
     9.161105788         76,890,870      mem_inst_retired.any                                          (36.40%)
     9.161105788         42,110,652      branch-instructions                                           (34.18%)
     9.161105788          1,462,763      branch-misses             #    3.47% of all branches          (31.80%)
     9.161105788        199,871,068      instructions              #    1.53  insn per cycle           (39.75%)
     9.161105788        130,231,718      cycles                                                        (39.75%)
     9.161105788          1,558,082      L1-icache-load-misses                                         (39.75%)
     9.161105788         57,580,302      L1-dcache-loads                                               (39.75%)
     9.161105788          3,473,572      L1-dcache-load-misses     #    6.03% of all L1-dcache accesses  (39.75%)
     9.161105788            490,608      L2-loads                                                      (31.80%)
     9.161105788             10,308      L2-load-misses            #    2.18% of all LL-cache accesses  (34.01%)
     9.161105788            455,031      LLC-loads                                                     (36.40%)
     9.161105788             24,270      LLC-load-misses           #    5.13% of all LL-cache accesses  (36.40%)
     9.211428618         79,958,246      mem_inst_retired.any                                          (36.41%)
     9.211428618         44,174,458      branch-instructions                                           (36.41%)
     9.211428618          1,131,027      branch-misses             #    2.56% of all branches          (31.79%)
     9.211428618        194,788,459      instructions              #    1.50  insn per cycle           (39.74%)
     9.211428618        130,258,102      cycles                                                        (39.74%)
     9.211428618          1,562,956      L1-icache-load-misses                                         (39.74%)
     9.211428618         58,638,045      L1-dcache-loads                                               (39.74%)
     9.211428618          3,911,750      L1-dcache-load-misses     #    6.67% of all L1-dcache accesses  (39.74%)
     9.211428618            839,029      L2-loads                                                      (31.79%)
     9.211428618             12,785      L2-load-misses            #    1.52% of all LL-cache accesses  (31.79%)
     9.211428618            843,580      LLC-loads                                                     (36.41%)
     9.211428618             17,468      LLC-load-misses           #    2.08% of all LL-cache accesses  (36.41%)
     9.261787191         83,650,976      mem_inst_retired.any                                          (36.52%)
     9.261787191         42,947,469      branch-instructions                                           (36.52%)
     9.261787191          1,338,053      branch-misses             #    3.12% of all branches          (35.57%)
     9.261787191        198,920,702      instructions              #    1.53  insn per cycle           (43.35%)
     9.261787191        130,049,418      cycles                                                        (39.61%)
     9.261787191            474,823      L1-icache-load-misses                                         (39.61%)
     9.261787191         62,464,907      L1-dcache-loads                                               (39.61%)
     9.261787191          3,875,584      L1-dcache-load-misses     #    6.20% of all L1-dcache accesses  (39.61%)
     9.261787191            473,338      L2-loads                                                      (31.83%)
     9.261787191             48,820      L2-load-misses            #    8.29% of all LL-cache accesses  (31.83%)
     9.261787191            703,774      LLC-loads                                                     (32.76%)
     9.261787191             35,488      LLC-load-misses           #    6.03% of all LL-cache accesses  (36.52%)
     9.312150617         88,449,579      mem_inst_retired.any                                          (36.46%)
     9.312150617         50,914,458      branch-instructions                                           (36.46%)
     9.312150617          1,072,848      branch-misses             #    2.11% of all branches          (36.46%)
     9.312150617        219,289,567      instructions              #    1.68  insn per cycle           (44.40%)
     9.312150617        130,289,263      cycles                                                        (40.20%)
     9.312150617          1,769,024      L1-icache-load-misses                                         (39.72%)
     9.312150617         56,503,530      L1-dcache-loads                                               (39.71%)
     9.312150617          2,767,464      L1-dcache-load-misses     #    4.90% of all L1-dcache accesses  (39.71%)
     9.312150617            474,024      L2-loads                                                      (31.77%)
     9.312150617             30,077      L2-load-misses            #    6.14% of all LL-cache accesses  (31.77%)
     9.312150617            506,090      LLC-loads                                                     (31.77%)
     9.312150617             22,659      LLC-load-misses           #    4.62% of all LL-cache accesses  (35.96%)
     9.362468318         77,450,850      mem_inst_retired.any                                          (36.41%)
     9.362468318         46,127,047      branch-instructions                                           (36.41%)
     9.362468318          1,096,115      branch-misses             #    2.38% of all branches          (36.40%)
     9.362468318        199,771,583      instructions              #    1.53  insn per cycle           (44.35%)
     9.362468318        130,237,175      cycles                                                        (44.35%)
     9.362468318          1,863,934      L1-icache-load-misses                                         (39.74%)
     9.362468318         52,688,206      L1-dcache-loads                                               (39.74%)
     9.362468318          3,068,548      L1-dcache-load-misses     #    5.82% of all L1-dcache accesses  (39.75%)
     9.362468318            404,681      L2-loads                                                      (31.80%)
     9.362468318              8,695      L2-load-misses            #    1.90% of all LL-cache accesses  (31.80%)
     9.362468318            509,392      LLC-loads                                                     (31.80%)
     9.362468318             19,424      LLC-load-misses           #    4.25% of all LL-cache accesses  (31.80%)
     9.412823877         76,429,008      mem_inst_retired.any                                          (34.65%)
     9.412823877         40,293,215      branch-instructions                                           (36.45%)
     9.412823877          1,325,760      branch-misses             #    3.29% of all branches          (36.45%)
     9.412823877        172,855,278      instructions              #    1.33  insn per cycle           (44.39%)
     9.412823877        130,305,237      cycles                                                        (44.39%)
     9.412823877          2,270,390      L1-icache-load-misses                                         (41.54%)
     9.412823877         54,223,599      L1-dcache-loads                                               (39.72%)
     9.412823877          3,485,618      L1-dcache-load-misses     #    6.43% of all L1-dcache accesses  (39.72%)
     9.412823877            900,030      L2-loads                                                      (31.77%)
     9.412823877             12,182      L2-load-misses            #    1.29% of all LL-cache accesses  (31.78%)
     9.412823877            988,093      LLC-loads                                                     (31.77%)
     9.412823877             10,760      LLC-load-misses           #    1.14% of all LL-cache accesses  (31.77%)
     9.463180411         88,797,550      mem_inst_retired.any                                          (31.77%)
     9.463180411         48,317,359      branch-instructions                                           (36.46%)
     9.463180411          1,166,429      branch-misses             #    2.41% of all branches          (36.46%)
     9.463180411        209,843,222      instructions              #    1.61  insn per cycle           (44.40%)
     9.463180411        130,368,270      cycles                                                        (44.40%)
     9.463180411            679,264      L1-icache-load-misses                                         (44.40%)
     9.463180411         58,633,548      L1-dcache-loads                                               (39.72%)
     9.463180411          3,507,828      L1-dcache-load-misses     #    5.98% of all L1-dcache accesses  (39.71%)
     9.463180411            556,114      L2-loads                                                      (31.77%)
     9.463180411             31,786      L2-load-misses            #    4.57% of all LL-cache accesses  (31.77%)
     9.463180411            834,440      LLC-loads                                                     (31.77%)
     9.463180411             13,835      LLC-load-misses           #    1.99% of all LL-cache accesses  (31.77%)
     9.513519886         80,045,453      mem_inst_retired.any                                          (31.78%)
     9.513519886         42,558,274      branch-instructions                                           (33.23%)
     9.513519886          1,401,119      branch-misses             #    3.29% of all branches          (36.43%)
     9.513519886        202,720,425      instructions              #    1.56  insn per cycle           (44.37%)
     9.513519886        130,236,277      cycles                                                        (44.37%)
     9.513519886          1,339,885      L1-icache-load-misses                                         (44.37%)
     9.513519886         54,004,124      L1-dcache-loads                                               (42.95%)
     9.513519886          3,127,043      L1-dcache-load-misses     #    5.79% of all L1-dcache accesses  (39.74%)
     9.513519886            564,300      L2-loads                                                      (31.79%)
     9.513519886             33,273      L2-load-misses            #    5.72% of all LL-cache accesses  (31.79%)
     9.513519886            598,229      LLC-loads                                                     (31.78%)
     9.513519886             28,814      LLC-load-misses           #    4.96% of all LL-cache accesses  (31.78%)
     9.563895394         82,097,752      mem_inst_retired.any                                          (31.76%)
     9.563895394         44,798,976      branch-instructions                                           (31.76%)
     9.563895394          1,364,694      branch-misses             #    3.05% of all branches          (36.48%)
     9.563895394        198,012,876      instructions              #    1.52  insn per cycle           (44.42%)
     9.563895394        130,404,877      cycles                                                        (44.42%)
     9.563895394          1,333,398      L1-icache-load-misses                                         (44.42%)
     9.563895394         60,409,207      L1-dcache-loads                                               (44.41%)
     9.563895394          3,158,403      L1-dcache-load-misses     #    5.23% of all L1-dcache accesses  (39.70%)
     9.563895394            479,180      L2-loads                                                      (31.76%)
     9.563895394             10,651      L2-load-misses            #    2.09% of all LL-cache accesses  (31.76%)
     9.563895394            540,577      LLC-loads                                                     (31.76%)
     9.563895394             24,901      LLC-load-misses           #    4.88% of all LL-cache accesses  (31.76%)
     9.614204721         89,778,774      mem_inst_retired.any                                          (31.80%)
     9.614204721         49,808,934      branch-instructions                                           (31.80%)
     9.614204721          1,367,053      branch-misses             #    2.74% of all branches          (31.83%)
     9.614204721        200,653,845      instructions              #    1.54  insn per cycle           (44.34%)
     9.614204721        130,226,949      cycles                                                        (44.34%)
     9.614204721          1,353,787      L1-icache-load-misses                                         (44.34%)
     9.614204721         55,035,860      L1-dcache-loads                                               (44.34%)
     9.614204721          2,970,275      L1-dcache-load-misses     #    5.40% of all L1-dcache accesses  (44.33%)
     9.614204721            581,886      L2-loads                                                      (31.81%)
     9.614204721              9,397      L2-load-misses            #    1.63% of all LL-cache accesses  (31.81%)
     9.614204721            573,627      LLC-loads                                                     (31.81%)
     9.614204721             11,381      LLC-load-misses           #    1.97% of all LL-cache accesses  (31.81%)
     9.664507245         82,545,045      mem_inst_retired.any                                          (31.81%)
     9.664507245         42,132,968      branch-instructions                                           (31.81%)
     9.664507245          1,591,849      branch-misses             #    3.78% of all branches          (31.81%)
     9.664507245        185,073,706      instructions              #    1.42  insn per cycle           (43.15%)
     9.664507245        130,211,077      cycles                                                        (44.33%)
     9.664507245          1,512,501      L1-icache-load-misses                                         (44.34%)
     9.664507245         52,430,785      L1-dcache-loads                                               (44.34%)
     9.664507245          3,333,616      L1-dcache-load-misses     #    6.36% of all L1-dcache accesses  (44.34%)
     9.664507245            769,418      L2-loads                                                      (31.81%)
     9.664507245             26,852      L2-load-misses            #    3.60% of all LL-cache accesses  (31.81%)
     9.664507245            721,033      LLC-loads                                                     (31.81%)
     9.664507245              8,692      LLC-load-misses           #    1.17% of all LL-cache accesses  (31.81%)
     9.714827678         96,099,649      mem_inst_retired.any                                          (31.80%)
     9.714827678         55,351,540      branch-instructions                                           (31.80%)
     9.714827678            892,080      branch-misses             #    1.61% of all branches          (31.79%)
     9.714827678        220,663,549      instructions              #    1.69  insn per cycle           (39.74%)
     9.714827678        130,293,937      cycles                                                        (44.36%)
     9.714827678          1,456,583      L1-icache-load-misses                                         (44.36%)
     9.714827678         65,132,349      L1-dcache-loads                                               (44.35%)
     9.714827678          3,848,949      L1-dcache-load-misses     #    5.91% of all L1-dcache accesses  (44.36%)
     9.714827678            608,385      L2-loads                                                      (31.80%)
     9.714827678             11,085      L2-load-misses            #    1.98% of all LL-cache accesses  (31.80%)
     9.714827678            513,082      LLC-loads                                                     (31.80%)
     9.714827678              7,727      LLC-load-misses           #    1.38% of all LL-cache accesses  (31.80%)
     9.765136822         74,551,881      mem_inst_retired.any                                          (31.81%)
     9.765136822         46,613,264      branch-instructions                                           (31.79%)
     9.765136822          1,018,772      branch-misses             #    2.19% of all branches          (31.79%)
     9.765136822        213,051,796      instructions              #    1.64  insn per cycle           (39.74%)
     9.765136822        130,119,138      cycles                                                        (41.89%)
     9.765136822          1,674,513      L1-icache-load-misses                                         (44.33%)
     9.765136822         64,363,106      L1-dcache-loads                                               (44.35%)
     9.765136822          3,464,504      L1-dcache-load-misses     #    5.38% of all L1-dcache accesses  (44.35%)
     9.765136822            387,264      L2-loads                                                      (34.27%)
     9.765136822             51,277      L2-load-misses            #   10.19% of all LL-cache accesses  (31.81%)
     9.765136822            618,994      LLC-loads                                                     (31.81%)
     9.765136822             54,136      LLC-load-misses           #   10.76% of all LL-cache accesses  (31.81%)
     9.815447534         67,609,239      mem_inst_retired.any                                          (31.80%)
     9.815447534         42,912,964      branch-instructions                                           (31.80%)
     9.815447534          1,486,463      branch-misses             #    3.46% of all branches          (31.80%)
     9.815447534        195,763,817      instructions              #    1.50  insn per cycle           (39.75%)
     9.815447534        130,271,815      cycles                                                        (39.75%)
     9.815447534            713,930      L1-icache-load-misses                                         (44.35%)
     9.815447534         48,441,775      L1-dcache-loads                                               (44.35%)
     9.815447534          3,621,319      L1-dcache-load-misses     #    7.48% of all L1-dcache accesses  (44.35%)
     9.815447534            649,956      L2-loads                                                      (36.40%)
     9.815447534              8,128      L2-load-misses            #    1.37% of all LL-cache accesses  (31.80%)
     9.815447534            538,864      LLC-loads                                                     (31.80%)
     9.815447534              7,225      LLC-load-misses           #    1.22% of all LL-cache accesses  (31.80%)
     9.865782296         81,435,438      mem_inst_retired.any                                          (31.79%)
     9.865782296         42,607,154      branch-instructions                                           (31.79%)
     9.865782296          1,093,871      branch-misses             #    2.57% of all branches          (31.78%)
     9.865782296        192,709,742      instructions              #    1.48  insn per cycle           (39.73%)
     9.865782296        130,276,407      cycles                                                        (39.73%)
     9.865782296          1,837,117      L1-icache-load-misses                                         (40.65%)
     9.865782296         54,937,817      L1-dcache-loads                                               (44.37%)
     9.865782296          3,461,434      L1-dcache-load-misses     #    6.30% of all L1-dcache accesses  (44.37%)
     9.865782296            683,267      L2-loads                                                      (36.43%)
     9.865782296             25,322      L2-load-misses            #    3.11% of all LL-cache accesses  (35.53%)
     9.865782296            946,633      LLC-loads                                                     (31.79%)
     9.865782296             49,255      LLC-load-misses           #    6.04% of all LL-cache accesses  (31.79%)
     9.916096776         92,887,597      mem_inst_retired.any                                          (31.81%)
     9.916096776         47,057,077      branch-instructions                                           (31.80%)
     9.916096776          1,221,875      branch-misses             #    2.60% of all branches          (31.80%)
     9.916096776        190,770,460      instructions              #    1.47  insn per cycle           (39.75%)
     9.916096776        130,171,713      cycles                                                        (39.75%)
     9.916096776            773,319      L1-icache-load-misses                                         (39.75%)
     9.916096776         52,953,352      L1-dcache-loads                                               (43.97%)
     9.916096776          4,983,069      L1-dcache-load-misses     #    9.41% of all L1-dcache accesses  (44.34%)
     9.916096776            919,753      L2-loads                                                      (36.39%)
     9.916096776             55,393      L2-load-misses            #    6.62% of all LL-cache accesses  (36.40%)
     9.916096776            754,857      LLC-loads                                                     (32.19%)
     9.916096776             13,711      LLC-load-misses           #    1.64% of all LL-cache accesses  (31.81%)
     9.966424391         84,555,861      mem_inst_retired.any                                          (31.79%)
     9.966424391         45,617,056      branch-instructions                                           (31.79%)
     9.966424391          1,209,898      branch-misses             #    2.65% of all branches          (31.79%)
     9.966424391        188,777,185      instructions              #    1.45  insn per cycle           (39.74%)
     9.966424391        130,262,415      cycles                                                        (39.74%)
     9.966424391          1,754,594      L1-icache-load-misses                                         (39.74%)
     9.966424391         59,744,379      L1-dcache-loads                                               (39.74%)
     9.966424391          3,953,893      L1-dcache-load-misses     #    6.62% of all L1-dcache accesses  (44.37%)
     9.966424391            736,388      L2-loads                                                      (36.42%)
     9.966424391             35,077      L2-load-misses            #    4.41% of all LL-cache accesses  (36.42%)
     9.966424391            853,847      LLC-loads                                                     (36.42%)
     9.966424391             35,423      LLC-load-misses           #    4.46% of all LL-cache accesses  (31.79%)
    10.016756110         81,820,631      mem_inst_retired.any                                          (31.80%)
    10.016756110         46,929,675      branch-instructions                                           (31.80%)
    10.016756110          1,038,703      branch-misses             #    2.21% of all branches          (31.80%)
    10.016756110        234,681,820      instructions              #    1.80  insn per cycle           (39.74%)
    10.016756110        130,230,188      cycles                                                        (39.75%)
    10.016756110          1,535,112      L1-icache-load-misses                                         (39.72%)
    10.016756110         47,350,232      L1-dcache-loads                                               (39.72%)
    10.016756110          2,914,648      L1-dcache-load-misses     #    6.16% of all L1-dcache accesses  (42.67%)
    10.016756110            435,819      L2-loads                                                      (36.40%)
    10.016756110             92,652      L2-load-misses            #   14.37% of all LL-cache accesses  (36.43%)
    10.016756110            853,732      LLC-loads                                                     (36.43%)
    10.016756110             49,329      LLC-load-misses           #    7.65% of all LL-cache accesses  (33.50%)
    10.067103498         96,560,868      mem_inst_retired.any                                          (31.78%)
    10.067103498         50,257,490      branch-instructions                                           (31.77%)
    10.067103498            926,267      branch-misses             #    1.84% of all branches          (31.78%)
    10.067103498        209,051,603      instructions              #    1.60  insn per cycle           (39.72%)
    10.067103498        130,311,022      cycles                                                        (39.72%)
    10.067103498          1,599,278      L1-icache-load-misses                                         (39.72%)
    10.067103498         63,813,743      L1-dcache-loads                                               (39.72%)
    10.067103498          2,611,284      L1-dcache-load-misses     #    4.09% of all L1-dcache accesses  (39.72%)
    10.067103498            526,793      L2-loads                                                      (36.45%)
    10.067103498             72,736      L2-load-misses            #   13.61% of all LL-cache accesses  (36.45%)
    10.067103498            542,323      LLC-loads                                                     (36.45%)
    10.067103498             69,349      LLC-load-misses           #   12.97% of all LL-cache accesses  (36.45%)
#           time             counts unit events
    10.117416645         76,798,257      mem_inst_retired.any                                          (34.79%)
    10.117416645         44,614,416      branch-instructions                                           (31.79%)
    10.117416645          1,297,907      branch-misses             #    2.91% of all branches          (31.79%)
    10.117416645        200,150,366      instructions              #    1.54  insn per cycle           (39.75%)
    10.117416645        130,139,898      cycles                                                        (39.74%)
    10.117416645          1,434,224      L1-icache-load-misses                                         (39.75%)
    10.117416645         49,431,094      L1-dcache-loads                                               (39.76%)
    10.117416645          2,582,420      L1-dcache-load-misses     #    5.22% of all L1-dcache accesses  (39.75%)
    10.117416645            672,903      L2-loads                                                      (33.39%)
    10.117416645             46,953      L2-load-misses            #    7.49% of all LL-cache accesses  (36.39%)
    10.117416645            580,577      LLC-loads                                                     (36.40%)
    10.117416645             29,547      LLC-load-misses           #    4.71% of all LL-cache accesses  (36.40%)
    10.167742006         82,003,893      mem_inst_retired.any                                          (36.41%)
    10.167742006         39,640,581      branch-instructions                                           (31.79%)
    10.167742006          1,565,237      branch-misses             #    3.95% of all branches          (31.79%)
    10.167742006        180,841,713      instructions              #    1.39  insn per cycle           (39.74%)
    10.167742006        130,259,335      cycles                                                        (39.74%)
    10.167742006          1,244,669      L1-icache-load-misses                                         (39.74%)
    10.167742006         53,454,228      L1-dcache-loads                                               (39.74%)
    10.167742006          2,583,617      L1-dcache-load-misses     #    4.83% of all L1-dcache accesses  (39.74%)
    10.167742006            626,778      L2-loads                                                      (31.79%)
    10.167742006             24,306      L2-load-misses            #    3.58% of all LL-cache accesses  (36.42%)
    10.167742006            730,221      LLC-loads                                                     (36.41%)
    10.167742006             18,501      LLC-load-misses           #    2.73% of all LL-cache accesses  (36.41%)
    10.218086845         68,348,804      mem_inst_retired.any                                          (36.44%)
    10.218086845         40,647,522      branch-instructions                                           (36.10%)
    10.218086845          1,427,337      branch-misses             #    3.51% of all branches          (31.78%)
    10.218086845        171,816,993      instructions              #    1.32  insn per cycle           (39.72%)
    10.218086845        130,308,687      cycles                                                        (39.73%)
    10.218086845          2,649,895      L1-icache-load-misses                                         (39.72%)
    10.218086845         52,498,231      L1-dcache-loads                                               (39.73%)
    10.218086845          2,518,441      L1-dcache-load-misses     #    4.80% of all L1-dcache accesses  (39.72%)
    10.218086845            462,865      L2-loads                                                      (31.78%)
    10.218086845             13,984      L2-load-misses            #    2.77% of all LL-cache accesses  (32.10%)
    10.218086845            546,992      LLC-loads                                                     (36.44%)
    10.218086845             28,831      LLC-load-misses           #    5.71% of all LL-cache accesses  (36.44%)
    10.268391796         75,027,083      mem_inst_retired.any                                          (36.38%)
    10.268391796         40,235,037      branch-instructions                                           (36.39%)
    10.268391796          1,641,616      branch-misses             #    4.08% of all branches          (32.76%)
    10.268391796        183,477,617      instructions              #    1.41  insn per cycle           (40.72%)
    10.268391796        130,206,125      cycles                                                        (39.76%)
    10.268391796          1,939,739      L1-icache-load-misses                                         (39.76%)
    10.268391796         51,278,140      L1-dcache-loads                                               (39.76%)
    10.268391796          2,677,592      L1-dcache-load-misses     #    5.22% of all L1-dcache accesses  (39.76%)
    10.268391796            480,632      L2-loads                                                      (31.80%)
    10.268391796             33,661      L2-load-misses            #    6.96% of all LL-cache accesses  (31.80%)
    10.268391796            486,182      LLC-loads                                                     (35.41%)
    10.268391796             26,394      LLC-load-misses           #    5.46% of all LL-cache accesses  (36.38%)
    10.318711984         72,842,557      mem_inst_retired.any                                          (36.41%)
    10.318711984         41,588,812      branch-instructions                                           (36.41%)
    10.318711984          1,406,660      branch-misses             #    3.38% of all branches          (36.41%)
    10.318711984        177,824,325      instructions              #    1.37  insn per cycle           (44.36%)
    10.318711984        130,243,800      cycles                                                        (39.74%)
    10.318711984          2,137,701      L1-icache-load-misses                                         (39.75%)
    10.318711984         52,850,298      L1-dcache-loads                                               (39.74%)
    10.318711984          2,667,644      L1-dcache-load-misses     #    5.05% of all L1-dcache accesses  (39.75%)
    10.318711984            548,303      L2-loads                                                      (31.80%)
    10.318711984             21,423      L2-load-misses            #    3.75% of all LL-cache accesses  (31.80%)
    10.318711984            593,170      LLC-loads                                                     (31.79%)
    10.318711984             18,397      LLC-load-misses           #    3.22% of all LL-cache accesses  (36.41%)
    10.369025881         53,749,387      mem_inst_retired.any                                          (36.39%)
    10.369025881         37,365,965      branch-instructions                                           (36.40%)
    10.369025881          1,200,565      branch-misses             #    3.21% of all branches          (36.40%)
    10.369025881        178,367,915      instructions              #    1.37  insn per cycle           (44.35%)
    10.369025881        130,186,217      cycles                                                        (41.99%)
    10.369025881          2,519,369      L1-icache-load-misses                                         (39.76%)
    10.369025881         50,470,271      L1-dcache-loads                                               (39.75%)
    10.369025881          3,131,264      L1-dcache-load-misses     #    6.20% of all L1-dcache accesses  (39.75%)
    10.369025881            681,875      L2-loads                                                      (31.80%)
    10.369025881             49,135      L2-load-misses            #    6.79% of all LL-cache accesses  (31.79%)
    10.369025881            766,454      LLC-loads                                                     (31.79%)
    10.369025881             67,984      LLC-load-misses           #    9.39% of all LL-cache accesses  (34.15%)
    10.419496119         72,910,245      mem_inst_retired.any                                          (36.60%)
    10.419496119         37,322,717      branch-instructions                                           (36.60%)
    10.419496119          1,089,973      branch-misses             #    2.92% of all branches          (36.60%)
    10.419496119        143,018,642      instructions              #    1.10  insn per cycle           (44.52%)
    10.419496119        130,508,248      cycles                                                        (44.52%)
    10.419496119            629,875      L1-icache-load-misses                                         (39.62%)
    10.419496119         40,731,077      L1-dcache-loads                                               (39.62%)
    10.419496119          2,501,789      L1-dcache-load-misses     #    6.14% of all L1-dcache accesses  (39.62%)
    10.419496119            538,641      L2-loads                                                      (31.70%)
    10.419496119             75,568      L2-load-misses            #   13.07% of all LL-cache accesses  (31.70%)
    10.419496119            618,080      LLC-loads                                                     (31.71%)
    10.419496119             59,278      LLC-load-misses           #   10.25% of all LL-cache accesses  (31.70%)
    10.469964037         76,093,662      mem_inst_retired.any                                          (32.52%)
    10.469964037         39,391,531      branch-instructions                                           (36.59%)
    10.469964037          1,360,468      branch-misses             #    3.45% of all branches          (36.59%)
    10.469964037        182,594,474      instructions              #    1.40  insn per cycle           (44.52%)
    10.469964037        130,556,296      cycles                                                        (44.52%)
    10.469964037          1,854,405      L1-icache-load-misses                                         (43.72%)
    10.469964037         51,147,470      L1-dcache-loads                                               (39.62%)
    10.469964037          2,690,000      L1-dcache-load-misses     #    5.26% of all L1-dcache accesses  (39.63%)
    10.469964037            484,584      L2-loads                                                      (31.70%)
    10.469964037             39,238      L2-load-misses            #    7.30% of all LL-cache accesses  (31.70%)
    10.469964037            589,955      LLC-loads                                                     (31.70%)
    10.469964037             51,418      LLC-load-misses           #    9.57% of all LL-cache accesses  (31.70%)
    10.520389427         79,331,212      mem_inst_retired.any                                          (31.73%)
    10.520389427         48,665,028      branch-instructions                                           (35.59%)
    10.520389427          1,174,393      branch-misses             #    2.41% of all branches          (36.53%)
    10.520389427        186,956,848      instructions              #    1.43  insn per cycle           (44.46%)
    10.520389427        130,463,704      cycles                                                        (44.46%)
    10.520389427          1,573,268      L1-icache-load-misses                                         (44.46%)
    10.520389427         51,191,371      L1-dcache-loads                                               (40.64%)
    10.520389427          3,610,214      L1-dcache-load-misses     #    7.05% of all L1-dcache accesses  (39.67%)
    10.520389427            734,217      L2-loads                                                      (31.74%)
    10.520389427             10,469      L2-load-misses            #    1.53% of all LL-cache accesses  (31.74%)
    10.520389427            630,118      LLC-loads                                                     (31.74%)
    10.520389427             15,505      LLC-load-misses           #    2.27% of all LL-cache accesses  (31.74%)
    10.570771897         75,604,330      mem_inst_retired.any                                          (31.75%)
    10.570771897         43,366,843      branch-instructions                                           (31.75%)
    10.570771897          1,169,696      branch-misses             #    2.70% of all branches          (36.49%)
    10.570771897        189,463,250      instructions              #    1.45  insn per cycle           (44.42%)
    10.570771897        130,393,147      cycles                                                        (44.43%)
    10.570771897          2,276,597      L1-icache-load-misses                                         (44.43%)
    10.570771897         50,342,572      L1-dcache-loads                                               (44.43%)
    10.570771897          2,088,431      L1-dcache-load-misses     #    4.15% of all L1-dcache accesses  (39.70%)
    10.570771897            386,988      L2-loads                                                      (31.76%)
    10.570771897             20,523      L2-load-misses            #    5.02% of all LL-cache accesses  (31.76%)
    10.570771897            430,305      LLC-loads                                                     (31.76%)
    10.570771897             28,354      LLC-load-misses           #    6.94% of all LL-cache accesses  (31.76%)
    10.621110771         84,953,212      mem_inst_retired.any                                          (31.79%)
    10.621110771         41,997,391      branch-instructions                                           (31.79%)
    10.621110771          1,354,745      branch-misses             #    3.23% of all branches          (34.05%)
    10.621110771        194,017,048      instructions              #    1.49  insn per cycle           (44.37%)
    10.621110771        130,222,580      cycles                                                        (44.37%)
    10.621110771          1,253,290      L1-icache-load-misses                                         (44.37%)
    10.621110771         51,636,291      L1-dcache-loads                                               (44.37%)
    10.621110771          2,297,097      L1-dcache-load-misses     #    4.45% of all L1-dcache accesses  (42.13%)
    10.621110771            531,022      L2-loads                                                      (31.79%)
    10.621110771             25,083      L2-load-misses            #    4.08% of all LL-cache accesses  (31.79%)
    10.621110771            699,279      LLC-loads                                                     (31.79%)
    10.621110771             36,415      LLC-load-misses           #    5.92% of all LL-cache accesses  (31.79%)
    10.671426036         82,977,314      mem_inst_retired.any                                          (31.80%)
    10.671426036         48,825,455      branch-instructions                                           (31.80%)
    10.671426036          1,055,420      branch-misses             #    2.16% of all branches          (31.80%)
    10.671426036        202,044,403      instructions              #    1.55  insn per cycle           (44.35%)
    10.671426036        130,235,069      cycles                                                        (44.35%)
    10.671426036          1,242,480      L1-icache-load-misses                                         (44.35%)
    10.671426036         57,841,983      L1-dcache-loads                                               (44.35%)
    10.671426036          3,555,097      L1-dcache-load-misses     #    6.15% of all L1-dcache accesses  (44.35%)
    10.671426036            745,266      L2-loads                                                      (31.80%)
    10.671426036              7,521      L2-load-misses            #    1.03% of all LL-cache accesses  (31.80%)
    10.671426036            718,274      LLC-loads                                                     (31.80%)
    10.671426036             10,273      LLC-load-misses           #    1.40% of all LL-cache accesses  (31.80%)
    10.721745941         66,359,284      mem_inst_retired.any                                          (31.58%)
    10.721745941         36,178,078      branch-instructions                                           (31.58%)
    10.721745941          1,526,692      branch-misses             #    4.22% of all branches          (31.59%)
    10.721745941        167,978,644      instructions              #    1.29  insn per cycle           (40.52%)
    10.721745941        129,725,663      cycles                                                        (44.40%)
    10.721745941          2,208,060      L1-icache-load-misses                                         (44.50%)
    10.721745941         54,767,868      L1-dcache-loads                                               (44.49%)
    10.721745941          2,466,117      L1-dcache-load-misses     #    4.50% of all L1-dcache accesses  (44.50%)
    10.721745941            530,588      L2-loads                                                      (31.90%)
    10.721745941             37,123      L2-load-misses            #    8.28% of all LL-cache accesses  (31.90%)
    10.721745941            366,101      LLC-loads                                                     (31.89%)
    10.721745941             31,277      LLC-load-misses           #    6.98% of all LL-cache accesses  (31.67%)
    10.772077821         67,025,151      mem_inst_retired.any                                          (31.78%)
    10.772077821         47,304,338      branch-instructions                                           (31.80%)
    10.772077821          1,180,712      branch-misses             #    2.50% of all branches          (31.80%)
    10.772077821        193,210,526      instructions              #    1.48  insn per cycle           (39.74%)
    10.772077821        130,236,297      cycles                                                        (44.04%)
    10.772077821          2,183,166      L1-icache-load-misses                                         (44.36%)
    10.772077821         55,206,783      L1-dcache-loads                                               (44.37%)
    10.772077821          3,678,520      L1-dcache-load-misses     #    6.66% of all L1-dcache accesses  (44.37%)
    10.772077821            589,989      L2-loads                                                      (32.14%)
    10.772077821             18,850      L2-load-misses            #    3.63% of all LL-cache accesses  (31.78%)
    10.772077821            448,734      LLC-loads                                                     (31.78%)
    10.772077821             15,727      LLC-load-misses           #    3.03% of all LL-cache accesses  (31.78%)
    10.822390965         79,707,667      mem_inst_retired.any                                          (31.80%)
    10.822390965         42,775,657      branch-instructions                                           (31.80%)
    10.822390965          1,316,937      branch-misses             #    3.08% of all branches          (31.80%)
    10.822390965        202,894,375      instructions              #    1.56  insn per cycle           (39.75%)
    10.822390965        130,227,273      cycles                                                        (39.75%)
    10.822390965            780,219      L1-icache-load-misses                                         (44.35%)
    10.822390965         59,900,914      L1-dcache-loads                                               (44.35%)
    10.822390965          3,889,739      L1-dcache-load-misses     #    6.49% of all L1-dcache accesses  (44.35%)
    10.822390965            706,136      L2-loads                                                      (36.40%)
    10.822390965              8,210      L2-load-misses            #    1.06% of all LL-cache accesses  (31.80%)
    10.822390965            836,992      LLC-loads                                                     (31.80%)
    10.822390965             12,244      LLC-load-misses           #    1.59% of all LL-cache accesses  (31.80%)
    10.872697025         84,338,452      mem_inst_retired.any                                          (31.81%)
    10.872697025         48,269,984      branch-instructions                                           (31.81%)
    10.872697025          1,029,852      branch-misses             #    2.13% of all branches          (31.81%)
    10.872697025        207,323,412      instructions              #    1.59  insn per cycle           (39.76%)
    10.872697025        130,128,301      cycles                                                        (39.75%)
    10.872697025          1,870,227      L1-icache-load-misses                                         (42.77%)
    10.872697025         58,887,807      L1-dcache-loads                                               (44.33%)
    10.872697025          2,173,653      L1-dcache-load-misses     #    3.69% of all L1-dcache accesses  (44.34%)
    10.872697025            509,543      L2-loads                                                      (36.39%)
    10.872697025             23,839      L2-load-misses            #    3.74% of all LL-cache accesses  (33.39%)
    10.872697025            766,834      LLC-loads                                                     (31.81%)
    10.872697025             34,347      LLC-load-misses           #    5.38% of all LL-cache accesses  (31.81%)
    10.923026624         90,692,257      mem_inst_retired.any                                          (31.79%)
    10.923026624         50,294,656      branch-instructions                                           (31.79%)
    10.923026624            882,844      branch-misses             #    1.76% of all branches          (31.79%)
    10.923026624        213,467,391      instructions              #    1.64  insn per cycle           (39.74%)
    10.923026624        130,213,948      cycles                                                        (39.73%)
    10.923026624            807,141      L1-icache-load-misses                                         (39.73%)
    10.923026624         55,872,967      L1-dcache-loads                                               (44.36%)
    10.923026624          4,343,163      L1-dcache-load-misses     #    7.77% of all L1-dcache accesses  (44.37%)
    10.923026624            590,485      L2-loads                                                      (36.42%)
    10.923026624             20,451      L2-load-misses            #    3.91% of all LL-cache accesses  (36.42%)
    10.923026624            456,870      LLC-loads                                                     (31.79%)
    10.923026624             27,861      LLC-load-misses           #    5.32% of all LL-cache accesses  (31.79%)
    10.973341398         66,782,027      mem_inst_retired.any                                          (31.77%)
    10.973341398         44,713,660      branch-instructions                                           (31.81%)
    10.973341398          1,560,022      branch-misses             #    3.49% of all branches          (31.81%)
    10.973341398        195,011,531      instructions              #    1.50  insn per cycle           (39.76%)
    10.973341398        130,219,524      cycles                                                        (39.76%)
    10.973341398          1,287,014      L1-icache-load-misses                                         (39.76%)
    10.973341398         41,913,037      L1-dcache-loads                                               (41.52%)
    10.973341398          2,992,931      L1-dcache-load-misses     #    7.14% of all L1-dcache accesses  (44.36%)
    10.973341398            519,105      L2-loads                                                      (36.41%)
    10.973341398             29,888      L2-load-misses            #    5.46% of all LL-cache accesses  (36.38%)
    10.973341398            576,611      LLC-loads                                                     (34.64%)
    10.973341398             29,062      LLC-load-misses           #    5.30% of all LL-cache accesses  (31.78%)
    11.023652954         58,919,374      mem_inst_retired.any                                          (31.80%)
    11.023652954         44,481,323      branch-instructions                                           (31.80%)
    11.023652954          1,105,643      branch-misses             #    2.49% of all branches          (31.80%)
    11.023652954        197,883,431      instructions              #    1.52  insn per cycle           (39.75%)
    11.023652954        130,251,644      cycles                                                        (39.75%)
    11.023652954            260,275      L1-icache-load-misses                                         (39.75%)
    11.023652954         43,218,495      L1-dcache-loads                                               (39.75%)
    11.023652954          3,391,340      L1-dcache-load-misses     #    7.85% of all L1-dcache accesses  (44.35%)
    11.023652954            906,131      L2-loads                                                      (36.41%)
    11.023652954             43,648      L2-load-misses            #    6.25% of all LL-cache accesses  (36.41%)
    11.023652954            489,885      LLC-loads                                                     (36.41%)
    11.023652954             51,784      LLC-load-misses           #    7.42% of all LL-cache accesses  (31.80%)
    11.073981670         85,222,471      mem_inst_retired.any                                          (31.81%)
    11.073981670         44,705,533      branch-instructions                                           (31.81%)
    11.073981670          1,113,018      branch-misses             #    2.49% of all branches          (31.81%)
    11.073981670        198,219,458      instructions              #    1.52  insn per cycle           (39.76%)
    11.073981670        130,178,449      cycles                                                        (39.75%)
    11.073981670          1,046,046      L1-icache-load-misses                                         (39.71%)
    11.073981670         53,989,388      L1-dcache-loads                                               (39.71%)
    11.073981670          3,936,868      L1-dcache-load-misses     #    7.29% of all L1-dcache accesses  (40.22%)
    11.073981670            940,734      L2-loads                                                      (36.38%)
    11.073981670             57,465      L2-load-misses            #    6.16% of all LL-cache accesses  (36.42%)
    11.073981670            925,491      LLC-loads                                                     (36.42%)
    11.073981670             17,427      LLC-load-misses           #    1.87% of all LL-cache accesses  (35.95%)
    11.124292915         97,753,190      mem_inst_retired.any                                          (32.56%)
    11.124292915         48,920,852      branch-instructions                                           (31.81%)
    11.124292915          1,311,972      branch-misses             #    2.68% of all branches          (31.81%)
    11.124292915        208,103,202      instructions              #    1.60  insn per cycle           (39.76%)
    11.124292915        130,216,727      cycles                                                        (39.76%)
    11.124292915            234,454      L1-icache-load-misses                                         (39.76%)
    11.124292915         66,739,724      L1-dcache-loads                                               (39.76%)
    11.124292915          4,478,054      L1-dcache-load-misses     #    6.71% of all L1-dcache accesses  (39.76%)
    11.124292915            813,714      L2-loads                                                      (35.61%)
    11.124292915             35,728      L2-load-misses            #    5.21% of all LL-cache accesses  (36.39%)
    11.124292915            556,608      LLC-loads                                                     (36.38%)
    11.124292915             23,690      LLC-load-misses           #    3.46% of all LL-cache accesses  (36.39%)
    11.174607254         73,988,796      mem_inst_retired.any                                          (36.39%)
    11.174607254         34,807,335      branch-instructions                                           (31.79%)
    11.174607254          1,163,434      branch-misses             #    3.34% of all branches          (31.81%)
    11.174607254        160,076,814      instructions              #    1.23  insn per cycle           (39.76%)
    11.174607254        130,159,777      cycles                                                        (39.76%)
    11.174607254            506,529      L1-icache-load-misses                                         (39.76%)
    11.174607254         55,823,456      L1-dcache-loads                                               (39.76%)
    11.174607254          3,224,322      L1-dcache-load-misses     #    5.78% of all L1-dcache accesses  (39.76%)
    11.174607254            578,417      L2-loads                                                      (31.80%)
    11.174607254            110,774      L2-load-misses            #   15.27% of all LL-cache accesses  (36.41%)
    11.174607254            872,898      LLC-loads                                                     (36.39%)
    11.174607254             86,151      LLC-load-misses           #   11.87% of all LL-cache accesses  (36.39%)
    11.224957912         70,942,233      mem_inst_retired.any                                          (36.44%)
    11.224957912         42,154,638      branch-instructions                                           (33.85%)
    11.224957912          1,085,463      branch-misses             #    2.57% of all branches          (31.78%)
    11.224957912        180,001,999      instructions              #    1.38  insn per cycle           (39.72%)
    11.224957912        130,262,445      cycles                                                        (39.72%)
    11.224957912          3,458,584      L1-icache-load-misses                                         (39.72%)
    11.224957912         54,852,448      L1-dcache-loads                                               (39.73%)
    11.224957912          3,235,302      L1-dcache-load-misses     #    5.90% of all L1-dcache accesses  (39.72%)
    11.224957912          1,285,524      L2-loads                                                      (31.78%)
    11.224957912            133,643      L2-load-misses            #   11.40% of all LL-cache accesses  (34.35%)
    11.224957912          1,058,607      LLC-loads                                                     (36.44%)
    11.224957912            143,994      LLC-load-misses           #   12.29% of all LL-cache accesses  (36.44%)
    11.275310791         78,312,506      mem_inst_retired.any                                          (36.26%)
    11.275310791         46,197,614      branch-instructions                                           (36.26%)
    11.275310791            753,434      branch-misses             #    1.63% of all branches          (31.87%)
    11.275310791        247,583,425      instructions              #    1.91  insn per cycle           (39.84%)
    11.275310791        129,932,015      cycles                                                        (39.84%)
    11.275310791             87,476      L1-icache-load-misses                                         (39.85%)
    11.275310791         72,836,811      L1-dcache-loads                                               (39.84%)
    11.275310791          4,422,977      L1-dcache-load-misses     #    6.07% of all L1-dcache accesses  (39.84%)
    11.275310791            694,960      L2-loads                                                      (31.86%)
    11.275310791            222,733      L2-load-misses            #   29.68% of all LL-cache accesses  (31.86%)
    11.275310791            806,070      LLC-loads                                                     (36.26%)
    11.275310791            243,229      LLC-load-misses           #   32.41% of all LL-cache accesses  (36.26%)
    11.325782588         63,168,488      mem_inst_retired.any                                          (36.56%)
    11.325782588         42,402,600      branch-instructions                                           (36.56%)
    11.325782588            731,738      branch-misses             #    1.73% of all branches          (35.37%)
    11.325782588        186,668,845      instructions              #    1.43  insn per cycle           (43.31%)
    11.325782588        130,491,557      cycles                                                        (39.64%)
    11.325782588          1,391,595      L1-icache-load-misses                                         (39.65%)
    11.325782588         51,459,960      L1-dcache-loads                                               (39.65%)
    11.325782588          1,571,437      L1-dcache-load-misses     #    3.05% of all L1-dcache accesses  (39.65%)
    11.325782588            238,416      L2-loads                                                      (31.73%)
    11.325782588             20,270      L2-load-misses            #    8.93% of all LL-cache accesses  (31.73%)
    11.325782588            215,490      LLC-loads                                                     (32.88%)
    11.325782588             99,026      LLC-load-misses           #   43.63% of all LL-cache accesses  (36.56%)
#           time             counts unit events
    11.376231953         74,667,099      mem_inst_retired.any                                          (36.56%)
    11.376231953         47,733,486      branch-instructions                                           (36.56%)
    11.376231953            807,738      branch-misses             #    1.69% of all branches          (36.57%)
    11.376231953        226,242,158      instructions              #    1.73  insn per cycle           (44.50%)
    11.376231953        130,526,878      cycles                                                        (40.30%)
    11.376231953            878,051      L1-icache-load-misses                                         (39.65%)
    11.376231953         67,686,491      L1-dcache-loads                                               (39.65%)
    11.376231953          2,522,868      L1-dcache-load-misses     #    3.73% of all L1-dcache accesses  (39.65%)
    11.376231953            806,272      L2-loads                                                      (31.72%)
    11.376231953            223,701      L2-load-misses            #   26.64% of all LL-cache accesses  (31.71%)
    11.376231953            873,176      LLC-loads                                                     (31.71%)
    11.376231953            221,893      LLC-load-misses           #   26.42% of all LL-cache accesses  (35.90%)
    11.426679799         72,534,986      mem_inst_retired.any                                          (36.57%)
    11.426679799         41,802,345      branch-instructions                                           (36.57%)
    11.426679799            998,400      branch-misses             #    2.39% of all branches          (36.57%)
    11.426679799        207,397,043      instructions              #    1.59  insn per cycle           (44.49%)
    11.426679799        130,568,727      cycles                                                        (44.49%)
    11.426679799          2,378,984      L1-icache-load-misses                                         (39.64%)
    11.426679799         70,430,572      L1-dcache-loads                                               (39.65%)
    11.426679799          2,273,805      L1-dcache-load-misses     #    3.23% of all L1-dcache accesses  (39.64%)
    11.426679799            766,384      L2-loads                                                      (31.72%)
    11.426679799             85,842      L2-load-misses            #   13.36% of all LL-cache accesses  (31.72%)
    11.426679799            518,747      LLC-loads                                                     (31.72%)
    11.426679799             44,834      LLC-load-misses           #    6.98% of all LL-cache accesses  (31.72%)
    11.477116342         63,497,016      mem_inst_retired.any                                          (34.17%)
    11.477116342         45,022,234      branch-instructions                                           (36.55%)
    11.477116342          1,489,217      branch-misses             #    3.31% of all branches          (36.55%)
    11.477116342        202,319,827      instructions              #    1.55  insn per cycle           (44.48%)
    11.477116342        130,514,583      cycles                                                        (44.48%)
    11.477116342          1,545,348      L1-icache-load-misses                                         (42.06%)
    11.477116342         59,380,216      L1-dcache-loads                                               (39.66%)
    11.477116342          3,074,332      L1-dcache-load-misses     #    5.18% of all L1-dcache accesses  (39.66%)
    11.477116342            651,433      L2-loads                                                      (31.72%)
    11.477116342             30,820      L2-load-misses            #    4.87% of all LL-cache accesses  (31.73%)
    11.477116342            614,055      LLC-loads                                                     (31.72%)
    11.477116342             66,589      LLC-load-misses           #   10.52% of all LL-cache accesses  (31.72%)
    11.527464842         93,151,177      mem_inst_retired.any                                          (31.78%)
    11.527464842         49,833,688      branch-instructions                                           (36.45%)
    11.527464842          1,327,156      branch-misses             #    2.66% of all branches          (36.45%)
    11.527464842        208,651,745      instructions              #    1.60  insn per cycle           (44.39%)
    11.527464842        130,323,033      cycles                                                        (44.39%)
    11.527464842            373,561      L1-icache-load-misses                                         (44.39%)
    11.527464842         45,142,428      L1-dcache-loads                                               (39.71%)
    11.527464842          3,170,157      L1-dcache-load-misses     #    7.02% of all L1-dcache accesses  (39.72%)
    11.527464842            808,280      L2-loads                                                      (31.78%)
    11.527464842             25,772      L2-load-misses            #    3.29% of all LL-cache accesses  (31.78%)
    11.527464842            759,986      LLC-loads                                                     (31.78%)
    11.527464842             22,202      LLC-load-misses           #    2.83% of all LL-cache accesses  (31.78%)
    11.577793901         98,316,325      mem_inst_retired.any                                          (31.79%)
    11.577793901         57,745,058      branch-instructions                                           (32.68%)
    11.577793901          1,027,000      branch-misses             #    1.78% of all branches          (36.41%)
    11.577793901        234,306,052      instructions              #    1.80  insn per cycle           (44.36%)
    11.577793901        130,247,551      cycles                                                        (44.36%)
    11.577793901          1,131,885      L1-icache-load-misses                                         (44.36%)
    11.577793901         62,574,406      L1-dcache-loads                                               (43.50%)
    11.577793901          4,278,260      L1-dcache-load-misses     #    6.84% of all L1-dcache accesses  (39.74%)
    11.577793901            717,742      L2-loads                                                      (31.80%)
    11.577793901              5,327      L2-load-misses            #    0.67% of all LL-cache accesses  (31.79%)
    11.577793901            873,251      LLC-loads                                                     (31.79%)
    11.577793901             21,108      LLC-load-misses           #    2.65% of all LL-cache accesses  (31.79%)
    11.628115082         86,366,577      mem_inst_retired.any                                          (31.79%)
    11.628115082         49,292,195      branch-instructions                                           (31.79%)
    11.628115082          1,244,163      branch-misses             #    2.52% of all branches          (36.00%)
    11.628115082        217,850,099      instructions              #    1.67  insn per cycle           (44.36%)
    11.628115082        130,144,198      cycles                                                        (44.35%)
    11.628115082          1,530,014      L1-icache-load-misses                                         (44.36%)
    11.628115082         70,674,908      L1-dcache-loads                                               (44.36%)
    11.628115082          3,224,961      L1-dcache-load-misses     #    4.56% of all L1-dcache accesses  (40.18%)
    11.628115082            743,339      L2-loads                                                      (31.80%)
    11.628115082             61,532      L2-load-misses            #    9.19% of all LL-cache accesses  (31.79%)
    11.628115082            595,313      LLC-loads                                                     (31.79%)
    11.628115082             75,853      LLC-load-misses           #   11.33% of all LL-cache accesses  (31.79%)
    11.678471218         74,525,764      mem_inst_retired.any                                          (31.78%)
    11.678471218         40,515,143      branch-instructions                                           (31.78%)
    11.678471218          1,394,295      branch-misses             #    3.44% of all branches          (31.78%)
    11.678471218        183,257,049      instructions              #    1.41  insn per cycle           (44.40%)
    11.678471218        130,262,725      cycles                                                        (44.40%)
    11.678471218          1,129,076      L1-icache-load-misses                                         (44.40%)
    11.678471218         49,941,038      L1-dcache-loads                                               (44.39%)
    11.678471218          3,396,233      L1-dcache-load-misses     #    6.80% of all L1-dcache accesses  (44.39%)
    11.678471218            730,988      L2-loads                                                      (31.77%)
    11.678471218             65,661      L2-load-misses            #    8.56% of all LL-cache accesses  (31.77%)
    11.678471218            803,346      LLC-loads                                                     (31.77%)
    11.678471218             42,430      LLC-load-misses           #    5.53% of all LL-cache accesses  (31.78%)
    11.728791330         65,105,402      mem_inst_retired.any                                          (31.80%)
    11.728791330         51,547,360      branch-instructions                                           (31.80%)
    11.728791330            953,395      branch-misses             #    1.85% of all branches          (31.80%)
    11.728791330        230,495,084      instructions              #    1.77  insn per cycle           (42.61%)
    11.728791330        130,247,818      cycles                                                        (44.35%)
    11.728791330            247,898      L1-icache-load-misses                                         (44.35%)
    11.728791330         42,183,244      L1-dcache-loads                                               (44.35%)
    11.728791330          2,455,018      L1-dcache-load-misses     #    5.82% of all L1-dcache accesses  (44.35%)
    11.728791330            251,676      L2-loads                                                      (31.79%)
    11.728791330             58,733      L2-load-misses            #   17.66% of all LL-cache accesses  (31.80%)
    11.728791330            413,341      LLC-loads                                                     (31.80%)
    11.728791330             42,034      LLC-load-misses           #   12.64% of all LL-cache accesses  (31.80%)
    11.779134724         77,815,414      mem_inst_retired.any                                          (31.79%)
    11.779134724         42,298,457      branch-instructions                                           (31.77%)
    11.779134724          1,084,910      branch-misses             #    2.56% of all branches          (31.77%)
    11.779134724        195,541,541      instructions              #    1.50  insn per cycle           (39.72%)
    11.779134724        130,318,091      cycles                                                        (44.37%)
    11.779134724          1,412,877      L1-icache-load-misses                                         (44.37%)
    11.779134724         56,306,808      L1-dcache-loads                                               (44.39%)
    11.779134724          4,335,629      L1-dcache-load-misses     #    7.70% of all L1-dcache accesses  (44.39%)
    11.779134724            952,463      L2-loads                                                      (31.79%)
    11.779134724              9,060      L2-load-misses            #    1.11% of all LL-cache accesses  (31.79%)
    11.779134724            675,817      LLC-loads                                                     (31.79%)
    11.779134724              9,003      LLC-load-misses           #    1.11% of all LL-cache accesses  (31.79%)
    11.829484634         84,508,352      mem_inst_retired.any                                          (31.78%)
    11.829484634         39,665,239      branch-instructions                                           (31.78%)
    11.829484634          1,244,850      branch-misses             #    3.14% of all branches          (31.78%)
    11.829484634        159,624,957      instructions              #    1.23  insn per cycle           (39.72%)
    11.829484634        130,268,978      cycles                                                        (41.25%)
    11.829484634            847,221      L1-icache-load-misses                                         (44.38%)
    11.829484634         51,882,911      L1-dcache-loads                                               (44.39%)
    11.829484634          4,844,478      L1-dcache-load-misses     #    9.34% of all L1-dcache accesses  (44.39%)
    11.829484634            914,740      L2-loads                                                      (34.93%)
    11.829484634              4,483      L2-load-misses            #    0.48% of all LL-cache accesses  (31.78%)
    11.829484634            934,497      LLC-loads                                                     (31.78%)
    11.829484634              3,713      LLC-load-misses           #    0.40% of all LL-cache accesses  (31.78%)
    11.879920241         89,464,644      mem_inst_retired.any                                          (31.73%)
    11.879920241         41,495,585      branch-instructions                                           (31.73%)
    11.879920241          1,282,885      branch-misses             #    3.09% of all branches          (31.73%)
    11.879920241        186,868,017      instructions              #    1.43  insn per cycle           (39.66%)
    11.879920241        130,558,446      cycles                                                        (39.65%)
    11.879920241            293,178      L1-icache-load-misses                                         (44.46%)
    11.879920241         60,304,718      L1-dcache-loads                                               (44.48%)
    11.879920241          3,615,091      L1-dcache-load-misses     #    5.99% of all L1-dcache accesses  (44.48%)
    11.879920241          1,089,928      L2-loads                                                      (36.55%)
    11.879920241             56,133      L2-load-misses            #    5.43% of all LL-cache accesses  (31.76%)
    11.879920241            978,370      LLC-loads                                                     (31.72%)
    11.879920241             34,727      LLC-load-misses           #    3.36% of all LL-cache accesses  (31.73%)
    11.930249688         84,999,068      mem_inst_retired.any                                          (31.79%)
    11.930249688         49,017,213      branch-instructions                                           (31.79%)
    11.930249688            963,247      branch-misses             #    1.97% of all branches          (31.79%)
    11.930249688        207,991,332      instructions              #    1.60  insn per cycle           (39.73%)
    11.930249688        130,225,542      cycles                                                        (39.73%)
    11.930249688          1,669,299      L1-icache-load-misses                                         (39.73%)
    11.930249688         56,466,042      L1-dcache-loads                                               (44.36%)
    11.930249688          5,092,942      L1-dcache-load-misses     #    9.02% of all L1-dcache accesses  (44.37%)
    11.930249688            908,032      L2-loads                                                      (36.42%)
    11.930249688             15,891      L2-load-misses            #    1.75% of all LL-cache accesses  (36.43%)
    11.930249688            911,734      LLC-loads                                                     (31.80%)
    11.930249688             40,312      LLC-load-misses           #    4.43% of all LL-cache accesses  (31.80%)
    11.980596461         93,990,664      mem_inst_retired.any                                          (31.78%)
    11.980596461         54,133,409      branch-instructions                                           (31.79%)
    11.980596461            817,075      branch-misses             #    1.51% of all branches          (31.78%)
    11.980596461        224,903,679      instructions              #    1.73  insn per cycle           (39.73%)
    11.980596461        130,311,098      cycles                                                        (39.73%)
    11.980596461          1,682,745      L1-icache-load-misses                                         (39.73%)
    11.980596461         54,552,208      L1-dcache-loads                                               (43.01%)
    11.980596461          2,440,676      L1-dcache-load-misses     #    4.47% of all L1-dcache accesses  (44.37%)
    11.980596461            630,332      L2-loads                                                      (36.43%)
    11.980596461             34,934      L2-load-misses            #    4.13% of all LL-cache accesses  (36.43%)
    11.980596461          1,061,480      LLC-loads                                                     (33.16%)
    11.980596461              6,367      LLC-load-misses           #    0.75% of all LL-cache accesses  (31.79%)
    12.030907842         70,449,774      mem_inst_retired.any                                          (31.81%)
    12.030907842         43,149,724      branch-instructions                                           (31.81%)
    12.030907842          1,337,839      branch-misses             #    3.10% of all branches          (31.81%)
    12.030907842        186,072,878      instructions              #    1.43  insn per cycle           (39.77%)
    12.030907842        130,143,910      cycles                                                        (39.77%)
    12.030907842          1,628,094      L1-icache-load-misses                                         (39.73%)
    12.030907842         51,240,548      L1-dcache-loads                                               (39.73%)
    12.030907842          3,004,565      L1-dcache-load-misses     #    5.86% of all L1-dcache accesses  (44.33%)
    12.030907842            576,274      L2-loads                                                      (36.38%)
    12.030907842             27,813      L2-load-misses            #    5.37% of all LL-cache accesses  (36.41%)
    12.030907842            459,257      LLC-loads                                                     (36.41%)
    12.030907842             27,669      LLC-load-misses           #    5.34% of all LL-cache accesses  (31.81%)
    12.081237118         82,261,443      mem_inst_retired.any                                          (31.79%)
    12.081237118         46,990,392      branch-instructions                                           (31.79%)
    12.081237118          1,267,818      branch-misses             #    2.70% of all branches          (31.79%)
    12.081237118        193,452,574      instructions              #    1.49  insn per cycle           (39.74%)
    12.081237118        130,224,130      cycles                                                        (39.74%)
    12.081237118          2,301,802      L1-icache-load-misses                                         (39.74%)
    12.081237118         55,643,316      L1-dcache-loads                                               (39.74%)
    12.081237118          2,456,997      L1-dcache-load-misses     #    4.42% of all L1-dcache accesses  (41.72%)
    12.081237118            448,407      L2-loads                                                      (36.42%)
    12.081237118             42,794      L2-load-misses            #    9.09% of all LL-cache accesses  (36.42%)
    12.081237118            493,358      LLC-loads                                                     (36.41%)
    12.081237118             36,433      LLC-load-misses           #    7.74% of all LL-cache accesses  (34.45%)
    12.131553014         79,743,674      mem_inst_retired.any                                          (31.80%)
    12.131553014         47,163,649      branch-instructions                                           (31.80%)
    12.131553014          1,424,289      branch-misses             #    3.02% of all branches          (31.80%)
    12.131553014        194,728,462      instructions              #    1.50  insn per cycle           (39.75%)
    12.131553014        130,225,264      cycles                                                        (39.75%)
    12.131553014          1,715,253      L1-icache-load-misses                                         (39.75%)
    12.131553014         56,181,175      L1-dcache-loads                                               (39.74%)
    12.131553014          2,323,207      L1-dcache-load-misses     #    4.14% of all L1-dcache accesses  (39.74%)
    12.131553014            390,175      L2-loads                                                      (36.40%)
    12.131553014             29,863      L2-load-misses            #    8.42% of all LL-cache accesses  (36.40%)
    12.131553014            319,082      LLC-loads                                                     (36.41%)
    12.131553014             14,331      LLC-load-misses           #    4.04% of all LL-cache accesses  (36.41%)
    12.181878829         74,013,690      mem_inst_retired.any                                          (35.70%)
    12.181878829         39,291,905      branch-instructions                                           (31.79%)
    12.181878829          1,640,097      branch-misses             #    4.17% of all branches          (31.79%)
    12.181878829        177,405,603      instructions              #    1.36  insn per cycle           (39.74%)
    12.181878829        130,275,945      cycles                                                        (39.74%)
    12.181878829          1,996,582      L1-icache-load-misses                                         (39.74%)
    12.181878829         55,416,707      L1-dcache-loads                                               (39.74%)
    12.181878829          2,577,693      L1-dcache-load-misses     #    4.65% of all L1-dcache accesses  (39.74%)
    12.181878829            418,506      L2-loads                                                      (32.49%)
    12.181878829             15,943      L2-load-misses            #    3.70% of all LL-cache accesses  (36.41%)
    12.181878829            442,609      LLC-loads                                                     (36.41%)
    12.181878829             13,310      LLC-load-misses           #    3.09% of all LL-cache accesses  (36.41%)
    12.232187658         88,401,277      mem_inst_retired.any                                          (36.39%)
    12.232187658         48,562,346      branch-instructions                                           (32.35%)
    12.232187658          1,261,212      branch-misses             #    2.60% of all branches          (31.80%)
    12.232187658        204,505,738      instructions              #    1.57  insn per cycle           (39.75%)
    12.232187658        130,242,592      cycles                                                        (39.75%)
    12.232187658          2,466,223      L1-icache-load-misses                                         (39.75%)
    12.232187658         52,715,270      L1-dcache-loads                                               (39.75%)
    12.232187658          3,272,517      L1-dcache-load-misses     #    6.21% of all L1-dcache accesses  (39.75%)
    12.232187658            601,048      L2-loads                                                      (31.80%)
    12.232187658              2,894      L2-load-misses            #    0.51% of all LL-cache accesses  (35.83%)
    12.232187658            531,315      LLC-loads                                                     (36.39%)
    12.232187658              7,311      LLC-load-misses           #    1.29% of all LL-cache accesses  (36.39%)
    12.282522252         83,362,496      mem_inst_retired.any                                          (36.43%)
    12.282522252         50,423,729      branch-instructions                                           (36.43%)
    12.282522252          1,221,226      branch-misses             #    2.42% of all branches          (31.79%)
    12.282522252        200,634,588      instructions              #    1.54  insn per cycle           (39.73%)
    12.282522252        130,303,141      cycles                                                        (39.73%)
    12.282522252          2,547,135      L1-icache-load-misses                                         (39.73%)
    12.282522252         49,986,175      L1-dcache-loads                                               (39.73%)
    12.282522252          2,286,641      L1-dcache-load-misses     #    4.57% of all L1-dcache accesses  (39.73%)
    12.282522252            373,810      L2-loads                                                      (31.79%)
    12.282522252              6,993      L2-load-misses            #    1.91% of all LL-cache accesses  (31.79%)
    12.282522252            356,679      LLC-loads                                                     (36.43%)
    12.282522252              6,742      LLC-load-misses           #    1.85% of all LL-cache accesses  (36.43%)
    12.332829110         80,454,446      mem_inst_retired.any                                          (36.39%)
    12.332829110         46,119,445      branch-instructions                                           (36.39%)
    12.332829110          1,348,780      branch-misses             #    2.92% of all branches          (33.63%)
    12.332829110        197,619,766      instructions              #    1.52  insn per cycle           (41.59%)
    12.332829110        130,237,896      cycles                                                        (39.75%)
    12.332829110          1,838,019      L1-icache-load-misses                                         (39.76%)
    12.332829110         58,577,777      L1-dcache-loads                                               (39.76%)
    12.332829110          3,307,004      L1-dcache-load-misses     #    5.65% of all L1-dcache accesses  (39.76%)
    12.332829110            625,000      L2-loads                                                      (31.80%)
    12.332829110             11,008      L2-load-misses            #    1.91% of all LL-cache accesses  (31.80%)
    12.332829110            525,108      LLC-loads                                                     (34.55%)
    12.332829110             10,027      LLC-load-misses           #    1.74% of all LL-cache accesses  (36.39%)
    12.383138442         86,935,462      mem_inst_retired.any                                          (36.40%)
    12.383138442         46,856,630      branch-instructions                                           (36.40%)
    12.383138442          1,413,836      branch-misses             #    3.02% of all branches          (36.39%)
    12.383138442        206,613,153      instructions              #    1.59  insn per cycle           (44.35%)
    12.383138442        130,237,034      cycles                                                        (39.75%)
    12.383138442          1,772,815      L1-icache-load-misses                                         (39.75%)
    12.383138442         58,183,466      L1-dcache-loads                                               (39.75%)
    12.383138442          2,282,677      L1-dcache-load-misses     #    3.92% of all L1-dcache accesses  (39.75%)
    12.383138442            377,060      L2-loads                                                      (31.80%)
    12.383138442              8,939      L2-load-misses            #    2.25% of all LL-cache accesses  (31.80%)
    12.383138442            418,562      LLC-loads                                                     (31.80%)
    12.383138442              9,330      LLC-load-misses           #    2.35% of all LL-cache accesses  (36.40%)
    12.433450959         97,809,956      mem_inst_retired.any                                          (36.40%)
    12.433450959         52,554,619      branch-instructions                                           (36.40%)
    12.433450959          1,141,193      branch-misses             #    2.17% of all branches          (36.40%)
    12.433450959        218,629,919      instructions              #    1.68  insn per cycle           (44.35%)
    12.433450959        130,231,656      cycles                                                        (42.82%)
    12.433450959          2,450,248      L1-icache-load-misses                                         (39.75%)
    12.433450959         66,306,740      L1-dcache-loads                                               (39.75%)
    12.433450959          2,737,910      L1-dcache-load-misses     #    4.13% of all L1-dcache accesses  (39.75%)
    12.433450959            434,312      L2-loads                                                      (31.80%)
    12.433450959             10,782      L2-load-misses            #    2.57% of all LL-cache accesses  (31.80%)
    12.433450959            403,346      LLC-loads                                                     (31.80%)
    12.433450959             12,587      LLC-load-misses           #    3.01% of all LL-cache accesses  (33.31%)
    12.483756924         87,700,189      mem_inst_retired.any                                          (36.39%)
    12.483756924         51,618,370      branch-instructions                                           (36.39%)
    12.483756924          1,405,692      branch-misses             #    2.72% of all branches          (36.39%)
    12.483756924        203,657,182      instructions              #    1.56  insn per cycle           (44.34%)
    12.483756924        130,262,003      cycles                                                        (44.34%)
    12.483756924          2,805,391      L1-icache-load-misses                                         (39.75%)
    12.483756924         53,254,292      L1-dcache-loads                                               (39.75%)
    12.483756924          2,636,621      L1-dcache-load-misses     #    4.95% of all L1-dcache accesses  (39.75%)
    12.483756924            492,769      L2-loads                                                      (31.80%)
    12.483756924              6,341      L2-load-misses            #    1.25% of all LL-cache accesses  (31.80%)
    12.483756924            524,922      LLC-loads                                                     (31.80%)
    12.483756924              3,112      LLC-load-misses           #    0.61% of all LL-cache accesses  (31.80%)
    12.534096854         76,472,417      mem_inst_retired.any                                          (32.09%)
    12.534096854         42,106,952      branch-instructions                                           (36.42%)
    12.534096854            840,590      branch-misses             #    2.00% of all branches          (36.42%)
    12.534096854        187,200,796      instructions              #    1.44  insn per cycle           (44.37%)
    12.534096854        130,208,730      cycles                                                        (44.37%)
    12.534096854          1,826,004      L1-icache-load-misses                                         (44.09%)
    12.534096854         55,653,955      L1-dcache-loads                                               (39.73%)
    12.534096854          2,674,656      L1-dcache-load-misses     #    4.81% of all L1-dcache accesses  (39.74%)
    12.534096854            440,294      L2-loads                                                      (31.79%)
    12.534096854             21,126      L2-load-misses            #    4.18% of all LL-cache accesses  (31.79%)
    12.534096854            570,652      LLC-loads                                                     (31.79%)
    12.534096854             19,222      LLC-load-misses           #    3.80% of all LL-cache accesses  (31.79%)
    12.584429793         89,976,651      mem_inst_retired.any                                          (31.79%)
    12.584429793         46,583,087      branch-instructions                                           (35.40%)
    12.584429793            971,207      branch-misses             #    2.08% of all branches          (36.42%)
    12.584429793        196,164,450      instructions              #    1.51  insn per cycle           (44.36%)
    12.584429793        130,249,868      cycles                                                        (44.36%)
    12.584429793          1,401,292      L1-icache-load-misses                                         (44.36%)
    12.584429793         41,960,148      L1-dcache-loads                                               (40.78%)
    12.584429793          2,418,343      L1-dcache-load-misses     #    5.76% of all L1-dcache accesses  (39.74%)
    12.584429793            659,451      L2-loads                                                      (31.79%)
    12.584429793             18,992      L2-load-misses            #    2.65% of all LL-cache accesses  (31.79%)
    12.584429793            772,880      LLC-loads                                                     (31.79%)
    12.584429793             16,290      LLC-load-misses           #    2.27% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    12.634741802         80,361,889      mem_inst_retired.any                                          (31.80%)
    12.634741802         43,751,185      branch-instructions                                           (31.80%)
    12.634741802          1,216,823      branch-misses             #    2.78% of all branches          (36.39%)
    12.634741802        196,151,824      instructions              #    1.51  insn per cycle           (44.34%)
    12.634741802        130,238,159      cycles                                                        (44.35%)
    12.634741802          2,333,924      L1-icache-load-misses                                         (44.35%)
    12.634741802         61,754,230      L1-dcache-loads                                               (44.35%)
    12.634741802          4,419,944      L1-dcache-load-misses     #    7.16% of all L1-dcache accesses  (39.75%)
    12.634741802            827,611      L2-loads                                                      (31.80%)
    12.634741802             13,294      L2-load-misses            #    1.63% of all LL-cache accesses  (31.80%)
    12.634741802            805,737      LLC-loads                                                     (31.80%)
    12.634741802             58,250      LLC-load-misses           #    7.13% of all LL-cache accesses  (31.80%)
    12.685076083         69,882,622      mem_inst_retired.any                                          (31.79%)
    12.685076083         53,641,018      branch-instructions                                           (31.79%)
    12.685076083            968,916      branch-misses             #    1.81% of all branches          (34.11%)
    12.685076083        205,815,751      instructions              #    1.58  insn per cycle           (44.37%)
    12.685076083        130,125,255      cycles                                                        (44.37%)
    12.685076083            979,035      L1-icache-load-misses                                         (44.37%)
    12.685076083         58,867,805      L1-dcache-loads                                               (44.37%)
    12.685076083          5,291,373      L1-dcache-load-misses     #    8.99% of all L1-dcache accesses  (42.06%)
    12.685076083            665,242      L2-loads                                                      (31.79%)
    12.685076083            121,847      L2-load-misses            #   17.76% of all LL-cache accesses  (31.79%)
    12.685076083            706,894      LLC-loads                                                     (31.79%)
    12.685076083            105,744      LLC-load-misses           #   15.41% of all LL-cache accesses  (31.79%)
    12.735426972         91,408,833      mem_inst_retired.any                                          (31.79%)
    12.735426972         51,677,863      branch-instructions                                           (31.76%)
    12.735426972          1,071,381      branch-misses             #    2.07% of all branches          (31.76%)
    12.735426972        202,985,522      instructions              #    1.56  insn per cycle           (44.37%)
    12.735426972        130,252,260      cycles                                                        (44.38%)
    12.735426972          1,180,947      L1-icache-load-misses                                         (44.38%)
    12.735426972         49,797,656      L1-dcache-loads                                               (44.41%)
    12.735426972          2,806,978      L1-dcache-load-misses     #    5.64% of all L1-dcache accesses  (44.40%)
    12.735426972            840,902      L2-loads                                                      (31.79%)
    12.735426972             79,718      L2-load-misses            #   10.78% of all LL-cache accesses  (31.78%)
    12.735426972            637,629      LLC-loads                                                     (31.79%)
    12.735426972             80,950      LLC-load-misses           #   10.95% of all LL-cache accesses  (31.79%)
    12.785749840         84,356,047      mem_inst_retired.any                                          (31.78%)
    12.785749840         42,902,553      branch-instructions                                           (31.80%)
    12.785749840          1,467,928      branch-misses             #    3.42% of all branches          (31.80%)
    12.785749840        205,936,564      instructions              #    1.58  insn per cycle           (40.70%)
    12.785749840        130,164,572      cycles                                                        (44.36%)
    12.785749840          1,194,238      L1-icache-load-misses                                         (44.36%)
    12.785749840         59,787,979      L1-dcache-loads                                               (44.37%)
    12.785749840          3,673,843      L1-dcache-load-misses     #    6.14% of all L1-dcache accesses  (44.37%)
    12.785749840            618,701      L2-loads                                                      (31.81%)
    12.785749840             29,101      L2-load-misses            #    4.78% of all LL-cache accesses  (31.79%)
    12.785749840            597,817      LLC-loads                                                     (31.79%)
    12.785749840             17,358      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.78%)
    12.836066175         86,246,338      mem_inst_retired.any                                          (31.80%)
    12.836066175         46,285,499      branch-instructions                                           (31.80%)
    12.836066175          1,469,352      branch-misses             #    3.17% of all branches          (31.80%)
    12.836066175        195,957,075      instructions              #    1.50  insn per cycle           (39.75%)
    12.836066175        130,270,069      cycles                                                        (44.04%)
    12.836066175          1,460,909      L1-icache-load-misses                                         (44.35%)
    12.836066175         54,436,383      L1-dcache-loads                                               (44.35%)
    12.836066175          2,760,886      L1-dcache-load-misses     #    5.07% of all L1-dcache accesses  (44.35%)
    12.836066175            559,235      L2-loads                                                      (32.12%)
    12.836066175             11,009      L2-load-misses            #    1.88% of all LL-cache accesses  (31.80%)
    12.836066175            609,790      LLC-loads                                                     (31.80%)
    12.836066175             13,260      LLC-load-misses           #    2.27% of all LL-cache accesses  (31.80%)
    12.886389432         83,459,848      mem_inst_retired.any                                          (31.80%)
    12.886389432         49,474,151      branch-instructions                                           (31.80%)
    12.886389432          1,075,488      branch-misses             #    2.17% of all branches          (31.80%)
    12.886389432        182,512,178      instructions              #    1.40  insn per cycle           (39.74%)
    12.886389432        130,174,926      cycles                                                        (39.73%)
    12.886389432          1,559,346      L1-icache-load-misses                                         (44.36%)
    12.886389432         42,799,231      L1-dcache-loads                                               (44.36%)
    12.886389432          2,704,226      L1-dcache-load-misses     #    6.32% of all L1-dcache accesses  (44.36%)
    12.886389432            552,806      L2-loads                                                      (36.42%)
    12.886389432              2,264      L2-load-misses            #    0.39% of all LL-cache accesses  (31.80%)
    12.886389432            598,114      LLC-loads                                                     (31.80%)
    12.886389432              4,777      LLC-load-misses           #    0.83% of all LL-cache accesses  (31.80%)
    12.936838973         58,003,145      mem_inst_retired.any                                          (31.71%)
    12.936838973         36,415,812      branch-instructions                                           (31.71%)
    12.936838973          1,069,125      branch-misses             #    2.94% of all branches          (31.71%)
    12.936838973        163,510,905      instructions              #    1.25  insn per cycle           (39.64%)
    12.936838973        130,451,175      cycles                                                        (39.64%)
    12.936838973          2,029,725      L1-icache-load-misses                                         (42.66%)
    12.936838973         49,356,334      L1-dcache-loads                                               (44.50%)
    12.936838973          2,046,411      L1-dcache-load-misses     #    4.15% of all L1-dcache accesses  (44.50%)
    12.936838973            366,028      L2-loads                                                      (36.57%)
    12.936838973             40,363      L2-load-misses            #   10.98% of all LL-cache accesses  (33.58%)
    12.936838973            368,874      LLC-loads                                                     (31.71%)
    12.936838973             31,203      LLC-load-misses           #    8.49% of all LL-cache accesses  (31.71%)
    12.987304263         77,663,636      mem_inst_retired.any                                          (31.71%)
    12.987304263         39,671,498      branch-instructions                                           (31.70%)
    12.987304263          1,494,007      branch-misses             #    3.77% of all branches          (31.70%)
    12.987304263        185,880,681      instructions              #    1.42  insn per cycle           (39.63%)
    12.987304263        130,564,154      cycles                                                        (39.63%)
    12.987304263          1,513,934      L1-icache-load-misses                                         (39.63%)
    12.987304263         56,852,675      L1-dcache-loads                                               (44.52%)
    12.987304263          2,882,910      L1-dcache-load-misses     #    5.07% of all L1-dcache accesses  (44.51%)
    12.987304263            497,345      L2-loads                                                      (36.59%)
    12.987304263             10,515      L2-load-misses            #    1.98% of all LL-cache accesses  (36.59%)
    12.987304263            564,907      LLC-loads                                                     (31.71%)
    12.987304263             26,522      LLC-load-misses           #    4.99% of all LL-cache accesses  (31.71%)
    13.037636952         72,119,578      mem_inst_retired.any                                          (31.79%)
    13.037636952         39,029,452      branch-instructions                                           (31.79%)
    13.037636952          1,603,736      branch-misses             #    4.11% of all branches          (31.79%)
    13.037636952        163,993,166      instructions              #    1.26  insn per cycle           (39.74%)
    13.037636952        130,202,078      cycles                                                        (39.74%)
    13.037636952          2,927,544      L1-icache-load-misses                                         (39.74%)
    13.037636952         48,091,071      L1-dcache-loads                                               (40.94%)
    13.037636952          2,202,010      L1-dcache-load-misses     #    4.58% of all L1-dcache accesses  (44.37%)
    13.037636952            385,120      L2-loads                                                      (36.42%)
    13.037636952             41,007      L2-load-misses            #   11.01% of all LL-cache accesses  (36.42%)
    13.037636952            359,562      LLC-loads                                                     (35.24%)
    13.037636952             34,155      LLC-load-misses           #    9.17% of all LL-cache accesses  (31.79%)
    13.087943740         73,480,060      mem_inst_retired.any                                          (31.81%)
    13.087943740         42,745,905      branch-instructions                                           (31.81%)
    13.087943740          1,227,716      branch-misses             #    2.87% of all branches          (31.81%)
    13.087943740        182,088,349      instructions              #    1.40  insn per cycle           (39.76%)
    13.087943740        130,208,028      cycles                                                        (39.76%)
    13.087943740          1,695,419      L1-icache-load-misses                                         (39.76%)
    13.087943740         57,874,697      L1-dcache-loads                                               (39.75%)
    13.087943740          3,511,383      L1-dcache-load-misses     #    6.07% of all L1-dcache accesses  (44.26%)
    13.087943740            550,553      L2-loads                                                      (36.38%)
    13.087943740             16,698      L2-load-misses            #    3.24% of all LL-cache accesses  (36.39%)
    13.087943740            480,674      LLC-loads                                                     (36.39%)
    13.087943740             11,382      LLC-load-misses           #    2.21% of all LL-cache accesses  (31.90%)
    13.138271664         83,531,661      mem_inst_retired.any                                          (31.79%)
    13.138271664         44,810,926      branch-instructions                                           (31.79%)
    13.138271664          1,501,027      branch-misses             #    3.35% of all branches          (31.79%)
    13.138271664        192,685,259      instructions              #    1.48  insn per cycle           (39.74%)
    13.138271664        130,279,746      cycles                                                        (39.74%)
    13.138271664          2,350,330      L1-icache-load-misses                                         (39.74%)
    13.138271664         55,677,221      L1-dcache-loads                                               (39.74%)
    13.138271664          2,695,467      L1-dcache-load-misses     #    4.84% of all L1-dcache accesses  (39.74%)
    13.138271664            407,002      L2-loads                                                      (36.42%)
    13.138271664             20,211      L2-load-misses            #    4.54% of all LL-cache accesses  (36.42%)
    13.138271664            483,854      LLC-loads                                                     (36.41%)
    13.138271664             25,071      LLC-load-misses           #    5.63% of all LL-cache accesses  (36.42%)
    13.188587358         85,444,918      mem_inst_retired.any                                          (33.14%)
    13.188587358         46,098,703      branch-instructions                                           (31.80%)
    13.188587358          1,418,138      branch-misses             #    3.08% of all branches          (31.80%)
    13.188587358        207,236,842      instructions              #    1.59  insn per cycle           (39.75%)
    13.188587358        130,239,170      cycles                                                        (39.75%)
    13.188587358          1,728,377      L1-icache-load-misses                                         (39.75%)
    13.188587358         58,979,340      L1-dcache-loads                                               (39.75%)
    13.188587358          2,539,678      L1-dcache-load-misses     #    4.31% of all L1-dcache accesses  (39.75%)
    13.188587358            414,411      L2-loads                                                      (35.04%)
    13.188587358             21,052      L2-load-misses            #    4.99% of all LL-cache accesses  (36.40%)
    13.188587358            429,312      LLC-loads                                                     (36.40%)
    13.188587358             12,394      LLC-load-misses           #    2.94% of all LL-cache accesses  (36.40%)
    13.238899486         82,631,111      mem_inst_retired.any                                          (36.42%)
    13.238899486         45,799,875      branch-instructions                                           (31.82%)
    13.238899486          1,341,373      branch-misses             #    2.93% of all branches          (31.82%)
    13.238899486        193,621,558      instructions              #    1.49  insn per cycle           (39.71%)
    13.238899486        130,127,452      cycles                                                        (39.71%)
    13.238899486          2,165,865      L1-icache-load-misses                                         (39.71%)
    13.238899486         54,626,845      L1-dcache-loads                                               (39.71%)
    13.238899486          2,774,873      L1-dcache-load-misses     #    5.08% of all L1-dcache accesses  (39.71%)
    13.238899486            514,813      L2-loads                                                      (31.82%)
    13.238899486             15,929      L2-load-misses            #    3.16% of all LL-cache accesses  (36.42%)
    13.238899486            494,656      LLC-loads                                                     (36.42%)
    13.238899486             21,786      LLC-load-misses           #    4.32% of all LL-cache accesses  (36.42%)
    13.289206867         75,729,611      mem_inst_retired.any                                          (36.39%)
    13.289206867         45,616,047      branch-instructions                                           (34.38%)
    13.289206867          1,445,203      branch-misses             #    3.17% of all branches          (31.80%)
    13.289206867        197,796,746      instructions              #    1.52  insn per cycle           (39.75%)
    13.289206867        130,239,341      cycles                                                        (39.75%)
    13.289206867          3,110,265      L1-icache-load-misses                                         (39.76%)
    13.289206867         54,518,245      L1-dcache-loads                                               (39.75%)
    13.289206867          2,958,281      L1-dcache-load-misses     #    5.43% of all L1-dcache accesses  (39.75%)
    13.289206867            745,547      L2-loads                                                      (31.80%)
    13.289206867             14,476      L2-load-misses            #    1.91% of all LL-cache accesses  (33.80%)
    13.289206867            770,553      LLC-loads                                                     (36.39%)
    13.289206867              3,594      LLC-load-misses           #    0.47% of all LL-cache accesses  (36.39%)
    13.339523878         77,381,772      mem_inst_retired.any                                          (36.41%)
    13.339523878         43,602,585      branch-instructions                                           (36.39%)
    13.339523878          1,471,122      branch-misses             #    3.37% of all branches          (31.79%)
    13.339523878        210,688,476      instructions              #    1.62  insn per cycle           (39.74%)
    13.339523878        130,226,743      cycles                                                        (39.74%)
    13.339523878            924,179      L1-icache-load-misses                                         (39.74%)
    13.339523878         57,879,622      L1-dcache-loads                                               (39.76%)
    13.339523878          2,565,534      L1-dcache-load-misses     #    4.43% of all L1-dcache accesses  (39.75%)
    13.339523878            574,364      L2-loads                                                      (31.80%)
    13.339523878             13,344      L2-load-misses            #    2.52% of all LL-cache accesses  (31.80%)
    13.339523878            486,072      LLC-loads                                                     (36.41%)
    13.339523878              8,768      LLC-load-misses           #    1.65% of all LL-cache accesses  (36.41%)
    13.389841266         79,380,895      mem_inst_retired.any                                          (36.40%)
    13.389841266         41,264,690      branch-instructions                                           (36.40%)
    13.389841266          1,597,010      branch-misses             #    3.87% of all branches          (35.64%)
    13.389841266        195,221,699      instructions              #    1.50  insn per cycle           (43.60%)
    13.389841266        130,245,674      cycles                                                        (39.75%)
    13.389841266          1,521,516      L1-icache-load-misses                                         (39.75%)
    13.389841266         54,840,239      L1-dcache-loads                                               (39.75%)
    13.389841266          2,295,618      L1-dcache-load-misses     #    4.19% of all L1-dcache accesses  (39.75%)
    13.389841266            425,406      L2-loads                                                      (31.80%)
    13.389841266             36,819      L2-load-misses            #    8.81% of all LL-cache accesses  (31.79%)
    13.389841266            410,860      LLC-loads                                                     (32.54%)
    13.389841266             37,183      LLC-load-misses           #    8.89% of all LL-cache accesses  (36.40%)
    13.440153872         63,968,291      mem_inst_retired.any                                          (36.39%)
    13.440153872         41,010,993      branch-instructions                                           (36.39%)
    13.440153872          1,217,837      branch-misses             #    2.97% of all branches          (36.39%)
    13.440153872        206,116,615      instructions              #    1.58  insn per cycle           (44.35%)
    13.440153872        130,071,566      cycles                                                        (40.24%)
    13.440153872          2,037,039      L1-icache-load-misses                                         (39.76%)
    13.440153872         58,196,233      L1-dcache-loads                                               (39.75%)
    13.440153872          2,878,143      L1-dcache-load-misses     #    4.95% of all L1-dcache accesses  (39.75%)
    13.440153872            492,376      L2-loads                                                      (31.80%)
    13.440153872             40,314      L2-load-misses            #    8.21% of all LL-cache accesses  (31.80%)
    13.440153872            489,789      LLC-loads                                                     (31.80%)
    13.440153872             37,393      LLC-load-misses           #    7.61% of all LL-cache accesses  (35.89%)
    13.490467037         82,154,915      mem_inst_retired.any                                          (36.40%)
    13.490467037         45,876,353      branch-instructions                                           (36.40%)
    13.490467037          1,274,924      branch-misses             #    2.78% of all branches          (36.39%)
    13.490467037        207,637,286      instructions              #    1.59  insn per cycle           (44.34%)
    13.490467037        130,249,698      cycles                                                        (44.35%)
    13.490467037          1,651,083      L1-icache-load-misses                                         (39.75%)
    13.490467037         54,238,906      L1-dcache-loads                                               (39.75%)
    13.490467037          2,896,770      L1-dcache-load-misses     #    5.34% of all L1-dcache accesses  (39.75%)
    13.490467037            559,276      L2-loads                                                      (31.80%)
    13.490467037             16,388      L2-load-misses            #    2.72% of all LL-cache accesses  (31.80%)
    13.490467037            646,598      LLC-loads                                                     (31.81%)
    13.490467037             37,876      LLC-load-misses           #    6.28% of all LL-cache accesses  (31.80%)
    13.540791563         89,968,238      mem_inst_retired.any                                          (34.62%)
    13.540791563         48,732,224      branch-instructions                                           (36.36%)
    13.540791563          1,331,422      branch-misses             #    2.73% of all branches          (36.36%)
    13.540791563        199,530,620      instructions              #    1.53  insn per cycle           (44.31%)
    13.540791563        130,111,394      cycles                                                        (44.31%)
    13.540791563          1,323,391      L1-icache-load-misses                                         (41.53%)
    13.540791563         58,786,472      L1-dcache-loads                                               (39.77%)
    13.540791563          3,000,645      L1-dcache-load-misses     #    5.10% of all L1-dcache accesses  (39.77%)
    13.540791563            468,233      L2-loads                                                      (31.82%)
    13.540791563              5,122      L2-load-misses            #    0.98% of all LL-cache accesses  (31.82%)
    13.540791563            571,793      LLC-loads                                                     (31.82%)
    13.540791563             10,093      LLC-load-misses           #    1.94% of all LL-cache accesses  (31.82%)
    13.591125525         73,987,137      mem_inst_retired.any                                          (31.79%)
    13.591125525         43,985,302      branch-instructions                                           (36.43%)
    13.591125525          1,360,381      branch-misses             #    3.09% of all branches          (36.42%)
    13.591125525        194,600,983      instructions              #    1.49  insn per cycle           (44.37%)
    13.591125525        130,312,902      cycles                                                        (44.37%)
    13.591125525          2,162,813      L1-icache-load-misses                                         (44.37%)
    13.591125525         59,086,833      L1-dcache-loads                                               (39.73%)
    13.591125525          2,345,479      L1-dcache-load-misses     #    3.97% of all L1-dcache accesses  (39.73%)
    13.591125525            360,402      L2-loads                                                      (31.79%)
    13.591125525             12,932      L2-load-misses            #    3.59% of all LL-cache accesses  (31.79%)
    13.591125525            359,959      LLC-loads                                                     (31.79%)
    13.591125525             10,695      LLC-load-misses           #    2.97% of all LL-cache accesses  (31.79%)
    13.641435826         88,817,779      mem_inst_retired.any                                          (31.80%)
    13.641435826         48,021,245      branch-instructions                                           (33.37%)
    13.641435826          1,250,851      branch-misses             #    2.60% of all branches          (36.39%)
    13.641435826        210,006,485      instructions              #    1.61  insn per cycle           (44.34%)
    13.641435826        130,211,660      cycles                                                        (44.34%)
    13.641435826          2,555,465      L1-icache-load-misses                                         (44.34%)
    13.641435826         58,622,832      L1-dcache-loads                                               (42.80%)
    13.641435826          2,866,032      L1-dcache-load-misses     #    4.89% of all L1-dcache accesses  (39.75%)
    13.641435826            506,781      L2-loads                                                      (31.80%)
    13.641435826              5,593      L2-load-misses            #    1.21% of all LL-cache accesses  (31.80%)
    13.641435826            420,131      LLC-loads                                                     (31.81%)
    13.641435826             13,787      LLC-load-misses           #    2.97% of all LL-cache accesses  (31.80%)
    13.691756060         85,066,450      mem_inst_retired.any                                          (31.80%)
    13.691756060         46,868,619      branch-instructions                                           (31.80%)
    13.691756060          1,440,759      branch-misses             #    3.07% of all branches          (36.41%)
    13.691756060        197,343,814      instructions              #    1.51  insn per cycle           (44.36%)
    13.691756060        130,292,597      cycles                                                        (44.36%)
    13.691756060          2,112,827      L1-icache-load-misses                                         (44.36%)
    13.691756060         55,835,189      L1-dcache-loads                                               (44.36%)
    13.691756060          2,732,988      L1-dcache-load-misses     #    4.89% of all L1-dcache accesses  (39.74%)
    13.691756060            451,594      L2-loads                                                      (31.80%)
    13.691756060              3,302      L2-load-misses            #    0.77% of all LL-cache accesses  (31.80%)
    13.691756060            404,483      LLC-loads                                                     (31.80%)
    13.691756060              7,223      LLC-load-misses           #    1.69% of all LL-cache accesses  (31.80%)
    13.742136326         90,170,610      mem_inst_retired.any                                          (31.76%)
    13.742136326         48,964,606      branch-instructions                                           (31.76%)
    13.742136326          1,403,616      branch-misses             #    2.87% of all branches          (32.06%)
    13.742136326        217,749,611      instructions              #    1.67  insn per cycle           (44.42%)
    13.742136326        130,398,354      cycles                                                        (44.42%)
    13.742136326          1,891,338      L1-icache-load-misses                                         (44.42%)
    13.742136326         54,964,353      L1-dcache-loads                                               (44.42%)
    13.742136326          2,331,003      L1-dcache-load-misses     #    4.24% of all L1-dcache accesses  (44.13%)
    13.742136326            363,335      L2-loads                                                      (31.76%)
    13.742136326             10,692      L2-load-misses            #    2.43% of all LL-cache accesses  (31.76%)
    13.742136326            516,526      LLC-loads                                                     (31.76%)
    13.742136326             12,411      LLC-load-misses           #    2.82% of all LL-cache accesses  (31.76%)
    13.792446323         81,978,959      mem_inst_retired.any                                          (31.81%)
    13.792446323         43,416,839      branch-instructions                                           (31.81%)
    13.792446323          1,391,969      branch-misses             #    3.21% of all branches          (31.81%)
    13.792446323        188,871,310      instructions              #    1.45  insn per cycle           (43.29%)
    13.792446323        130,201,888      cycles                                                        (44.35%)
    13.792446323          1,687,530      L1-icache-load-misses                                         (44.33%)
    13.792446323         59,725,273      L1-dcache-loads                                               (44.33%)
    13.792446323          2,282,039      L1-dcache-load-misses     #    3.82% of all L1-dcache accesses  (44.34%)
    13.792446323            383,533      L2-loads                                                      (31.79%)
    13.792446323              9,116      L2-load-misses            #    2.29% of all LL-cache accesses  (31.81%)
    13.792446323            411,309      LLC-loads                                                     (31.81%)
    13.792446323             13,338      LLC-load-misses           #    3.36% of all LL-cache accesses  (31.81%)
