
EEE3096S_2022_Prac_2_Delays_and_I2C_Student_Version.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b54  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08003c14  08003c14  00013c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cc8  08003cc8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003cc8  08003cc8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003cc8  08003cc8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cc8  08003cc8  00013cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ccc  08003ccc  00013ccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003cd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000070  08003d40  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  08003d40  000201c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c61f  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e44  00000000  00000000  0002c6b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f0  00000000  00000000  0002e500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000928  00000000  00000000  0002eef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000120fb  00000000  00000000  0002f818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d7b6  00000000  00000000  00041913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a275  00000000  00000000  0004f0c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b933e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002734  00000000  00000000  000b9390  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003bfc 	.word	0x08003bfc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08003bfc 	.word	0x08003bfc

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_cfrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	0008      	movs	r0, r1
 8000238:	4661      	mov	r1, ip
 800023a:	e7ff      	b.n	800023c <__aeabi_cfcmpeq>

0800023c <__aeabi_cfcmpeq>:
 800023c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800023e:	f000 f89f 	bl	8000380 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	d401      	bmi.n	800024a <__aeabi_cfcmpeq+0xe>
 8000246:	2100      	movs	r1, #0
 8000248:	42c8      	cmn	r0, r1
 800024a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800024c <__aeabi_fcmpeq>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 f82b 	bl	80002a8 <__eqsf2>
 8000252:	4240      	negs	r0, r0
 8000254:	3001      	adds	r0, #1
 8000256:	bd10      	pop	{r4, pc}

08000258 <__aeabi_fcmplt>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 f891 	bl	8000380 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	db01      	blt.n	8000266 <__aeabi_fcmplt+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmple>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 f887 	bl	8000380 <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dd01      	ble.n	800027a <__aeabi_fcmple+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpgt>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 f837 	bl	80002f4 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dc01      	bgt.n	800028e <__aeabi_fcmpgt+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_fcmpge>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f000 f82d 	bl	80002f4 <__gesf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	da01      	bge.n	80002a2 <__aeabi_fcmpge+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)

080002a8 <__eqsf2>:
 80002a8:	b570      	push	{r4, r5, r6, lr}
 80002aa:	0042      	lsls	r2, r0, #1
 80002ac:	0245      	lsls	r5, r0, #9
 80002ae:	024e      	lsls	r6, r1, #9
 80002b0:	004c      	lsls	r4, r1, #1
 80002b2:	0fc3      	lsrs	r3, r0, #31
 80002b4:	0a6d      	lsrs	r5, r5, #9
 80002b6:	2001      	movs	r0, #1
 80002b8:	0e12      	lsrs	r2, r2, #24
 80002ba:	0a76      	lsrs	r6, r6, #9
 80002bc:	0e24      	lsrs	r4, r4, #24
 80002be:	0fc9      	lsrs	r1, r1, #31
 80002c0:	2aff      	cmp	r2, #255	; 0xff
 80002c2:	d006      	beq.n	80002d2 <__eqsf2+0x2a>
 80002c4:	2cff      	cmp	r4, #255	; 0xff
 80002c6:	d003      	beq.n	80002d0 <__eqsf2+0x28>
 80002c8:	42a2      	cmp	r2, r4
 80002ca:	d101      	bne.n	80002d0 <__eqsf2+0x28>
 80002cc:	42b5      	cmp	r5, r6
 80002ce:	d006      	beq.n	80002de <__eqsf2+0x36>
 80002d0:	bd70      	pop	{r4, r5, r6, pc}
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d1fc      	bne.n	80002d0 <__eqsf2+0x28>
 80002d6:	2cff      	cmp	r4, #255	; 0xff
 80002d8:	d1fa      	bne.n	80002d0 <__eqsf2+0x28>
 80002da:	2e00      	cmp	r6, #0
 80002dc:	d1f8      	bne.n	80002d0 <__eqsf2+0x28>
 80002de:	428b      	cmp	r3, r1
 80002e0:	d006      	beq.n	80002f0 <__eqsf2+0x48>
 80002e2:	2001      	movs	r0, #1
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	d1f3      	bne.n	80002d0 <__eqsf2+0x28>
 80002e8:	0028      	movs	r0, r5
 80002ea:	1e43      	subs	r3, r0, #1
 80002ec:	4198      	sbcs	r0, r3
 80002ee:	e7ef      	b.n	80002d0 <__eqsf2+0x28>
 80002f0:	2000      	movs	r0, #0
 80002f2:	e7ed      	b.n	80002d0 <__eqsf2+0x28>

080002f4 <__gesf2>:
 80002f4:	b570      	push	{r4, r5, r6, lr}
 80002f6:	0042      	lsls	r2, r0, #1
 80002f8:	0245      	lsls	r5, r0, #9
 80002fa:	024e      	lsls	r6, r1, #9
 80002fc:	004c      	lsls	r4, r1, #1
 80002fe:	0fc3      	lsrs	r3, r0, #31
 8000300:	0a6d      	lsrs	r5, r5, #9
 8000302:	0e12      	lsrs	r2, r2, #24
 8000304:	0a76      	lsrs	r6, r6, #9
 8000306:	0e24      	lsrs	r4, r4, #24
 8000308:	0fc8      	lsrs	r0, r1, #31
 800030a:	2aff      	cmp	r2, #255	; 0xff
 800030c:	d01b      	beq.n	8000346 <__gesf2+0x52>
 800030e:	2cff      	cmp	r4, #255	; 0xff
 8000310:	d00e      	beq.n	8000330 <__gesf2+0x3c>
 8000312:	2a00      	cmp	r2, #0
 8000314:	d11b      	bne.n	800034e <__gesf2+0x5a>
 8000316:	2c00      	cmp	r4, #0
 8000318:	d101      	bne.n	800031e <__gesf2+0x2a>
 800031a:	2e00      	cmp	r6, #0
 800031c:	d01c      	beq.n	8000358 <__gesf2+0x64>
 800031e:	2d00      	cmp	r5, #0
 8000320:	d00c      	beq.n	800033c <__gesf2+0x48>
 8000322:	4283      	cmp	r3, r0
 8000324:	d01c      	beq.n	8000360 <__gesf2+0x6c>
 8000326:	2102      	movs	r1, #2
 8000328:	1e58      	subs	r0, r3, #1
 800032a:	4008      	ands	r0, r1
 800032c:	3801      	subs	r0, #1
 800032e:	bd70      	pop	{r4, r5, r6, pc}
 8000330:	2e00      	cmp	r6, #0
 8000332:	d122      	bne.n	800037a <__gesf2+0x86>
 8000334:	2a00      	cmp	r2, #0
 8000336:	d1f4      	bne.n	8000322 <__gesf2+0x2e>
 8000338:	2d00      	cmp	r5, #0
 800033a:	d1f2      	bne.n	8000322 <__gesf2+0x2e>
 800033c:	2800      	cmp	r0, #0
 800033e:	d1f6      	bne.n	800032e <__gesf2+0x3a>
 8000340:	2001      	movs	r0, #1
 8000342:	4240      	negs	r0, r0
 8000344:	e7f3      	b.n	800032e <__gesf2+0x3a>
 8000346:	2d00      	cmp	r5, #0
 8000348:	d117      	bne.n	800037a <__gesf2+0x86>
 800034a:	2cff      	cmp	r4, #255	; 0xff
 800034c:	d0f0      	beq.n	8000330 <__gesf2+0x3c>
 800034e:	2c00      	cmp	r4, #0
 8000350:	d1e7      	bne.n	8000322 <__gesf2+0x2e>
 8000352:	2e00      	cmp	r6, #0
 8000354:	d1e5      	bne.n	8000322 <__gesf2+0x2e>
 8000356:	e7e6      	b.n	8000326 <__gesf2+0x32>
 8000358:	2000      	movs	r0, #0
 800035a:	2d00      	cmp	r5, #0
 800035c:	d0e7      	beq.n	800032e <__gesf2+0x3a>
 800035e:	e7e2      	b.n	8000326 <__gesf2+0x32>
 8000360:	42a2      	cmp	r2, r4
 8000362:	dc05      	bgt.n	8000370 <__gesf2+0x7c>
 8000364:	dbea      	blt.n	800033c <__gesf2+0x48>
 8000366:	42b5      	cmp	r5, r6
 8000368:	d802      	bhi.n	8000370 <__gesf2+0x7c>
 800036a:	d3e7      	bcc.n	800033c <__gesf2+0x48>
 800036c:	2000      	movs	r0, #0
 800036e:	e7de      	b.n	800032e <__gesf2+0x3a>
 8000370:	4243      	negs	r3, r0
 8000372:	4158      	adcs	r0, r3
 8000374:	0040      	lsls	r0, r0, #1
 8000376:	3801      	subs	r0, #1
 8000378:	e7d9      	b.n	800032e <__gesf2+0x3a>
 800037a:	2002      	movs	r0, #2
 800037c:	4240      	negs	r0, r0
 800037e:	e7d6      	b.n	800032e <__gesf2+0x3a>

08000380 <__lesf2>:
 8000380:	b570      	push	{r4, r5, r6, lr}
 8000382:	0042      	lsls	r2, r0, #1
 8000384:	0245      	lsls	r5, r0, #9
 8000386:	024e      	lsls	r6, r1, #9
 8000388:	004c      	lsls	r4, r1, #1
 800038a:	0fc3      	lsrs	r3, r0, #31
 800038c:	0a6d      	lsrs	r5, r5, #9
 800038e:	0e12      	lsrs	r2, r2, #24
 8000390:	0a76      	lsrs	r6, r6, #9
 8000392:	0e24      	lsrs	r4, r4, #24
 8000394:	0fc8      	lsrs	r0, r1, #31
 8000396:	2aff      	cmp	r2, #255	; 0xff
 8000398:	d00b      	beq.n	80003b2 <__lesf2+0x32>
 800039a:	2cff      	cmp	r4, #255	; 0xff
 800039c:	d00d      	beq.n	80003ba <__lesf2+0x3a>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d11f      	bne.n	80003e2 <__lesf2+0x62>
 80003a2:	2c00      	cmp	r4, #0
 80003a4:	d116      	bne.n	80003d4 <__lesf2+0x54>
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d114      	bne.n	80003d4 <__lesf2+0x54>
 80003aa:	2000      	movs	r0, #0
 80003ac:	2d00      	cmp	r5, #0
 80003ae:	d010      	beq.n	80003d2 <__lesf2+0x52>
 80003b0:	e009      	b.n	80003c6 <__lesf2+0x46>
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d10c      	bne.n	80003d0 <__lesf2+0x50>
 80003b6:	2cff      	cmp	r4, #255	; 0xff
 80003b8:	d113      	bne.n	80003e2 <__lesf2+0x62>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d108      	bne.n	80003d0 <__lesf2+0x50>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d008      	beq.n	80003d4 <__lesf2+0x54>
 80003c2:	4283      	cmp	r3, r0
 80003c4:	d012      	beq.n	80003ec <__lesf2+0x6c>
 80003c6:	2102      	movs	r1, #2
 80003c8:	1e58      	subs	r0, r3, #1
 80003ca:	4008      	ands	r0, r1
 80003cc:	3801      	subs	r0, #1
 80003ce:	e000      	b.n	80003d2 <__lesf2+0x52>
 80003d0:	2002      	movs	r0, #2
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d1f4      	bne.n	80003c2 <__lesf2+0x42>
 80003d8:	2800      	cmp	r0, #0
 80003da:	d1fa      	bne.n	80003d2 <__lesf2+0x52>
 80003dc:	2001      	movs	r0, #1
 80003de:	4240      	negs	r0, r0
 80003e0:	e7f7      	b.n	80003d2 <__lesf2+0x52>
 80003e2:	2c00      	cmp	r4, #0
 80003e4:	d1ed      	bne.n	80003c2 <__lesf2+0x42>
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d1eb      	bne.n	80003c2 <__lesf2+0x42>
 80003ea:	e7ec      	b.n	80003c6 <__lesf2+0x46>
 80003ec:	42a2      	cmp	r2, r4
 80003ee:	dc05      	bgt.n	80003fc <__lesf2+0x7c>
 80003f0:	dbf2      	blt.n	80003d8 <__lesf2+0x58>
 80003f2:	42b5      	cmp	r5, r6
 80003f4:	d802      	bhi.n	80003fc <__lesf2+0x7c>
 80003f6:	d3ef      	bcc.n	80003d8 <__lesf2+0x58>
 80003f8:	2000      	movs	r0, #0
 80003fa:	e7ea      	b.n	80003d2 <__lesf2+0x52>
 80003fc:	4243      	negs	r3, r0
 80003fe:	4158      	adcs	r0, r3
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	3801      	subs	r0, #1
 8000404:	e7e5      	b.n	80003d2 <__lesf2+0x52>
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_fmul>:
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	464f      	mov	r7, r9
 800040c:	4646      	mov	r6, r8
 800040e:	46d6      	mov	lr, sl
 8000410:	0244      	lsls	r4, r0, #9
 8000412:	0045      	lsls	r5, r0, #1
 8000414:	b5c0      	push	{r6, r7, lr}
 8000416:	0a64      	lsrs	r4, r4, #9
 8000418:	1c0f      	adds	r7, r1, #0
 800041a:	0e2d      	lsrs	r5, r5, #24
 800041c:	0fc6      	lsrs	r6, r0, #31
 800041e:	2d00      	cmp	r5, #0
 8000420:	d100      	bne.n	8000424 <__aeabi_fmul+0x1c>
 8000422:	e08d      	b.n	8000540 <__aeabi_fmul+0x138>
 8000424:	2dff      	cmp	r5, #255	; 0xff
 8000426:	d100      	bne.n	800042a <__aeabi_fmul+0x22>
 8000428:	e092      	b.n	8000550 <__aeabi_fmul+0x148>
 800042a:	2300      	movs	r3, #0
 800042c:	2080      	movs	r0, #128	; 0x80
 800042e:	4699      	mov	r9, r3
 8000430:	469a      	mov	sl, r3
 8000432:	00e4      	lsls	r4, r4, #3
 8000434:	04c0      	lsls	r0, r0, #19
 8000436:	4304      	orrs	r4, r0
 8000438:	3d7f      	subs	r5, #127	; 0x7f
 800043a:	0278      	lsls	r0, r7, #9
 800043c:	0a43      	lsrs	r3, r0, #9
 800043e:	4698      	mov	r8, r3
 8000440:	007b      	lsls	r3, r7, #1
 8000442:	0e1b      	lsrs	r3, r3, #24
 8000444:	0fff      	lsrs	r7, r7, #31
 8000446:	2b00      	cmp	r3, #0
 8000448:	d100      	bne.n	800044c <__aeabi_fmul+0x44>
 800044a:	e070      	b.n	800052e <__aeabi_fmul+0x126>
 800044c:	2bff      	cmp	r3, #255	; 0xff
 800044e:	d100      	bne.n	8000452 <__aeabi_fmul+0x4a>
 8000450:	e086      	b.n	8000560 <__aeabi_fmul+0x158>
 8000452:	4642      	mov	r2, r8
 8000454:	00d0      	lsls	r0, r2, #3
 8000456:	2280      	movs	r2, #128	; 0x80
 8000458:	3b7f      	subs	r3, #127	; 0x7f
 800045a:	18ed      	adds	r5, r5, r3
 800045c:	2300      	movs	r3, #0
 800045e:	04d2      	lsls	r2, r2, #19
 8000460:	4302      	orrs	r2, r0
 8000462:	4690      	mov	r8, r2
 8000464:	469c      	mov	ip, r3
 8000466:	0031      	movs	r1, r6
 8000468:	464b      	mov	r3, r9
 800046a:	4079      	eors	r1, r7
 800046c:	1c68      	adds	r0, r5, #1
 800046e:	2b0f      	cmp	r3, #15
 8000470:	d81c      	bhi.n	80004ac <__aeabi_fmul+0xa4>
 8000472:	4a76      	ldr	r2, [pc, #472]	; (800064c <__aeabi_fmul+0x244>)
 8000474:	009b      	lsls	r3, r3, #2
 8000476:	58d3      	ldr	r3, [r2, r3]
 8000478:	469f      	mov	pc, r3
 800047a:	0039      	movs	r1, r7
 800047c:	4644      	mov	r4, r8
 800047e:	46e2      	mov	sl, ip
 8000480:	4653      	mov	r3, sl
 8000482:	2b02      	cmp	r3, #2
 8000484:	d00f      	beq.n	80004a6 <__aeabi_fmul+0x9e>
 8000486:	2b03      	cmp	r3, #3
 8000488:	d100      	bne.n	800048c <__aeabi_fmul+0x84>
 800048a:	e0d7      	b.n	800063c <__aeabi_fmul+0x234>
 800048c:	2b01      	cmp	r3, #1
 800048e:	d137      	bne.n	8000500 <__aeabi_fmul+0xf8>
 8000490:	2000      	movs	r0, #0
 8000492:	2400      	movs	r4, #0
 8000494:	05c0      	lsls	r0, r0, #23
 8000496:	4320      	orrs	r0, r4
 8000498:	07c9      	lsls	r1, r1, #31
 800049a:	4308      	orrs	r0, r1
 800049c:	bce0      	pop	{r5, r6, r7}
 800049e:	46ba      	mov	sl, r7
 80004a0:	46b1      	mov	r9, r6
 80004a2:	46a8      	mov	r8, r5
 80004a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004a6:	20ff      	movs	r0, #255	; 0xff
 80004a8:	2400      	movs	r4, #0
 80004aa:	e7f3      	b.n	8000494 <__aeabi_fmul+0x8c>
 80004ac:	0c26      	lsrs	r6, r4, #16
 80004ae:	0424      	lsls	r4, r4, #16
 80004b0:	0c22      	lsrs	r2, r4, #16
 80004b2:	4644      	mov	r4, r8
 80004b4:	0424      	lsls	r4, r4, #16
 80004b6:	0c24      	lsrs	r4, r4, #16
 80004b8:	4643      	mov	r3, r8
 80004ba:	0027      	movs	r7, r4
 80004bc:	0c1b      	lsrs	r3, r3, #16
 80004be:	4357      	muls	r7, r2
 80004c0:	4374      	muls	r4, r6
 80004c2:	435a      	muls	r2, r3
 80004c4:	435e      	muls	r6, r3
 80004c6:	1912      	adds	r2, r2, r4
 80004c8:	0c3b      	lsrs	r3, r7, #16
 80004ca:	189b      	adds	r3, r3, r2
 80004cc:	429c      	cmp	r4, r3
 80004ce:	d903      	bls.n	80004d8 <__aeabi_fmul+0xd0>
 80004d0:	2280      	movs	r2, #128	; 0x80
 80004d2:	0252      	lsls	r2, r2, #9
 80004d4:	4694      	mov	ip, r2
 80004d6:	4466      	add	r6, ip
 80004d8:	043f      	lsls	r7, r7, #16
 80004da:	041a      	lsls	r2, r3, #16
 80004dc:	0c3f      	lsrs	r7, r7, #16
 80004de:	19d2      	adds	r2, r2, r7
 80004e0:	0194      	lsls	r4, r2, #6
 80004e2:	1e67      	subs	r7, r4, #1
 80004e4:	41bc      	sbcs	r4, r7
 80004e6:	0c1b      	lsrs	r3, r3, #16
 80004e8:	0e92      	lsrs	r2, r2, #26
 80004ea:	199b      	adds	r3, r3, r6
 80004ec:	4314      	orrs	r4, r2
 80004ee:	019b      	lsls	r3, r3, #6
 80004f0:	431c      	orrs	r4, r3
 80004f2:	011b      	lsls	r3, r3, #4
 80004f4:	d400      	bmi.n	80004f8 <__aeabi_fmul+0xf0>
 80004f6:	e09b      	b.n	8000630 <__aeabi_fmul+0x228>
 80004f8:	2301      	movs	r3, #1
 80004fa:	0862      	lsrs	r2, r4, #1
 80004fc:	401c      	ands	r4, r3
 80004fe:	4314      	orrs	r4, r2
 8000500:	0002      	movs	r2, r0
 8000502:	327f      	adds	r2, #127	; 0x7f
 8000504:	2a00      	cmp	r2, #0
 8000506:	dd64      	ble.n	80005d2 <__aeabi_fmul+0x1ca>
 8000508:	0763      	lsls	r3, r4, #29
 800050a:	d004      	beq.n	8000516 <__aeabi_fmul+0x10e>
 800050c:	230f      	movs	r3, #15
 800050e:	4023      	ands	r3, r4
 8000510:	2b04      	cmp	r3, #4
 8000512:	d000      	beq.n	8000516 <__aeabi_fmul+0x10e>
 8000514:	3404      	adds	r4, #4
 8000516:	0123      	lsls	r3, r4, #4
 8000518:	d503      	bpl.n	8000522 <__aeabi_fmul+0x11a>
 800051a:	0002      	movs	r2, r0
 800051c:	4b4c      	ldr	r3, [pc, #304]	; (8000650 <__aeabi_fmul+0x248>)
 800051e:	3280      	adds	r2, #128	; 0x80
 8000520:	401c      	ands	r4, r3
 8000522:	2afe      	cmp	r2, #254	; 0xfe
 8000524:	dcbf      	bgt.n	80004a6 <__aeabi_fmul+0x9e>
 8000526:	01a4      	lsls	r4, r4, #6
 8000528:	0a64      	lsrs	r4, r4, #9
 800052a:	b2d0      	uxtb	r0, r2
 800052c:	e7b2      	b.n	8000494 <__aeabi_fmul+0x8c>
 800052e:	4643      	mov	r3, r8
 8000530:	2b00      	cmp	r3, #0
 8000532:	d13d      	bne.n	80005b0 <__aeabi_fmul+0x1a8>
 8000534:	464a      	mov	r2, r9
 8000536:	3301      	adds	r3, #1
 8000538:	431a      	orrs	r2, r3
 800053a:	4691      	mov	r9, r2
 800053c:	469c      	mov	ip, r3
 800053e:	e792      	b.n	8000466 <__aeabi_fmul+0x5e>
 8000540:	2c00      	cmp	r4, #0
 8000542:	d129      	bne.n	8000598 <__aeabi_fmul+0x190>
 8000544:	2304      	movs	r3, #4
 8000546:	4699      	mov	r9, r3
 8000548:	3b03      	subs	r3, #3
 800054a:	2500      	movs	r5, #0
 800054c:	469a      	mov	sl, r3
 800054e:	e774      	b.n	800043a <__aeabi_fmul+0x32>
 8000550:	2c00      	cmp	r4, #0
 8000552:	d11b      	bne.n	800058c <__aeabi_fmul+0x184>
 8000554:	2308      	movs	r3, #8
 8000556:	4699      	mov	r9, r3
 8000558:	3b06      	subs	r3, #6
 800055a:	25ff      	movs	r5, #255	; 0xff
 800055c:	469a      	mov	sl, r3
 800055e:	e76c      	b.n	800043a <__aeabi_fmul+0x32>
 8000560:	4643      	mov	r3, r8
 8000562:	35ff      	adds	r5, #255	; 0xff
 8000564:	2b00      	cmp	r3, #0
 8000566:	d10b      	bne.n	8000580 <__aeabi_fmul+0x178>
 8000568:	2302      	movs	r3, #2
 800056a:	464a      	mov	r2, r9
 800056c:	431a      	orrs	r2, r3
 800056e:	4691      	mov	r9, r2
 8000570:	469c      	mov	ip, r3
 8000572:	e778      	b.n	8000466 <__aeabi_fmul+0x5e>
 8000574:	4653      	mov	r3, sl
 8000576:	0031      	movs	r1, r6
 8000578:	2b02      	cmp	r3, #2
 800057a:	d000      	beq.n	800057e <__aeabi_fmul+0x176>
 800057c:	e783      	b.n	8000486 <__aeabi_fmul+0x7e>
 800057e:	e792      	b.n	80004a6 <__aeabi_fmul+0x9e>
 8000580:	2303      	movs	r3, #3
 8000582:	464a      	mov	r2, r9
 8000584:	431a      	orrs	r2, r3
 8000586:	4691      	mov	r9, r2
 8000588:	469c      	mov	ip, r3
 800058a:	e76c      	b.n	8000466 <__aeabi_fmul+0x5e>
 800058c:	230c      	movs	r3, #12
 800058e:	4699      	mov	r9, r3
 8000590:	3b09      	subs	r3, #9
 8000592:	25ff      	movs	r5, #255	; 0xff
 8000594:	469a      	mov	sl, r3
 8000596:	e750      	b.n	800043a <__aeabi_fmul+0x32>
 8000598:	0020      	movs	r0, r4
 800059a:	f000 f8a9 	bl	80006f0 <__clzsi2>
 800059e:	2576      	movs	r5, #118	; 0x76
 80005a0:	1f43      	subs	r3, r0, #5
 80005a2:	409c      	lsls	r4, r3
 80005a4:	2300      	movs	r3, #0
 80005a6:	426d      	negs	r5, r5
 80005a8:	4699      	mov	r9, r3
 80005aa:	469a      	mov	sl, r3
 80005ac:	1a2d      	subs	r5, r5, r0
 80005ae:	e744      	b.n	800043a <__aeabi_fmul+0x32>
 80005b0:	4640      	mov	r0, r8
 80005b2:	f000 f89d 	bl	80006f0 <__clzsi2>
 80005b6:	4642      	mov	r2, r8
 80005b8:	1f43      	subs	r3, r0, #5
 80005ba:	409a      	lsls	r2, r3
 80005bc:	2300      	movs	r3, #0
 80005be:	1a2d      	subs	r5, r5, r0
 80005c0:	4690      	mov	r8, r2
 80005c2:	469c      	mov	ip, r3
 80005c4:	3d76      	subs	r5, #118	; 0x76
 80005c6:	e74e      	b.n	8000466 <__aeabi_fmul+0x5e>
 80005c8:	2480      	movs	r4, #128	; 0x80
 80005ca:	2100      	movs	r1, #0
 80005cc:	20ff      	movs	r0, #255	; 0xff
 80005ce:	03e4      	lsls	r4, r4, #15
 80005d0:	e760      	b.n	8000494 <__aeabi_fmul+0x8c>
 80005d2:	2301      	movs	r3, #1
 80005d4:	1a9b      	subs	r3, r3, r2
 80005d6:	2b1b      	cmp	r3, #27
 80005d8:	dd00      	ble.n	80005dc <__aeabi_fmul+0x1d4>
 80005da:	e759      	b.n	8000490 <__aeabi_fmul+0x88>
 80005dc:	0022      	movs	r2, r4
 80005de:	309e      	adds	r0, #158	; 0x9e
 80005e0:	40da      	lsrs	r2, r3
 80005e2:	4084      	lsls	r4, r0
 80005e4:	0013      	movs	r3, r2
 80005e6:	1e62      	subs	r2, r4, #1
 80005e8:	4194      	sbcs	r4, r2
 80005ea:	431c      	orrs	r4, r3
 80005ec:	0763      	lsls	r3, r4, #29
 80005ee:	d004      	beq.n	80005fa <__aeabi_fmul+0x1f2>
 80005f0:	230f      	movs	r3, #15
 80005f2:	4023      	ands	r3, r4
 80005f4:	2b04      	cmp	r3, #4
 80005f6:	d000      	beq.n	80005fa <__aeabi_fmul+0x1f2>
 80005f8:	3404      	adds	r4, #4
 80005fa:	0163      	lsls	r3, r4, #5
 80005fc:	d51a      	bpl.n	8000634 <__aeabi_fmul+0x22c>
 80005fe:	2001      	movs	r0, #1
 8000600:	2400      	movs	r4, #0
 8000602:	e747      	b.n	8000494 <__aeabi_fmul+0x8c>
 8000604:	2080      	movs	r0, #128	; 0x80
 8000606:	03c0      	lsls	r0, r0, #15
 8000608:	4204      	tst	r4, r0
 800060a:	d009      	beq.n	8000620 <__aeabi_fmul+0x218>
 800060c:	4643      	mov	r3, r8
 800060e:	4203      	tst	r3, r0
 8000610:	d106      	bne.n	8000620 <__aeabi_fmul+0x218>
 8000612:	4644      	mov	r4, r8
 8000614:	4304      	orrs	r4, r0
 8000616:	0264      	lsls	r4, r4, #9
 8000618:	0039      	movs	r1, r7
 800061a:	20ff      	movs	r0, #255	; 0xff
 800061c:	0a64      	lsrs	r4, r4, #9
 800061e:	e739      	b.n	8000494 <__aeabi_fmul+0x8c>
 8000620:	2080      	movs	r0, #128	; 0x80
 8000622:	03c0      	lsls	r0, r0, #15
 8000624:	4304      	orrs	r4, r0
 8000626:	0264      	lsls	r4, r4, #9
 8000628:	0031      	movs	r1, r6
 800062a:	20ff      	movs	r0, #255	; 0xff
 800062c:	0a64      	lsrs	r4, r4, #9
 800062e:	e731      	b.n	8000494 <__aeabi_fmul+0x8c>
 8000630:	0028      	movs	r0, r5
 8000632:	e765      	b.n	8000500 <__aeabi_fmul+0xf8>
 8000634:	01a4      	lsls	r4, r4, #6
 8000636:	2000      	movs	r0, #0
 8000638:	0a64      	lsrs	r4, r4, #9
 800063a:	e72b      	b.n	8000494 <__aeabi_fmul+0x8c>
 800063c:	2080      	movs	r0, #128	; 0x80
 800063e:	03c0      	lsls	r0, r0, #15
 8000640:	4304      	orrs	r4, r0
 8000642:	0264      	lsls	r4, r4, #9
 8000644:	20ff      	movs	r0, #255	; 0xff
 8000646:	0a64      	lsrs	r4, r4, #9
 8000648:	e724      	b.n	8000494 <__aeabi_fmul+0x8c>
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	08003c3c 	.word	0x08003c3c
 8000650:	f7ffffff 	.word	0xf7ffffff

08000654 <__aeabi_i2f>:
 8000654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000656:	2800      	cmp	r0, #0
 8000658:	d013      	beq.n	8000682 <__aeabi_i2f+0x2e>
 800065a:	17c3      	asrs	r3, r0, #31
 800065c:	18c6      	adds	r6, r0, r3
 800065e:	405e      	eors	r6, r3
 8000660:	0fc4      	lsrs	r4, r0, #31
 8000662:	0030      	movs	r0, r6
 8000664:	f000 f844 	bl	80006f0 <__clzsi2>
 8000668:	239e      	movs	r3, #158	; 0x9e
 800066a:	0005      	movs	r5, r0
 800066c:	1a1b      	subs	r3, r3, r0
 800066e:	2b96      	cmp	r3, #150	; 0x96
 8000670:	dc0f      	bgt.n	8000692 <__aeabi_i2f+0x3e>
 8000672:	2808      	cmp	r0, #8
 8000674:	dd01      	ble.n	800067a <__aeabi_i2f+0x26>
 8000676:	3d08      	subs	r5, #8
 8000678:	40ae      	lsls	r6, r5
 800067a:	0276      	lsls	r6, r6, #9
 800067c:	0a76      	lsrs	r6, r6, #9
 800067e:	b2d8      	uxtb	r0, r3
 8000680:	e002      	b.n	8000688 <__aeabi_i2f+0x34>
 8000682:	2400      	movs	r4, #0
 8000684:	2000      	movs	r0, #0
 8000686:	2600      	movs	r6, #0
 8000688:	05c0      	lsls	r0, r0, #23
 800068a:	4330      	orrs	r0, r6
 800068c:	07e4      	lsls	r4, r4, #31
 800068e:	4320      	orrs	r0, r4
 8000690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000692:	2b99      	cmp	r3, #153	; 0x99
 8000694:	dd0c      	ble.n	80006b0 <__aeabi_i2f+0x5c>
 8000696:	2205      	movs	r2, #5
 8000698:	0031      	movs	r1, r6
 800069a:	1a12      	subs	r2, r2, r0
 800069c:	40d1      	lsrs	r1, r2
 800069e:	000a      	movs	r2, r1
 80006a0:	0001      	movs	r1, r0
 80006a2:	0030      	movs	r0, r6
 80006a4:	311b      	adds	r1, #27
 80006a6:	4088      	lsls	r0, r1
 80006a8:	1e41      	subs	r1, r0, #1
 80006aa:	4188      	sbcs	r0, r1
 80006ac:	4302      	orrs	r2, r0
 80006ae:	0016      	movs	r6, r2
 80006b0:	2d05      	cmp	r5, #5
 80006b2:	dc12      	bgt.n	80006da <__aeabi_i2f+0x86>
 80006b4:	0031      	movs	r1, r6
 80006b6:	4f0d      	ldr	r7, [pc, #52]	; (80006ec <__aeabi_i2f+0x98>)
 80006b8:	4039      	ands	r1, r7
 80006ba:	0772      	lsls	r2, r6, #29
 80006bc:	d009      	beq.n	80006d2 <__aeabi_i2f+0x7e>
 80006be:	200f      	movs	r0, #15
 80006c0:	4030      	ands	r0, r6
 80006c2:	2804      	cmp	r0, #4
 80006c4:	d005      	beq.n	80006d2 <__aeabi_i2f+0x7e>
 80006c6:	3104      	adds	r1, #4
 80006c8:	014a      	lsls	r2, r1, #5
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_i2f+0x7e>
 80006cc:	239f      	movs	r3, #159	; 0x9f
 80006ce:	4039      	ands	r1, r7
 80006d0:	1b5b      	subs	r3, r3, r5
 80006d2:	0189      	lsls	r1, r1, #6
 80006d4:	0a4e      	lsrs	r6, r1, #9
 80006d6:	b2d8      	uxtb	r0, r3
 80006d8:	e7d6      	b.n	8000688 <__aeabi_i2f+0x34>
 80006da:	1f6a      	subs	r2, r5, #5
 80006dc:	4096      	lsls	r6, r2
 80006de:	0031      	movs	r1, r6
 80006e0:	4f02      	ldr	r7, [pc, #8]	; (80006ec <__aeabi_i2f+0x98>)
 80006e2:	4039      	ands	r1, r7
 80006e4:	0772      	lsls	r2, r6, #29
 80006e6:	d0f4      	beq.n	80006d2 <__aeabi_i2f+0x7e>
 80006e8:	e7e9      	b.n	80006be <__aeabi_i2f+0x6a>
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	fbffffff 	.word	0xfbffffff

080006f0 <__clzsi2>:
 80006f0:	211c      	movs	r1, #28
 80006f2:	2301      	movs	r3, #1
 80006f4:	041b      	lsls	r3, r3, #16
 80006f6:	4298      	cmp	r0, r3
 80006f8:	d301      	bcc.n	80006fe <__clzsi2+0xe>
 80006fa:	0c00      	lsrs	r0, r0, #16
 80006fc:	3910      	subs	r1, #16
 80006fe:	0a1b      	lsrs	r3, r3, #8
 8000700:	4298      	cmp	r0, r3
 8000702:	d301      	bcc.n	8000708 <__clzsi2+0x18>
 8000704:	0a00      	lsrs	r0, r0, #8
 8000706:	3908      	subs	r1, #8
 8000708:	091b      	lsrs	r3, r3, #4
 800070a:	4298      	cmp	r0, r3
 800070c:	d301      	bcc.n	8000712 <__clzsi2+0x22>
 800070e:	0900      	lsrs	r0, r0, #4
 8000710:	3904      	subs	r1, #4
 8000712:	a202      	add	r2, pc, #8	; (adr r2, 800071c <__clzsi2+0x2c>)
 8000714:	5c10      	ldrb	r0, [r2, r0]
 8000716:	1840      	adds	r0, r0, r1
 8000718:	4770      	bx	lr
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	02020304 	.word	0x02020304
 8000720:	01010101 	.word	0x01010101
	...

0800072c <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000730:	f000 fb44 	bl	8000dbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000734:	f000 f82e 	bl	8000794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000738:	f000 f91c 	bl	8000974 <MX_GPIO_Init>
  MX_I2C1_Init();
 800073c:	f000 f88c 	bl	8000858 <MX_I2C1_Init>
  MX_DMA_Init();
 8000740:	f000 f8fa 	bl	8000938 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000744:	f000 f8c8 	bl	80008d8 <MX_USART2_UART_Init>
  {
    /* USER CODE END WHILE */
	//TO DO:
	//TASK 1
	//First run this with nothing else in the loop and scope pin PC8 on an oscilloscope
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 8000748:	2380      	movs	r3, #128	; 0x80
 800074a:	005b      	lsls	r3, r3, #1
 800074c:	4a0b      	ldr	r2, [pc, #44]	; (800077c <main+0x50>)
 800074e:	0019      	movs	r1, r3
 8000750:	0010      	movs	r0, r2
 8000752:	f000 ff86 	bl	8001662 <HAL_GPIO_TogglePin>
	pause_sec(2);
 8000756:	2380      	movs	r3, #128	; 0x80
 8000758:	05db      	lsls	r3, r3, #23
 800075a:	1c18      	adds	r0, r3, #0
 800075c:	f000 f982 	bl	8000a64 <pause_sec>
	//TO DO:
	//TASK 6

	sprintf(buffer, "%d \r\n", 55555555555555);
 8000760:	4a07      	ldr	r2, [pc, #28]	; (8000780 <main+0x54>)
 8000762:	4b08      	ldr	r3, [pc, #32]	; (8000784 <main+0x58>)
 8000764:	4908      	ldr	r1, [pc, #32]	; (8000788 <main+0x5c>)
 8000766:	4809      	ldr	r0, [pc, #36]	; (800078c <main+0x60>)
 8000768:	f002 fdde 	bl	8003328 <siprintf>
	//This creates a string "55555555555555" with a pointer called buffer

	//Transmit data via UART
	//Blocking! fine for small buffers
	HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 1000);
 800076c:	23fa      	movs	r3, #250	; 0xfa
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	4906      	ldr	r1, [pc, #24]	; (800078c <main+0x60>)
 8000772:	4807      	ldr	r0, [pc, #28]	; (8000790 <main+0x64>)
 8000774:	220e      	movs	r2, #14
 8000776:	f001 fe5b 	bl	8002430 <HAL_UART_Transmit>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 800077a:	e7e5      	b.n	8000748 <main+0x1c>
 800077c:	48000800 	.word	0x48000800
 8000780:	092778e3 	.word	0x092778e3
 8000784:	00003287 	.word	0x00003287
 8000788:	08003c14 	.word	0x08003c14
 800078c:	200001a0 	.word	0x200001a0
 8000790:	200000d8 	.word	0x200000d8

08000794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000794:	b590      	push	{r4, r7, lr}
 8000796:	b097      	sub	sp, #92	; 0x5c
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	2428      	movs	r4, #40	; 0x28
 800079c:	193b      	adds	r3, r7, r4
 800079e:	0018      	movs	r0, r3
 80007a0:	2330      	movs	r3, #48	; 0x30
 80007a2:	001a      	movs	r2, r3
 80007a4:	2100      	movs	r1, #0
 80007a6:	f002 fdb7 	bl	8003318 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007aa:	2318      	movs	r3, #24
 80007ac:	18fb      	adds	r3, r7, r3
 80007ae:	0018      	movs	r0, r3
 80007b0:	2310      	movs	r3, #16
 80007b2:	001a      	movs	r2, r3
 80007b4:	2100      	movs	r1, #0
 80007b6:	f002 fdaf 	bl	8003318 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	0018      	movs	r0, r3
 80007be:	2314      	movs	r3, #20
 80007c0:	001a      	movs	r2, r3
 80007c2:	2100      	movs	r1, #0
 80007c4:	f002 fda8 	bl	8003318 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007c8:	0021      	movs	r1, r4
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	2202      	movs	r2, #2
 80007ce:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	2201      	movs	r2, #1
 80007d4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d6:	187b      	adds	r3, r7, r1
 80007d8:	2210      	movs	r2, #16
 80007da:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	2202      	movs	r2, #2
 80007e0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2200      	movs	r2, #0
 80007e6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	22a0      	movs	r2, #160	; 0xa0
 80007ec:	0392      	lsls	r2, r2, #14
 80007ee:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2200      	movs	r2, #0
 80007f4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	0018      	movs	r0, r3
 80007fa:	f001 f87b 	bl	80018f4 <HAL_RCC_OscConfig>
 80007fe:	1e03      	subs	r3, r0, #0
 8000800:	d001      	beq.n	8000806 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000802:	f000 f94f 	bl	8000aa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000806:	2118      	movs	r1, #24
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2207      	movs	r2, #7
 800080c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2202      	movs	r2, #2
 8000812:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800081a:	187b      	adds	r3, r7, r1
 800081c:	2200      	movs	r2, #0
 800081e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000820:	187b      	adds	r3, r7, r1
 8000822:	2101      	movs	r1, #1
 8000824:	0018      	movs	r0, r3
 8000826:	f001 fb7f 	bl	8001f28 <HAL_RCC_ClockConfig>
 800082a:	1e03      	subs	r3, r0, #0
 800082c:	d001      	beq.n	8000832 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800082e:	f000 f939 	bl	8000aa4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000832:	1d3b      	adds	r3, r7, #4
 8000834:	2220      	movs	r2, #32
 8000836:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000838:	1d3b      	adds	r3, r7, #4
 800083a:	2200      	movs	r2, #0
 800083c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	0018      	movs	r0, r3
 8000842:	f001 fcc3 	bl	80021cc <HAL_RCCEx_PeriphCLKConfig>
 8000846:	1e03      	subs	r3, r0, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800084a:	f000 f92b 	bl	8000aa4 <Error_Handler>
  }
}
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	46bd      	mov	sp, r7
 8000852:	b017      	add	sp, #92	; 0x5c
 8000854:	bd90      	pop	{r4, r7, pc}
	...

08000858 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800085c:	4b1b      	ldr	r3, [pc, #108]	; (80008cc <MX_I2C1_Init+0x74>)
 800085e:	4a1c      	ldr	r2, [pc, #112]	; (80008d0 <MX_I2C1_Init+0x78>)
 8000860:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000862:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <MX_I2C1_Init+0x74>)
 8000864:	4a1b      	ldr	r2, [pc, #108]	; (80008d4 <MX_I2C1_Init+0x7c>)
 8000866:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000868:	4b18      	ldr	r3, [pc, #96]	; (80008cc <MX_I2C1_Init+0x74>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800086e:	4b17      	ldr	r3, [pc, #92]	; (80008cc <MX_I2C1_Init+0x74>)
 8000870:	2201      	movs	r2, #1
 8000872:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000874:	4b15      	ldr	r3, [pc, #84]	; (80008cc <MX_I2C1_Init+0x74>)
 8000876:	2200      	movs	r2, #0
 8000878:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800087a:	4b14      	ldr	r3, [pc, #80]	; (80008cc <MX_I2C1_Init+0x74>)
 800087c:	2200      	movs	r2, #0
 800087e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000880:	4b12      	ldr	r3, [pc, #72]	; (80008cc <MX_I2C1_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000886:	4b11      	ldr	r3, [pc, #68]	; (80008cc <MX_I2C1_Init+0x74>)
 8000888:	2200      	movs	r2, #0
 800088a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800088c:	4b0f      	ldr	r3, [pc, #60]	; (80008cc <MX_I2C1_Init+0x74>)
 800088e:	2200      	movs	r2, #0
 8000890:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000892:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <MX_I2C1_Init+0x74>)
 8000894:	0018      	movs	r0, r3
 8000896:	f000 feff 	bl	8001698 <HAL_I2C_Init>
 800089a:	1e03      	subs	r3, r0, #0
 800089c:	d001      	beq.n	80008a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800089e:	f000 f901 	bl	8000aa4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008a2:	4b0a      	ldr	r3, [pc, #40]	; (80008cc <MX_I2C1_Init+0x74>)
 80008a4:	2100      	movs	r1, #0
 80008a6:	0018      	movs	r0, r3
 80008a8:	f000 ff8c 	bl	80017c4 <HAL_I2CEx_ConfigAnalogFilter>
 80008ac:	1e03      	subs	r3, r0, #0
 80008ae:	d001      	beq.n	80008b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008b0:	f000 f8f8 	bl	8000aa4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008b4:	4b05      	ldr	r3, [pc, #20]	; (80008cc <MX_I2C1_Init+0x74>)
 80008b6:	2100      	movs	r1, #0
 80008b8:	0018      	movs	r0, r3
 80008ba:	f000 ffcf 	bl	800185c <HAL_I2CEx_ConfigDigitalFilter>
 80008be:	1e03      	subs	r3, r0, #0
 80008c0:	d001      	beq.n	80008c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008c2:	f000 f8ef 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	2000008c 	.word	0x2000008c
 80008d0:	40005400 	.word	0x40005400
 80008d4:	2000090e 	.word	0x2000090e

080008d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008de:	4a15      	ldr	r2, [pc, #84]	; (8000934 <MX_USART2_UART_Init+0x5c>)
 80008e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80008e2:	4b13      	ldr	r3, [pc, #76]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008e4:	2296      	movs	r2, #150	; 0x96
 80008e6:	0192      	lsls	r2, r2, #6
 80008e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008ea:	4b11      	ldr	r3, [pc, #68]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008f6:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008fe:	220c      	movs	r2, #12
 8000900:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000902:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <MX_USART2_UART_Init+0x58>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <MX_USART2_UART_Init+0x58>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800090e:	4b08      	ldr	r3, [pc, #32]	; (8000930 <MX_USART2_UART_Init+0x58>)
 8000910:	2200      	movs	r2, #0
 8000912:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000914:	4b06      	ldr	r3, [pc, #24]	; (8000930 <MX_USART2_UART_Init+0x58>)
 8000916:	2200      	movs	r2, #0
 8000918:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800091a:	4b05      	ldr	r3, [pc, #20]	; (8000930 <MX_USART2_UART_Init+0x58>)
 800091c:	0018      	movs	r0, r3
 800091e:	f001 fd33 	bl	8002388 <HAL_UART_Init>
 8000922:	1e03      	subs	r3, r0, #0
 8000924:	d001      	beq.n	800092a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000926:	f000 f8bd 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	200000d8 	.word	0x200000d8
 8000934:	40004400 	.word	0x40004400

08000938 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800093e:	4b0c      	ldr	r3, [pc, #48]	; (8000970 <MX_DMA_Init+0x38>)
 8000940:	695a      	ldr	r2, [r3, #20]
 8000942:	4b0b      	ldr	r3, [pc, #44]	; (8000970 <MX_DMA_Init+0x38>)
 8000944:	2101      	movs	r1, #1
 8000946:	430a      	orrs	r2, r1
 8000948:	615a      	str	r2, [r3, #20]
 800094a:	4b09      	ldr	r3, [pc, #36]	; (8000970 <MX_DMA_Init+0x38>)
 800094c:	695b      	ldr	r3, [r3, #20]
 800094e:	2201      	movs	r2, #1
 8000950:	4013      	ands	r3, r2
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000956:	2200      	movs	r2, #0
 8000958:	2100      	movs	r1, #0
 800095a:	200b      	movs	r0, #11
 800095c:	f000 fb3e 	bl	8000fdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000960:	200b      	movs	r0, #11
 8000962:	f000 fb50 	bl	8001006 <HAL_NVIC_EnableIRQ>

}
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	46bd      	mov	sp, r7
 800096a:	b002      	add	sp, #8
 800096c:	bd80      	pop	{r7, pc}
 800096e:	46c0      	nop			; (mov r8, r8)
 8000970:	40021000 	.word	0x40021000

08000974 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000974:	b590      	push	{r4, r7, lr}
 8000976:	b08b      	sub	sp, #44	; 0x2c
 8000978:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097a:	2414      	movs	r4, #20
 800097c:	193b      	adds	r3, r7, r4
 800097e:	0018      	movs	r0, r3
 8000980:	2314      	movs	r3, #20
 8000982:	001a      	movs	r2, r3
 8000984:	2100      	movs	r1, #0
 8000986:	f002 fcc7 	bl	8003318 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800098a:	4b34      	ldr	r3, [pc, #208]	; (8000a5c <MX_GPIO_Init+0xe8>)
 800098c:	695a      	ldr	r2, [r3, #20]
 800098e:	4b33      	ldr	r3, [pc, #204]	; (8000a5c <MX_GPIO_Init+0xe8>)
 8000990:	2180      	movs	r1, #128	; 0x80
 8000992:	03c9      	lsls	r1, r1, #15
 8000994:	430a      	orrs	r2, r1
 8000996:	615a      	str	r2, [r3, #20]
 8000998:	4b30      	ldr	r3, [pc, #192]	; (8000a5c <MX_GPIO_Init+0xe8>)
 800099a:	695a      	ldr	r2, [r3, #20]
 800099c:	2380      	movs	r3, #128	; 0x80
 800099e:	03db      	lsls	r3, r3, #15
 80009a0:	4013      	ands	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
 80009a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a6:	4b2d      	ldr	r3, [pc, #180]	; (8000a5c <MX_GPIO_Init+0xe8>)
 80009a8:	695a      	ldr	r2, [r3, #20]
 80009aa:	4b2c      	ldr	r3, [pc, #176]	; (8000a5c <MX_GPIO_Init+0xe8>)
 80009ac:	2180      	movs	r1, #128	; 0x80
 80009ae:	0289      	lsls	r1, r1, #10
 80009b0:	430a      	orrs	r2, r1
 80009b2:	615a      	str	r2, [r3, #20]
 80009b4:	4b29      	ldr	r3, [pc, #164]	; (8000a5c <MX_GPIO_Init+0xe8>)
 80009b6:	695a      	ldr	r2, [r3, #20]
 80009b8:	2380      	movs	r3, #128	; 0x80
 80009ba:	029b      	lsls	r3, r3, #10
 80009bc:	4013      	ands	r3, r2
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c2:	4b26      	ldr	r3, [pc, #152]	; (8000a5c <MX_GPIO_Init+0xe8>)
 80009c4:	695a      	ldr	r2, [r3, #20]
 80009c6:	4b25      	ldr	r3, [pc, #148]	; (8000a5c <MX_GPIO_Init+0xe8>)
 80009c8:	2180      	movs	r1, #128	; 0x80
 80009ca:	0309      	lsls	r1, r1, #12
 80009cc:	430a      	orrs	r2, r1
 80009ce:	615a      	str	r2, [r3, #20]
 80009d0:	4b22      	ldr	r3, [pc, #136]	; (8000a5c <MX_GPIO_Init+0xe8>)
 80009d2:	695a      	ldr	r2, [r3, #20]
 80009d4:	2380      	movs	r3, #128	; 0x80
 80009d6:	031b      	lsls	r3, r3, #12
 80009d8:	4013      	ands	r3, r2
 80009da:	60bb      	str	r3, [r7, #8]
 80009dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009de:	4b1f      	ldr	r3, [pc, #124]	; (8000a5c <MX_GPIO_Init+0xe8>)
 80009e0:	695a      	ldr	r2, [r3, #20]
 80009e2:	4b1e      	ldr	r3, [pc, #120]	; (8000a5c <MX_GPIO_Init+0xe8>)
 80009e4:	2180      	movs	r1, #128	; 0x80
 80009e6:	02c9      	lsls	r1, r1, #11
 80009e8:	430a      	orrs	r2, r1
 80009ea:	615a      	str	r2, [r3, #20]
 80009ec:	4b1b      	ldr	r3, [pc, #108]	; (8000a5c <MX_GPIO_Init+0xe8>)
 80009ee:	695a      	ldr	r2, [r3, #20]
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	02db      	lsls	r3, r3, #11
 80009f4:	4013      	ands	r3, r2
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80009fa:	23c0      	movs	r3, #192	; 0xc0
 80009fc:	009b      	lsls	r3, r3, #2
 80009fe:	4818      	ldr	r0, [pc, #96]	; (8000a60 <MX_GPIO_Init+0xec>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	0019      	movs	r1, r3
 8000a04:	f000 fe10 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a08:	193b      	adds	r3, r7, r4
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a0e:	193b      	adds	r3, r7, r4
 8000a10:	2290      	movs	r2, #144	; 0x90
 8000a12:	0352      	lsls	r2, r2, #13
 8000a14:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	193b      	adds	r3, r7, r4
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a1c:	193a      	adds	r2, r7, r4
 8000a1e:	2390      	movs	r3, #144	; 0x90
 8000a20:	05db      	lsls	r3, r3, #23
 8000a22:	0011      	movs	r1, r2
 8000a24:	0018      	movs	r0, r3
 8000a26:	f000 fc8f 	bl	8001348 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000a2a:	0021      	movs	r1, r4
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	22c0      	movs	r2, #192	; 0xc0
 8000a30:	0092      	lsls	r2, r2, #2
 8000a32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a34:	187b      	adds	r3, r7, r1
 8000a36:	2201      	movs	r2, #1
 8000a38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	187b      	adds	r3, r7, r1
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a40:	187b      	adds	r3, r7, r1
 8000a42:	2200      	movs	r2, #0
 8000a44:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	4a05      	ldr	r2, [pc, #20]	; (8000a60 <MX_GPIO_Init+0xec>)
 8000a4a:	0019      	movs	r1, r3
 8000a4c:	0010      	movs	r0, r2
 8000a4e:	f000 fc7b 	bl	8001348 <HAL_GPIO_Init>

}
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	46bd      	mov	sp, r7
 8000a56:	b00b      	add	sp, #44	; 0x2c
 8000a58:	bd90      	pop	{r4, r7, pc}
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	40021000 	.word	0x40021000
 8000a60:	48000800 	.word	0x48000800

08000a64 <pause_sec>:

/* USER CODE BEGIN 4 */
void pause_sec(float x)
{
 8000a64:	b590      	push	{r4, r7, lr}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
	/* Delay program execution for x seconds */
	//TO DO:
	//TASK 2
	//Make sure you've defined DELAY1 and DELAY2 in the private define section
	for (int i = 0; i <= DELAY1*DELAY2*x; i++);
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	e002      	b.n	8000a78 <pause_sec+0x14>
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	3301      	adds	r3, #1
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68f8      	ldr	r0, [r7, #12]
 8000a7a:	f7ff fdeb 	bl	8000654 <__aeabi_i2f>
 8000a7e:	1c04      	adds	r4, r0, #0
 8000a80:	4907      	ldr	r1, [pc, #28]	; (8000aa0 <pause_sec+0x3c>)
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f7ff fcc0 	bl	8000408 <__aeabi_fmul>
 8000a88:	1c03      	adds	r3, r0, #0
 8000a8a:	1c19      	adds	r1, r3, #0
 8000a8c:	1c20      	adds	r0, r4, #0
 8000a8e:	f7ff fbed 	bl	800026c <__aeabi_fcmple>
 8000a92:	1e03      	subs	r3, r0, #0
 8000a94:	d1ed      	bne.n	8000a72 <pause_sec+0xe>
	//YOUR CODE HERE
}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	b005      	add	sp, #20
 8000a9e:	bd90      	pop	{r4, r7, pc}
 8000aa0:	48016500 	.word	0x48016500

08000aa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa8:	b672      	cpsid	i
}
 8000aaa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aac:	e7fe      	b.n	8000aac <Error_Handler+0x8>
	...

08000ab0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <HAL_MspInit+0x44>)
 8000ab8:	699a      	ldr	r2, [r3, #24]
 8000aba:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <HAL_MspInit+0x44>)
 8000abc:	2101      	movs	r1, #1
 8000abe:	430a      	orrs	r2, r1
 8000ac0:	619a      	str	r2, [r3, #24]
 8000ac2:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <HAL_MspInit+0x44>)
 8000ac4:	699b      	ldr	r3, [r3, #24]
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	4013      	ands	r3, r2
 8000aca:	607b      	str	r3, [r7, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <HAL_MspInit+0x44>)
 8000ad0:	69da      	ldr	r2, [r3, #28]
 8000ad2:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <HAL_MspInit+0x44>)
 8000ad4:	2180      	movs	r1, #128	; 0x80
 8000ad6:	0549      	lsls	r1, r1, #21
 8000ad8:	430a      	orrs	r2, r1
 8000ada:	61da      	str	r2, [r3, #28]
 8000adc:	4b05      	ldr	r3, [pc, #20]	; (8000af4 <HAL_MspInit+0x44>)
 8000ade:	69da      	ldr	r2, [r3, #28]
 8000ae0:	2380      	movs	r3, #128	; 0x80
 8000ae2:	055b      	lsls	r3, r3, #21
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	603b      	str	r3, [r7, #0]
 8000ae8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b002      	add	sp, #8
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	40021000 	.word	0x40021000

08000af8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000af8:	b590      	push	{r4, r7, lr}
 8000afa:	b08b      	sub	sp, #44	; 0x2c
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	2414      	movs	r4, #20
 8000b02:	193b      	adds	r3, r7, r4
 8000b04:	0018      	movs	r0, r3
 8000b06:	2314      	movs	r3, #20
 8000b08:	001a      	movs	r2, r3
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	f002 fc04 	bl	8003318 <memset>
  if(hi2c->Instance==I2C1)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a1c      	ldr	r2, [pc, #112]	; (8000b88 <HAL_I2C_MspInit+0x90>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d131      	bne.n	8000b7e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b1a:	4b1c      	ldr	r3, [pc, #112]	; (8000b8c <HAL_I2C_MspInit+0x94>)
 8000b1c:	695a      	ldr	r2, [r3, #20]
 8000b1e:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <HAL_I2C_MspInit+0x94>)
 8000b20:	2180      	movs	r1, #128	; 0x80
 8000b22:	02c9      	lsls	r1, r1, #11
 8000b24:	430a      	orrs	r2, r1
 8000b26:	615a      	str	r2, [r3, #20]
 8000b28:	4b18      	ldr	r3, [pc, #96]	; (8000b8c <HAL_I2C_MspInit+0x94>)
 8000b2a:	695a      	ldr	r2, [r3, #20]
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	02db      	lsls	r3, r3, #11
 8000b30:	4013      	ands	r3, r2
 8000b32:	613b      	str	r3, [r7, #16]
 8000b34:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b36:	0021      	movs	r1, r4
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	22c0      	movs	r2, #192	; 0xc0
 8000b3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b3e:	187b      	adds	r3, r7, r1
 8000b40:	2212      	movs	r2, #18
 8000b42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	187b      	adds	r3, r7, r1
 8000b46:	2200      	movs	r2, #0
 8000b48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b4a:	187b      	adds	r3, r7, r1
 8000b4c:	2203      	movs	r2, #3
 8000b4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000b50:	187b      	adds	r3, r7, r1
 8000b52:	2201      	movs	r2, #1
 8000b54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b56:	187b      	adds	r3, r7, r1
 8000b58:	4a0d      	ldr	r2, [pc, #52]	; (8000b90 <HAL_I2C_MspInit+0x98>)
 8000b5a:	0019      	movs	r1, r3
 8000b5c:	0010      	movs	r0, r2
 8000b5e:	f000 fbf3 	bl	8001348 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b62:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <HAL_I2C_MspInit+0x94>)
 8000b64:	69da      	ldr	r2, [r3, #28]
 8000b66:	4b09      	ldr	r3, [pc, #36]	; (8000b8c <HAL_I2C_MspInit+0x94>)
 8000b68:	2180      	movs	r1, #128	; 0x80
 8000b6a:	0389      	lsls	r1, r1, #14
 8000b6c:	430a      	orrs	r2, r1
 8000b6e:	61da      	str	r2, [r3, #28]
 8000b70:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <HAL_I2C_MspInit+0x94>)
 8000b72:	69da      	ldr	r2, [r3, #28]
 8000b74:	2380      	movs	r3, #128	; 0x80
 8000b76:	039b      	lsls	r3, r3, #14
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b7e:	46c0      	nop			; (mov r8, r8)
 8000b80:	46bd      	mov	sp, r7
 8000b82:	b00b      	add	sp, #44	; 0x2c
 8000b84:	bd90      	pop	{r4, r7, pc}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	40005400 	.word	0x40005400
 8000b8c:	40021000 	.word	0x40021000
 8000b90:	48000400 	.word	0x48000400

08000b94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b94:	b590      	push	{r4, r7, lr}
 8000b96:	b08b      	sub	sp, #44	; 0x2c
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	2414      	movs	r4, #20
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	2314      	movs	r3, #20
 8000ba4:	001a      	movs	r2, r3
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	f002 fbb6 	bl	8003318 <memset>
  if(huart->Instance==USART2)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a33      	ldr	r2, [pc, #204]	; (8000c80 <HAL_UART_MspInit+0xec>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d160      	bne.n	8000c78 <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bb6:	4b33      	ldr	r3, [pc, #204]	; (8000c84 <HAL_UART_MspInit+0xf0>)
 8000bb8:	69da      	ldr	r2, [r3, #28]
 8000bba:	4b32      	ldr	r3, [pc, #200]	; (8000c84 <HAL_UART_MspInit+0xf0>)
 8000bbc:	2180      	movs	r1, #128	; 0x80
 8000bbe:	0289      	lsls	r1, r1, #10
 8000bc0:	430a      	orrs	r2, r1
 8000bc2:	61da      	str	r2, [r3, #28]
 8000bc4:	4b2f      	ldr	r3, [pc, #188]	; (8000c84 <HAL_UART_MspInit+0xf0>)
 8000bc6:	69da      	ldr	r2, [r3, #28]
 8000bc8:	2380      	movs	r3, #128	; 0x80
 8000bca:	029b      	lsls	r3, r3, #10
 8000bcc:	4013      	ands	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	4b2c      	ldr	r3, [pc, #176]	; (8000c84 <HAL_UART_MspInit+0xf0>)
 8000bd4:	695a      	ldr	r2, [r3, #20]
 8000bd6:	4b2b      	ldr	r3, [pc, #172]	; (8000c84 <HAL_UART_MspInit+0xf0>)
 8000bd8:	2180      	movs	r1, #128	; 0x80
 8000bda:	0289      	lsls	r1, r1, #10
 8000bdc:	430a      	orrs	r2, r1
 8000bde:	615a      	str	r2, [r3, #20]
 8000be0:	4b28      	ldr	r3, [pc, #160]	; (8000c84 <HAL_UART_MspInit+0xf0>)
 8000be2:	695a      	ldr	r2, [r3, #20]
 8000be4:	2380      	movs	r3, #128	; 0x80
 8000be6:	029b      	lsls	r3, r3, #10
 8000be8:	4013      	ands	r3, r2
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bee:	0021      	movs	r1, r4
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	220c      	movs	r2, #12
 8000bf4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	187b      	adds	r3, r7, r1
 8000bf8:	2202      	movs	r2, #2
 8000bfa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	187b      	adds	r3, r7, r1
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	2203      	movs	r2, #3
 8000c06:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c08:	187b      	adds	r3, r7, r1
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	187a      	adds	r2, r7, r1
 8000c10:	2390      	movs	r3, #144	; 0x90
 8000c12:	05db      	lsls	r3, r3, #23
 8000c14:	0011      	movs	r1, r2
 8000c16:	0018      	movs	r0, r3
 8000c18:	f000 fb96 	bl	8001348 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c1e:	4a1b      	ldr	r2, [pc, #108]	; (8000c8c <HAL_UART_MspInit+0xf8>)
 8000c20:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c22:	4b19      	ldr	r3, [pc, #100]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c24:	2210      	movs	r2, #16
 8000c26:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c28:	4b17      	ldr	r3, [pc, #92]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c2e:	4b16      	ldr	r3, [pc, #88]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c30:	2280      	movs	r2, #128	; 0x80
 8000c32:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c3a:	4b13      	ldr	r3, [pc, #76]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000c40:	4b11      	ldr	r3, [pc, #68]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c46:	4b10      	ldr	r3, [pc, #64]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000c4c:	4b0e      	ldr	r3, [pc, #56]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f000 f9f6 	bl	8001040 <HAL_DMA_Init>
 8000c54:	1e03      	subs	r3, r0, #0
 8000c56:	d001      	beq.n	8000c5c <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000c58:	f7ff ff24 	bl	8000aa4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4a0a      	ldr	r2, [pc, #40]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c60:	66da      	str	r2, [r3, #108]	; 0x6c
 8000c62:	4b09      	ldr	r3, [pc, #36]	; (8000c88 <HAL_UART_MspInit+0xf4>)
 8000c64:	687a      	ldr	r2, [r7, #4]
 8000c66:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	201c      	movs	r0, #28
 8000c6e:	f000 f9b5 	bl	8000fdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c72:	201c      	movs	r0, #28
 8000c74:	f000 f9c7 	bl	8001006 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c78:	46c0      	nop			; (mov r8, r8)
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	b00b      	add	sp, #44	; 0x2c
 8000c7e:	bd90      	pop	{r4, r7, pc}
 8000c80:	40004400 	.word	0x40004400
 8000c84:	40021000 	.word	0x40021000
 8000c88:	2000015c 	.word	0x2000015c
 8000c8c:	40020044 	.word	0x40020044

08000c90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c94:	e7fe      	b.n	8000c94 <NMI_Handler+0x4>

08000c96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c9a:	e7fe      	b.n	8000c9a <HardFault_Handler+0x4>

08000c9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ca0:	46c0      	nop			; (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb4:	f000 f8ca 	bl	8000e4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb8:	46c0      	nop			; (mov r8, r8)
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
	...

08000cc0 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000cc4:	4b03      	ldr	r3, [pc, #12]	; (8000cd4 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	f000 fa7f 	bl	80011ca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000ccc:	46c0      	nop			; (mov r8, r8)
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	2000015c 	.word	0x2000015c

08000cd8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cdc:	4b03      	ldr	r3, [pc, #12]	; (8000cec <USART2_IRQHandler+0x14>)
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f001 fc50 	bl	8002584 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ce4:	46c0      	nop			; (mov r8, r8)
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	200000d8 	.word	0x200000d8

08000cf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cf8:	4a14      	ldr	r2, [pc, #80]	; (8000d4c <_sbrk+0x5c>)
 8000cfa:	4b15      	ldr	r3, [pc, #84]	; (8000d50 <_sbrk+0x60>)
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d04:	4b13      	ldr	r3, [pc, #76]	; (8000d54 <_sbrk+0x64>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d102      	bne.n	8000d12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d0c:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <_sbrk+0x64>)
 8000d0e:	4a12      	ldr	r2, [pc, #72]	; (8000d58 <_sbrk+0x68>)
 8000d10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d12:	4b10      	ldr	r3, [pc, #64]	; (8000d54 <_sbrk+0x64>)
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	18d3      	adds	r3, r2, r3
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d207      	bcs.n	8000d30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d20:	f002 fad0 	bl	80032c4 <__errno>
 8000d24:	0003      	movs	r3, r0
 8000d26:	220c      	movs	r2, #12
 8000d28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	425b      	negs	r3, r3
 8000d2e:	e009      	b.n	8000d44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d30:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <_sbrk+0x64>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d36:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <_sbrk+0x64>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	18d2      	adds	r2, r2, r3
 8000d3e:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <_sbrk+0x64>)
 8000d40:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000d42:	68fb      	ldr	r3, [r7, #12]
}
 8000d44:	0018      	movs	r0, r3
 8000d46:	46bd      	mov	sp, r7
 8000d48:	b006      	add	sp, #24
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20002000 	.word	0x20002000
 8000d50:	00000400 	.word	0x00000400
 8000d54:	200001b0 	.word	0x200001b0
 8000d58:	200001c8 	.word	0x200001c8

08000d5c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000d60:	46c0      	nop			; (mov r8, r8)
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
	...

08000d68 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d68:	480d      	ldr	r0, [pc, #52]	; (8000da0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d6a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d6c:	480d      	ldr	r0, [pc, #52]	; (8000da4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d6e:	490e      	ldr	r1, [pc, #56]	; (8000da8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d70:	4a0e      	ldr	r2, [pc, #56]	; (8000dac <LoopForever+0xe>)
  movs r3, #0
 8000d72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d74:	e002      	b.n	8000d7c <LoopCopyDataInit>

08000d76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d7a:	3304      	adds	r3, #4

08000d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d80:	d3f9      	bcc.n	8000d76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d82:	4a0b      	ldr	r2, [pc, #44]	; (8000db0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d84:	4c0b      	ldr	r4, [pc, #44]	; (8000db4 <LoopForever+0x16>)
  movs r3, #0
 8000d86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d88:	e001      	b.n	8000d8e <LoopFillZerobss>

08000d8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d8c:	3204      	adds	r2, #4

08000d8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d90:	d3fb      	bcc.n	8000d8a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000d92:	f7ff ffe3 	bl	8000d5c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000d96:	f002 fa9b 	bl	80032d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d9a:	f7ff fcc7 	bl	800072c <main>

08000d9e <LoopForever>:

LoopForever:
    b LoopForever
 8000d9e:	e7fe      	b.n	8000d9e <LoopForever>
  ldr   r0, =_estack
 8000da0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000da4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000da8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000dac:	08003cd0 	.word	0x08003cd0
  ldr r2, =_sbss
 8000db0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000db4:	200001c8 	.word	0x200001c8

08000db8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000db8:	e7fe      	b.n	8000db8 <ADC1_COMP_IRQHandler>
	...

08000dbc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dc0:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <HAL_Init+0x24>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <HAL_Init+0x24>)
 8000dc6:	2110      	movs	r1, #16
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f000 f809 	bl	8000de4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd2:	f7ff fe6d 	bl	8000ab0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd6:	2300      	movs	r3, #0
}
 8000dd8:	0018      	movs	r0, r3
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	40022000 	.word	0x40022000

08000de4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de4:	b590      	push	{r4, r7, lr}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dec:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <HAL_InitTick+0x5c>)
 8000dee:	681c      	ldr	r4, [r3, #0]
 8000df0:	4b14      	ldr	r3, [pc, #80]	; (8000e44 <HAL_InitTick+0x60>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	0019      	movs	r1, r3
 8000df6:	23fa      	movs	r3, #250	; 0xfa
 8000df8:	0098      	lsls	r0, r3, #2
 8000dfa:	f7ff f98f 	bl	800011c <__udivsi3>
 8000dfe:	0003      	movs	r3, r0
 8000e00:	0019      	movs	r1, r3
 8000e02:	0020      	movs	r0, r4
 8000e04:	f7ff f98a 	bl	800011c <__udivsi3>
 8000e08:	0003      	movs	r3, r0
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f000 f90b 	bl	8001026 <HAL_SYSTICK_Config>
 8000e10:	1e03      	subs	r3, r0, #0
 8000e12:	d001      	beq.n	8000e18 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000e14:	2301      	movs	r3, #1
 8000e16:	e00f      	b.n	8000e38 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2b03      	cmp	r3, #3
 8000e1c:	d80b      	bhi.n	8000e36 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e1e:	6879      	ldr	r1, [r7, #4]
 8000e20:	2301      	movs	r3, #1
 8000e22:	425b      	negs	r3, r3
 8000e24:	2200      	movs	r2, #0
 8000e26:	0018      	movs	r0, r3
 8000e28:	f000 f8d8 	bl	8000fdc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e2c:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <HAL_InitTick+0x64>)
 8000e2e:	687a      	ldr	r2, [r7, #4]
 8000e30:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000e32:	2300      	movs	r3, #0
 8000e34:	e000      	b.n	8000e38 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000e36:	2301      	movs	r3, #1
}
 8000e38:	0018      	movs	r0, r3
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	b003      	add	sp, #12
 8000e3e:	bd90      	pop	{r4, r7, pc}
 8000e40:	20000000 	.word	0x20000000
 8000e44:	20000008 	.word	0x20000008
 8000e48:	20000004 	.word	0x20000004

08000e4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e50:	4b05      	ldr	r3, [pc, #20]	; (8000e68 <HAL_IncTick+0x1c>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	001a      	movs	r2, r3
 8000e56:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <HAL_IncTick+0x20>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	18d2      	adds	r2, r2, r3
 8000e5c:	4b03      	ldr	r3, [pc, #12]	; (8000e6c <HAL_IncTick+0x20>)
 8000e5e:	601a      	str	r2, [r3, #0]
}
 8000e60:	46c0      	nop			; (mov r8, r8)
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	46c0      	nop			; (mov r8, r8)
 8000e68:	20000008 	.word	0x20000008
 8000e6c:	200001b4 	.word	0x200001b4

08000e70 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  return uwTick;
 8000e74:	4b02      	ldr	r3, [pc, #8]	; (8000e80 <HAL_GetTick+0x10>)
 8000e76:	681b      	ldr	r3, [r3, #0]
}
 8000e78:	0018      	movs	r0, r3
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	200001b4 	.word	0x200001b4

08000e84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	0002      	movs	r2, r0
 8000e8c:	1dfb      	adds	r3, r7, #7
 8000e8e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e90:	1dfb      	adds	r3, r7, #7
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b7f      	cmp	r3, #127	; 0x7f
 8000e96:	d809      	bhi.n	8000eac <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e98:	1dfb      	adds	r3, r7, #7
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	001a      	movs	r2, r3
 8000e9e:	231f      	movs	r3, #31
 8000ea0:	401a      	ands	r2, r3
 8000ea2:	4b04      	ldr	r3, [pc, #16]	; (8000eb4 <__NVIC_EnableIRQ+0x30>)
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	4091      	lsls	r1, r2
 8000ea8:	000a      	movs	r2, r1
 8000eaa:	601a      	str	r2, [r3, #0]
  }
}
 8000eac:	46c0      	nop			; (mov r8, r8)
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	b002      	add	sp, #8
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	e000e100 	.word	0xe000e100

08000eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb8:	b590      	push	{r4, r7, lr}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	0002      	movs	r2, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	1dfb      	adds	r3, r7, #7
 8000ec4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ec6:	1dfb      	adds	r3, r7, #7
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2b7f      	cmp	r3, #127	; 0x7f
 8000ecc:	d828      	bhi.n	8000f20 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ece:	4a2f      	ldr	r2, [pc, #188]	; (8000f8c <__NVIC_SetPriority+0xd4>)
 8000ed0:	1dfb      	adds	r3, r7, #7
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	b25b      	sxtb	r3, r3
 8000ed6:	089b      	lsrs	r3, r3, #2
 8000ed8:	33c0      	adds	r3, #192	; 0xc0
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	589b      	ldr	r3, [r3, r2]
 8000ede:	1dfa      	adds	r2, r7, #7
 8000ee0:	7812      	ldrb	r2, [r2, #0]
 8000ee2:	0011      	movs	r1, r2
 8000ee4:	2203      	movs	r2, #3
 8000ee6:	400a      	ands	r2, r1
 8000ee8:	00d2      	lsls	r2, r2, #3
 8000eea:	21ff      	movs	r1, #255	; 0xff
 8000eec:	4091      	lsls	r1, r2
 8000eee:	000a      	movs	r2, r1
 8000ef0:	43d2      	mvns	r2, r2
 8000ef2:	401a      	ands	r2, r3
 8000ef4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	019b      	lsls	r3, r3, #6
 8000efa:	22ff      	movs	r2, #255	; 0xff
 8000efc:	401a      	ands	r2, r3
 8000efe:	1dfb      	adds	r3, r7, #7
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	0018      	movs	r0, r3
 8000f04:	2303      	movs	r3, #3
 8000f06:	4003      	ands	r3, r0
 8000f08:	00db      	lsls	r3, r3, #3
 8000f0a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f0c:	481f      	ldr	r0, [pc, #124]	; (8000f8c <__NVIC_SetPriority+0xd4>)
 8000f0e:	1dfb      	adds	r3, r7, #7
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	b25b      	sxtb	r3, r3
 8000f14:	089b      	lsrs	r3, r3, #2
 8000f16:	430a      	orrs	r2, r1
 8000f18:	33c0      	adds	r3, #192	; 0xc0
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f1e:	e031      	b.n	8000f84 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f20:	4a1b      	ldr	r2, [pc, #108]	; (8000f90 <__NVIC_SetPriority+0xd8>)
 8000f22:	1dfb      	adds	r3, r7, #7
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	0019      	movs	r1, r3
 8000f28:	230f      	movs	r3, #15
 8000f2a:	400b      	ands	r3, r1
 8000f2c:	3b08      	subs	r3, #8
 8000f2e:	089b      	lsrs	r3, r3, #2
 8000f30:	3306      	adds	r3, #6
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	18d3      	adds	r3, r2, r3
 8000f36:	3304      	adds	r3, #4
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	1dfa      	adds	r2, r7, #7
 8000f3c:	7812      	ldrb	r2, [r2, #0]
 8000f3e:	0011      	movs	r1, r2
 8000f40:	2203      	movs	r2, #3
 8000f42:	400a      	ands	r2, r1
 8000f44:	00d2      	lsls	r2, r2, #3
 8000f46:	21ff      	movs	r1, #255	; 0xff
 8000f48:	4091      	lsls	r1, r2
 8000f4a:	000a      	movs	r2, r1
 8000f4c:	43d2      	mvns	r2, r2
 8000f4e:	401a      	ands	r2, r3
 8000f50:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	019b      	lsls	r3, r3, #6
 8000f56:	22ff      	movs	r2, #255	; 0xff
 8000f58:	401a      	ands	r2, r3
 8000f5a:	1dfb      	adds	r3, r7, #7
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	0018      	movs	r0, r3
 8000f60:	2303      	movs	r3, #3
 8000f62:	4003      	ands	r3, r0
 8000f64:	00db      	lsls	r3, r3, #3
 8000f66:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f68:	4809      	ldr	r0, [pc, #36]	; (8000f90 <__NVIC_SetPriority+0xd8>)
 8000f6a:	1dfb      	adds	r3, r7, #7
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	001c      	movs	r4, r3
 8000f70:	230f      	movs	r3, #15
 8000f72:	4023      	ands	r3, r4
 8000f74:	3b08      	subs	r3, #8
 8000f76:	089b      	lsrs	r3, r3, #2
 8000f78:	430a      	orrs	r2, r1
 8000f7a:	3306      	adds	r3, #6
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	18c3      	adds	r3, r0, r3
 8000f80:	3304      	adds	r3, #4
 8000f82:	601a      	str	r2, [r3, #0]
}
 8000f84:	46c0      	nop			; (mov r8, r8)
 8000f86:	46bd      	mov	sp, r7
 8000f88:	b003      	add	sp, #12
 8000f8a:	bd90      	pop	{r4, r7, pc}
 8000f8c:	e000e100 	.word	0xe000e100
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	1e5a      	subs	r2, r3, #1
 8000fa0:	2380      	movs	r3, #128	; 0x80
 8000fa2:	045b      	lsls	r3, r3, #17
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d301      	bcc.n	8000fac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e010      	b.n	8000fce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fac:	4b0a      	ldr	r3, [pc, #40]	; (8000fd8 <SysTick_Config+0x44>)
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	3a01      	subs	r2, #1
 8000fb2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	425b      	negs	r3, r3
 8000fb8:	2103      	movs	r1, #3
 8000fba:	0018      	movs	r0, r3
 8000fbc:	f7ff ff7c 	bl	8000eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fc0:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <SysTick_Config+0x44>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fc6:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <SysTick_Config+0x44>)
 8000fc8:	2207      	movs	r2, #7
 8000fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	0018      	movs	r0, r3
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	b002      	add	sp, #8
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	e000e010 	.word	0xe000e010

08000fdc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60b9      	str	r1, [r7, #8]
 8000fe4:	607a      	str	r2, [r7, #4]
 8000fe6:	210f      	movs	r1, #15
 8000fe8:	187b      	adds	r3, r7, r1
 8000fea:	1c02      	adds	r2, r0, #0
 8000fec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000fee:	68ba      	ldr	r2, [r7, #8]
 8000ff0:	187b      	adds	r3, r7, r1
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	b25b      	sxtb	r3, r3
 8000ff6:	0011      	movs	r1, r2
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f7ff ff5d 	bl	8000eb8 <__NVIC_SetPriority>
}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	46bd      	mov	sp, r7
 8001002:	b004      	add	sp, #16
 8001004:	bd80      	pop	{r7, pc}

08001006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	b082      	sub	sp, #8
 800100a:	af00      	add	r7, sp, #0
 800100c:	0002      	movs	r2, r0
 800100e:	1dfb      	adds	r3, r7, #7
 8001010:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	b25b      	sxtb	r3, r3
 8001018:	0018      	movs	r0, r3
 800101a:	f7ff ff33 	bl	8000e84 <__NVIC_EnableIRQ>
}
 800101e:	46c0      	nop			; (mov r8, r8)
 8001020:	46bd      	mov	sp, r7
 8001022:	b002      	add	sp, #8
 8001024:	bd80      	pop	{r7, pc}

08001026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	0018      	movs	r0, r3
 8001032:	f7ff ffaf 	bl	8000f94 <SysTick_Config>
 8001036:	0003      	movs	r3, r0
}
 8001038:	0018      	movs	r0, r3
 800103a:	46bd      	mov	sp, r7
 800103c:	b002      	add	sp, #8
 800103e:	bd80      	pop	{r7, pc}

08001040 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001048:	2300      	movs	r3, #0
 800104a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d101      	bne.n	8001056 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e036      	b.n	80010c4 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2221      	movs	r2, #33	; 0x21
 800105a:	2102      	movs	r1, #2
 800105c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4a18      	ldr	r2, [pc, #96]	; (80010cc <HAL_DMA_Init+0x8c>)
 800106a:	4013      	ands	r3, r2
 800106c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001076:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001082:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	695b      	ldr	r3, [r3, #20]
 8001088:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800108e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	69db      	ldr	r3, [r3, #28]
 8001094:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	4313      	orrs	r3, r2
 800109a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	68fa      	ldr	r2, [r7, #12]
 80010a2:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	0018      	movs	r0, r3
 80010a8:	f000 f932 	bl	8001310 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2200      	movs	r2, #0
 80010b0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2221      	movs	r2, #33	; 0x21
 80010b6:	2101      	movs	r1, #1
 80010b8:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2220      	movs	r2, #32
 80010be:	2100      	movs	r1, #0
 80010c0:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80010c2:	2300      	movs	r3, #0
}  
 80010c4:	0018      	movs	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	b004      	add	sp, #16
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	ffffc00f 	.word	0xffffc00f

080010d0 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2221      	movs	r2, #33	; 0x21
 80010dc:	5c9b      	ldrb	r3, [r3, r2]
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d008      	beq.n	80010f6 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2204      	movs	r2, #4
 80010e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2220      	movs	r2, #32
 80010ee:	2100      	movs	r1, #0
 80010f0:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e020      	b.n	8001138 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	210e      	movs	r1, #14
 8001102:	438a      	bics	r2, r1
 8001104:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2101      	movs	r1, #1
 8001112:	438a      	bics	r2, r1
 8001114:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800111e:	2101      	movs	r1, #1
 8001120:	4091      	lsls	r1, r2
 8001122:	000a      	movs	r2, r1
 8001124:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2221      	movs	r2, #33	; 0x21
 800112a:	2101      	movs	r1, #1
 800112c:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2220      	movs	r2, #32
 8001132:	2100      	movs	r1, #0
 8001134:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001136:	2300      	movs	r3, #0
}
 8001138:	0018      	movs	r0, r3
 800113a:	46bd      	mov	sp, r7
 800113c:	b002      	add	sp, #8
 800113e:	bd80      	pop	{r7, pc}

08001140 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001148:	210f      	movs	r1, #15
 800114a:	187b      	adds	r3, r7, r1
 800114c:	2200      	movs	r2, #0
 800114e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2221      	movs	r2, #33	; 0x21
 8001154:	5c9b      	ldrb	r3, [r3, r2]
 8001156:	b2db      	uxtb	r3, r3
 8001158:	2b02      	cmp	r3, #2
 800115a:	d006      	beq.n	800116a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2204      	movs	r2, #4
 8001160:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001162:	187b      	adds	r3, r7, r1
 8001164:	2201      	movs	r2, #1
 8001166:	701a      	strb	r2, [r3, #0]
 8001168:	e028      	b.n	80011bc <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	210e      	movs	r1, #14
 8001176:	438a      	bics	r2, r1
 8001178:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2101      	movs	r1, #1
 8001186:	438a      	bics	r2, r1
 8001188:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001192:	2101      	movs	r1, #1
 8001194:	4091      	lsls	r1, r2
 8001196:	000a      	movs	r2, r1
 8001198:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2221      	movs	r2, #33	; 0x21
 800119e:	2101      	movs	r1, #1
 80011a0:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2220      	movs	r2, #32
 80011a6:	2100      	movs	r1, #0
 80011a8:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d004      	beq.n	80011bc <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	0010      	movs	r0, r2
 80011ba:	4798      	blx	r3
    } 
  }
  return status;
 80011bc:	230f      	movs	r3, #15
 80011be:	18fb      	adds	r3, r7, r3
 80011c0:	781b      	ldrb	r3, [r3, #0]
}
 80011c2:	0018      	movs	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	b004      	add	sp, #16
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b084      	sub	sp, #16
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e6:	2204      	movs	r2, #4
 80011e8:	409a      	lsls	r2, r3
 80011ea:	0013      	movs	r3, r2
 80011ec:	68fa      	ldr	r2, [r7, #12]
 80011ee:	4013      	ands	r3, r2
 80011f0:	d024      	beq.n	800123c <HAL_DMA_IRQHandler+0x72>
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	2204      	movs	r2, #4
 80011f6:	4013      	ands	r3, r2
 80011f8:	d020      	beq.n	800123c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2220      	movs	r2, #32
 8001202:	4013      	ands	r3, r2
 8001204:	d107      	bne.n	8001216 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2104      	movs	r1, #4
 8001212:	438a      	bics	r2, r1
 8001214:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800121e:	2104      	movs	r1, #4
 8001220:	4091      	lsls	r1, r2
 8001222:	000a      	movs	r2, r1
 8001224:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800122a:	2b00      	cmp	r3, #0
 800122c:	d100      	bne.n	8001230 <HAL_DMA_IRQHandler+0x66>
 800122e:	e06a      	b.n	8001306 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	0010      	movs	r0, r2
 8001238:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800123a:	e064      	b.n	8001306 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001240:	2202      	movs	r2, #2
 8001242:	409a      	lsls	r2, r3
 8001244:	0013      	movs	r3, r2
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	4013      	ands	r3, r2
 800124a:	d02b      	beq.n	80012a4 <HAL_DMA_IRQHandler+0xda>
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	2202      	movs	r2, #2
 8001250:	4013      	ands	r3, r2
 8001252:	d027      	beq.n	80012a4 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2220      	movs	r2, #32
 800125c:	4013      	ands	r3, r2
 800125e:	d10b      	bne.n	8001278 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	210a      	movs	r1, #10
 800126c:	438a      	bics	r2, r1
 800126e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2221      	movs	r2, #33	; 0x21
 8001274:	2101      	movs	r1, #1
 8001276:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001280:	2102      	movs	r1, #2
 8001282:	4091      	lsls	r1, r2
 8001284:	000a      	movs	r2, r1
 8001286:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2220      	movs	r2, #32
 800128c:	2100      	movs	r1, #0
 800128e:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001294:	2b00      	cmp	r3, #0
 8001296:	d036      	beq.n	8001306 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	0010      	movs	r0, r2
 80012a0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80012a2:	e030      	b.n	8001306 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	2208      	movs	r2, #8
 80012aa:	409a      	lsls	r2, r3
 80012ac:	0013      	movs	r3, r2
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	4013      	ands	r3, r2
 80012b2:	d028      	beq.n	8001306 <HAL_DMA_IRQHandler+0x13c>
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	2208      	movs	r2, #8
 80012b8:	4013      	ands	r3, r2
 80012ba:	d024      	beq.n	8001306 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	210e      	movs	r1, #14
 80012c8:	438a      	bics	r2, r1
 80012ca:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012d4:	2101      	movs	r1, #1
 80012d6:	4091      	lsls	r1, r2
 80012d8:	000a      	movs	r2, r1
 80012da:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2201      	movs	r2, #1
 80012e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2221      	movs	r2, #33	; 0x21
 80012e6:	2101      	movs	r1, #1
 80012e8:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2220      	movs	r2, #32
 80012ee:	2100      	movs	r1, #0
 80012f0:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d005      	beq.n	8001306 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	0010      	movs	r0, r2
 8001302:	4798      	blx	r3
    }
   }
}  
 8001304:	e7ff      	b.n	8001306 <HAL_DMA_IRQHandler+0x13c>
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	46bd      	mov	sp, r7
 800130a:	b004      	add	sp, #16
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a08      	ldr	r2, [pc, #32]	; (8001340 <DMA_CalcBaseAndBitshift+0x30>)
 800131e:	4694      	mov	ip, r2
 8001320:	4463      	add	r3, ip
 8001322:	2114      	movs	r1, #20
 8001324:	0018      	movs	r0, r3
 8001326:	f7fe fef9 	bl	800011c <__udivsi3>
 800132a:	0003      	movs	r3, r0
 800132c:	009a      	lsls	r2, r3, #2
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a03      	ldr	r2, [pc, #12]	; (8001344 <DMA_CalcBaseAndBitshift+0x34>)
 8001336:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001338:	46c0      	nop			; (mov r8, r8)
 800133a:	46bd      	mov	sp, r7
 800133c:	b002      	add	sp, #8
 800133e:	bd80      	pop	{r7, pc}
 8001340:	bffdfff8 	.word	0xbffdfff8
 8001344:	40020000 	.word	0x40020000

08001348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001356:	e14f      	b.n	80015f8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2101      	movs	r1, #1
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	4091      	lsls	r1, r2
 8001362:	000a      	movs	r2, r1
 8001364:	4013      	ands	r3, r2
 8001366:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d100      	bne.n	8001370 <HAL_GPIO_Init+0x28>
 800136e:	e140      	b.n	80015f2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	2203      	movs	r2, #3
 8001376:	4013      	ands	r3, r2
 8001378:	2b01      	cmp	r3, #1
 800137a:	d005      	beq.n	8001388 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	2203      	movs	r2, #3
 8001382:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001384:	2b02      	cmp	r3, #2
 8001386:	d130      	bne.n	80013ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	2203      	movs	r2, #3
 8001394:	409a      	lsls	r2, r3
 8001396:	0013      	movs	r3, r2
 8001398:	43da      	mvns	r2, r3
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	4013      	ands	r3, r2
 800139e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	68da      	ldr	r2, [r3, #12]
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	409a      	lsls	r2, r3
 80013aa:	0013      	movs	r3, r2
 80013ac:	693a      	ldr	r2, [r7, #16]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013be:	2201      	movs	r2, #1
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	409a      	lsls	r2, r3
 80013c4:	0013      	movs	r3, r2
 80013c6:	43da      	mvns	r2, r3
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	4013      	ands	r3, r2
 80013cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	091b      	lsrs	r3, r3, #4
 80013d4:	2201      	movs	r2, #1
 80013d6:	401a      	ands	r2, r3
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	409a      	lsls	r2, r3
 80013dc:	0013      	movs	r3, r2
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	2203      	movs	r2, #3
 80013f0:	4013      	ands	r3, r2
 80013f2:	2b03      	cmp	r3, #3
 80013f4:	d017      	beq.n	8001426 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	2203      	movs	r2, #3
 8001402:	409a      	lsls	r2, r3
 8001404:	0013      	movs	r3, r2
 8001406:	43da      	mvns	r2, r3
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	4013      	ands	r3, r2
 800140c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	689a      	ldr	r2, [r3, #8]
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	409a      	lsls	r2, r3
 8001418:	0013      	movs	r3, r2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	4313      	orrs	r3, r2
 800141e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	2203      	movs	r2, #3
 800142c:	4013      	ands	r3, r2
 800142e:	2b02      	cmp	r3, #2
 8001430:	d123      	bne.n	800147a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	08da      	lsrs	r2, r3, #3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	3208      	adds	r2, #8
 800143a:	0092      	lsls	r2, r2, #2
 800143c:	58d3      	ldr	r3, [r2, r3]
 800143e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	2207      	movs	r2, #7
 8001444:	4013      	ands	r3, r2
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	220f      	movs	r2, #15
 800144a:	409a      	lsls	r2, r3
 800144c:	0013      	movs	r3, r2
 800144e:	43da      	mvns	r2, r3
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	4013      	ands	r3, r2
 8001454:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	691a      	ldr	r2, [r3, #16]
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	2107      	movs	r1, #7
 800145e:	400b      	ands	r3, r1
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	409a      	lsls	r2, r3
 8001464:	0013      	movs	r3, r2
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	4313      	orrs	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	08da      	lsrs	r2, r3, #3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3208      	adds	r2, #8
 8001474:	0092      	lsls	r2, r2, #2
 8001476:	6939      	ldr	r1, [r7, #16]
 8001478:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	2203      	movs	r2, #3
 8001486:	409a      	lsls	r2, r3
 8001488:	0013      	movs	r3, r2
 800148a:	43da      	mvns	r2, r3
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	4013      	ands	r3, r2
 8001490:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2203      	movs	r2, #3
 8001498:	401a      	ands	r2, r3
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	409a      	lsls	r2, r3
 80014a0:	0013      	movs	r3, r2
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685a      	ldr	r2, [r3, #4]
 80014b2:	23c0      	movs	r3, #192	; 0xc0
 80014b4:	029b      	lsls	r3, r3, #10
 80014b6:	4013      	ands	r3, r2
 80014b8:	d100      	bne.n	80014bc <HAL_GPIO_Init+0x174>
 80014ba:	e09a      	b.n	80015f2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014bc:	4b54      	ldr	r3, [pc, #336]	; (8001610 <HAL_GPIO_Init+0x2c8>)
 80014be:	699a      	ldr	r2, [r3, #24]
 80014c0:	4b53      	ldr	r3, [pc, #332]	; (8001610 <HAL_GPIO_Init+0x2c8>)
 80014c2:	2101      	movs	r1, #1
 80014c4:	430a      	orrs	r2, r1
 80014c6:	619a      	str	r2, [r3, #24]
 80014c8:	4b51      	ldr	r3, [pc, #324]	; (8001610 <HAL_GPIO_Init+0x2c8>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	2201      	movs	r2, #1
 80014ce:	4013      	ands	r3, r2
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014d4:	4a4f      	ldr	r2, [pc, #316]	; (8001614 <HAL_GPIO_Init+0x2cc>)
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	089b      	lsrs	r3, r3, #2
 80014da:	3302      	adds	r3, #2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	589b      	ldr	r3, [r3, r2]
 80014e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	2203      	movs	r2, #3
 80014e6:	4013      	ands	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	220f      	movs	r2, #15
 80014ec:	409a      	lsls	r2, r3
 80014ee:	0013      	movs	r3, r2
 80014f0:	43da      	mvns	r2, r3
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	4013      	ands	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	2390      	movs	r3, #144	; 0x90
 80014fc:	05db      	lsls	r3, r3, #23
 80014fe:	429a      	cmp	r2, r3
 8001500:	d013      	beq.n	800152a <HAL_GPIO_Init+0x1e2>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a44      	ldr	r2, [pc, #272]	; (8001618 <HAL_GPIO_Init+0x2d0>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d00d      	beq.n	8001526 <HAL_GPIO_Init+0x1de>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a43      	ldr	r2, [pc, #268]	; (800161c <HAL_GPIO_Init+0x2d4>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d007      	beq.n	8001522 <HAL_GPIO_Init+0x1da>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a42      	ldr	r2, [pc, #264]	; (8001620 <HAL_GPIO_Init+0x2d8>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d101      	bne.n	800151e <HAL_GPIO_Init+0x1d6>
 800151a:	2303      	movs	r3, #3
 800151c:	e006      	b.n	800152c <HAL_GPIO_Init+0x1e4>
 800151e:	2305      	movs	r3, #5
 8001520:	e004      	b.n	800152c <HAL_GPIO_Init+0x1e4>
 8001522:	2302      	movs	r3, #2
 8001524:	e002      	b.n	800152c <HAL_GPIO_Init+0x1e4>
 8001526:	2301      	movs	r3, #1
 8001528:	e000      	b.n	800152c <HAL_GPIO_Init+0x1e4>
 800152a:	2300      	movs	r3, #0
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	2103      	movs	r1, #3
 8001530:	400a      	ands	r2, r1
 8001532:	0092      	lsls	r2, r2, #2
 8001534:	4093      	lsls	r3, r2
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	4313      	orrs	r3, r2
 800153a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800153c:	4935      	ldr	r1, [pc, #212]	; (8001614 <HAL_GPIO_Init+0x2cc>)
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	3302      	adds	r3, #2
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800154a:	4b36      	ldr	r3, [pc, #216]	; (8001624 <HAL_GPIO_Init+0x2dc>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	43da      	mvns	r2, r3
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	4013      	ands	r3, r2
 8001558:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685a      	ldr	r2, [r3, #4]
 800155e:	2380      	movs	r3, #128	; 0x80
 8001560:	025b      	lsls	r3, r3, #9
 8001562:	4013      	ands	r3, r2
 8001564:	d003      	beq.n	800156e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4313      	orrs	r3, r2
 800156c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800156e:	4b2d      	ldr	r3, [pc, #180]	; (8001624 <HAL_GPIO_Init+0x2dc>)
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001574:	4b2b      	ldr	r3, [pc, #172]	; (8001624 <HAL_GPIO_Init+0x2dc>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	43da      	mvns	r2, r3
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	4013      	ands	r3, r2
 8001582:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	029b      	lsls	r3, r3, #10
 800158c:	4013      	ands	r3, r2
 800158e:	d003      	beq.n	8001598 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	4313      	orrs	r3, r2
 8001596:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001598:	4b22      	ldr	r3, [pc, #136]	; (8001624 <HAL_GPIO_Init+0x2dc>)
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800159e:	4b21      	ldr	r3, [pc, #132]	; (8001624 <HAL_GPIO_Init+0x2dc>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	43da      	mvns	r2, r3
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	4013      	ands	r3, r2
 80015ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	2380      	movs	r3, #128	; 0x80
 80015b4:	035b      	lsls	r3, r3, #13
 80015b6:	4013      	ands	r3, r2
 80015b8:	d003      	beq.n	80015c2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	4313      	orrs	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80015c2:	4b18      	ldr	r3, [pc, #96]	; (8001624 <HAL_GPIO_Init+0x2dc>)
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80015c8:	4b16      	ldr	r3, [pc, #88]	; (8001624 <HAL_GPIO_Init+0x2dc>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	43da      	mvns	r2, r3
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	4013      	ands	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	2380      	movs	r3, #128	; 0x80
 80015de:	039b      	lsls	r3, r3, #14
 80015e0:	4013      	ands	r3, r2
 80015e2:	d003      	beq.n	80015ec <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015ec:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <HAL_GPIO_Init+0x2dc>)
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	3301      	adds	r3, #1
 80015f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	40da      	lsrs	r2, r3
 8001600:	1e13      	subs	r3, r2, #0
 8001602:	d000      	beq.n	8001606 <HAL_GPIO_Init+0x2be>
 8001604:	e6a8      	b.n	8001358 <HAL_GPIO_Init+0x10>
  } 
}
 8001606:	46c0      	nop			; (mov r8, r8)
 8001608:	46c0      	nop			; (mov r8, r8)
 800160a:	46bd      	mov	sp, r7
 800160c:	b006      	add	sp, #24
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40021000 	.word	0x40021000
 8001614:	40010000 	.word	0x40010000
 8001618:	48000400 	.word	0x48000400
 800161c:	48000800 	.word	0x48000800
 8001620:	48000c00 	.word	0x48000c00
 8001624:	40010400 	.word	0x40010400

08001628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	0008      	movs	r0, r1
 8001632:	0011      	movs	r1, r2
 8001634:	1cbb      	adds	r3, r7, #2
 8001636:	1c02      	adds	r2, r0, #0
 8001638:	801a      	strh	r2, [r3, #0]
 800163a:	1c7b      	adds	r3, r7, #1
 800163c:	1c0a      	adds	r2, r1, #0
 800163e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001640:	1c7b      	adds	r3, r7, #1
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d004      	beq.n	8001652 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001648:	1cbb      	adds	r3, r7, #2
 800164a:	881a      	ldrh	r2, [r3, #0]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001650:	e003      	b.n	800165a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001652:	1cbb      	adds	r3, r7, #2
 8001654:	881a      	ldrh	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	629a      	str	r2, [r3, #40]	; 0x28
}
 800165a:	46c0      	nop			; (mov r8, r8)
 800165c:	46bd      	mov	sp, r7
 800165e:	b002      	add	sp, #8
 8001660:	bd80      	pop	{r7, pc}

08001662 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b084      	sub	sp, #16
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	000a      	movs	r2, r1
 800166c:	1cbb      	adds	r3, r7, #2
 800166e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	695b      	ldr	r3, [r3, #20]
 8001674:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001676:	1cbb      	adds	r3, r7, #2
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	68fa      	ldr	r2, [r7, #12]
 800167c:	4013      	ands	r3, r2
 800167e:	041a      	lsls	r2, r3, #16
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	43db      	mvns	r3, r3
 8001684:	1cb9      	adds	r1, r7, #2
 8001686:	8809      	ldrh	r1, [r1, #0]
 8001688:	400b      	ands	r3, r1
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	619a      	str	r2, [r3, #24]
}
 8001690:	46c0      	nop			; (mov r8, r8)
 8001692:	46bd      	mov	sp, r7
 8001694:	b004      	add	sp, #16
 8001696:	bd80      	pop	{r7, pc}

08001698 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d101      	bne.n	80016aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e082      	b.n	80017b0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2241      	movs	r2, #65	; 0x41
 80016ae:	5c9b      	ldrb	r3, [r3, r2]
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d107      	bne.n	80016c6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2240      	movs	r2, #64	; 0x40
 80016ba:	2100      	movs	r1, #0
 80016bc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	0018      	movs	r0, r3
 80016c2:	f7ff fa19 	bl	8000af8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2241      	movs	r2, #65	; 0x41
 80016ca:	2124      	movs	r1, #36	; 0x24
 80016cc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2101      	movs	r1, #1
 80016da:	438a      	bics	r2, r1
 80016dc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685a      	ldr	r2, [r3, #4]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4934      	ldr	r1, [pc, #208]	; (80017b8 <HAL_I2C_Init+0x120>)
 80016e8:	400a      	ands	r2, r1
 80016ea:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	689a      	ldr	r2, [r3, #8]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4931      	ldr	r1, [pc, #196]	; (80017bc <HAL_I2C_Init+0x124>)
 80016f8:	400a      	ands	r2, r1
 80016fa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d108      	bne.n	8001716 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689a      	ldr	r2, [r3, #8]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2180      	movs	r1, #128	; 0x80
 800170e:	0209      	lsls	r1, r1, #8
 8001710:	430a      	orrs	r2, r1
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	e007      	b.n	8001726 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2184      	movs	r1, #132	; 0x84
 8001720:	0209      	lsls	r1, r1, #8
 8001722:	430a      	orrs	r2, r1
 8001724:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	2b02      	cmp	r3, #2
 800172c:	d104      	bne.n	8001738 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2280      	movs	r2, #128	; 0x80
 8001734:	0112      	lsls	r2, r2, #4
 8001736:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	685a      	ldr	r2, [r3, #4]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	491f      	ldr	r1, [pc, #124]	; (80017c0 <HAL_I2C_Init+0x128>)
 8001744:	430a      	orrs	r2, r1
 8001746:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	491a      	ldr	r1, [pc, #104]	; (80017bc <HAL_I2C_Init+0x124>)
 8001754:	400a      	ands	r2, r1
 8001756:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	691a      	ldr	r2, [r3, #16]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	695b      	ldr	r3, [r3, #20]
 8001760:	431a      	orrs	r2, r3
 8001762:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	430a      	orrs	r2, r1
 8001770:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	69d9      	ldr	r1, [r3, #28]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a1a      	ldr	r2, [r3, #32]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	430a      	orrs	r2, r1
 8001780:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2101      	movs	r1, #1
 800178e:	430a      	orrs	r2, r1
 8001790:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2241      	movs	r2, #65	; 0x41
 800179c:	2120      	movs	r1, #32
 800179e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2242      	movs	r2, #66	; 0x42
 80017aa:	2100      	movs	r1, #0
 80017ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017ae:	2300      	movs	r3, #0
}
 80017b0:	0018      	movs	r0, r3
 80017b2:	46bd      	mov	sp, r7
 80017b4:	b002      	add	sp, #8
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	f0ffffff 	.word	0xf0ffffff
 80017bc:	ffff7fff 	.word	0xffff7fff
 80017c0:	02008000 	.word	0x02008000

080017c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2241      	movs	r2, #65	; 0x41
 80017d2:	5c9b      	ldrb	r3, [r3, r2]
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	2b20      	cmp	r3, #32
 80017d8:	d138      	bne.n	800184c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2240      	movs	r2, #64	; 0x40
 80017de:	5c9b      	ldrb	r3, [r3, r2]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d101      	bne.n	80017e8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80017e4:	2302      	movs	r3, #2
 80017e6:	e032      	b.n	800184e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2240      	movs	r2, #64	; 0x40
 80017ec:	2101      	movs	r1, #1
 80017ee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2241      	movs	r2, #65	; 0x41
 80017f4:	2124      	movs	r1, #36	; 0x24
 80017f6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2101      	movs	r1, #1
 8001804:	438a      	bics	r2, r1
 8001806:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4911      	ldr	r1, [pc, #68]	; (8001858 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001814:	400a      	ands	r2, r1
 8001816:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	6819      	ldr	r1, [r3, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	683a      	ldr	r2, [r7, #0]
 8001824:	430a      	orrs	r2, r1
 8001826:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2101      	movs	r1, #1
 8001834:	430a      	orrs	r2, r1
 8001836:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2241      	movs	r2, #65	; 0x41
 800183c:	2120      	movs	r1, #32
 800183e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2240      	movs	r2, #64	; 0x40
 8001844:	2100      	movs	r1, #0
 8001846:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001848:	2300      	movs	r3, #0
 800184a:	e000      	b.n	800184e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800184c:	2302      	movs	r3, #2
  }
}
 800184e:	0018      	movs	r0, r3
 8001850:	46bd      	mov	sp, r7
 8001852:	b002      	add	sp, #8
 8001854:	bd80      	pop	{r7, pc}
 8001856:	46c0      	nop			; (mov r8, r8)
 8001858:	ffffefff 	.word	0xffffefff

0800185c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2241      	movs	r2, #65	; 0x41
 800186a:	5c9b      	ldrb	r3, [r3, r2]
 800186c:	b2db      	uxtb	r3, r3
 800186e:	2b20      	cmp	r3, #32
 8001870:	d139      	bne.n	80018e6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2240      	movs	r2, #64	; 0x40
 8001876:	5c9b      	ldrb	r3, [r3, r2]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d101      	bne.n	8001880 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800187c:	2302      	movs	r3, #2
 800187e:	e033      	b.n	80018e8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2240      	movs	r2, #64	; 0x40
 8001884:	2101      	movs	r1, #1
 8001886:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2241      	movs	r2, #65	; 0x41
 800188c:	2124      	movs	r1, #36	; 0x24
 800188e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2101      	movs	r1, #1
 800189c:	438a      	bics	r2, r1
 800189e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	4a11      	ldr	r2, [pc, #68]	; (80018f0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80018ac:	4013      	ands	r3, r2
 80018ae:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	021b      	lsls	r3, r3, #8
 80018b4:	68fa      	ldr	r2, [r7, #12]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	68fa      	ldr	r2, [r7, #12]
 80018c0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2101      	movs	r1, #1
 80018ce:	430a      	orrs	r2, r1
 80018d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2241      	movs	r2, #65	; 0x41
 80018d6:	2120      	movs	r1, #32
 80018d8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2240      	movs	r2, #64	; 0x40
 80018de:	2100      	movs	r1, #0
 80018e0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80018e2:	2300      	movs	r3, #0
 80018e4:	e000      	b.n	80018e8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80018e6:	2302      	movs	r3, #2
  }
}
 80018e8:	0018      	movs	r0, r3
 80018ea:	46bd      	mov	sp, r7
 80018ec:	b004      	add	sp, #16
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	fffff0ff 	.word	0xfffff0ff

080018f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b088      	sub	sp, #32
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e301      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2201      	movs	r2, #1
 800190c:	4013      	ands	r3, r2
 800190e:	d100      	bne.n	8001912 <HAL_RCC_OscConfig+0x1e>
 8001910:	e08d      	b.n	8001a2e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001912:	4bc3      	ldr	r3, [pc, #780]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	220c      	movs	r2, #12
 8001918:	4013      	ands	r3, r2
 800191a:	2b04      	cmp	r3, #4
 800191c:	d00e      	beq.n	800193c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800191e:	4bc0      	ldr	r3, [pc, #768]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	220c      	movs	r2, #12
 8001924:	4013      	ands	r3, r2
 8001926:	2b08      	cmp	r3, #8
 8001928:	d116      	bne.n	8001958 <HAL_RCC_OscConfig+0x64>
 800192a:	4bbd      	ldr	r3, [pc, #756]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 800192c:	685a      	ldr	r2, [r3, #4]
 800192e:	2380      	movs	r3, #128	; 0x80
 8001930:	025b      	lsls	r3, r3, #9
 8001932:	401a      	ands	r2, r3
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	025b      	lsls	r3, r3, #9
 8001938:	429a      	cmp	r2, r3
 800193a:	d10d      	bne.n	8001958 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800193c:	4bb8      	ldr	r3, [pc, #736]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	2380      	movs	r3, #128	; 0x80
 8001942:	029b      	lsls	r3, r3, #10
 8001944:	4013      	ands	r3, r2
 8001946:	d100      	bne.n	800194a <HAL_RCC_OscConfig+0x56>
 8001948:	e070      	b.n	8001a2c <HAL_RCC_OscConfig+0x138>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d000      	beq.n	8001954 <HAL_RCC_OscConfig+0x60>
 8001952:	e06b      	b.n	8001a2c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e2d8      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d107      	bne.n	8001970 <HAL_RCC_OscConfig+0x7c>
 8001960:	4baf      	ldr	r3, [pc, #700]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	4bae      	ldr	r3, [pc, #696]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001966:	2180      	movs	r1, #128	; 0x80
 8001968:	0249      	lsls	r1, r1, #9
 800196a:	430a      	orrs	r2, r1
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	e02f      	b.n	80019d0 <HAL_RCC_OscConfig+0xdc>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d10c      	bne.n	8001992 <HAL_RCC_OscConfig+0x9e>
 8001978:	4ba9      	ldr	r3, [pc, #676]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	4ba8      	ldr	r3, [pc, #672]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 800197e:	49a9      	ldr	r1, [pc, #676]	; (8001c24 <HAL_RCC_OscConfig+0x330>)
 8001980:	400a      	ands	r2, r1
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	4ba6      	ldr	r3, [pc, #664]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	4ba5      	ldr	r3, [pc, #660]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 800198a:	49a7      	ldr	r1, [pc, #668]	; (8001c28 <HAL_RCC_OscConfig+0x334>)
 800198c:	400a      	ands	r2, r1
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	e01e      	b.n	80019d0 <HAL_RCC_OscConfig+0xdc>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	2b05      	cmp	r3, #5
 8001998:	d10e      	bne.n	80019b8 <HAL_RCC_OscConfig+0xc4>
 800199a:	4ba1      	ldr	r3, [pc, #644]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	4ba0      	ldr	r3, [pc, #640]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 80019a0:	2180      	movs	r1, #128	; 0x80
 80019a2:	02c9      	lsls	r1, r1, #11
 80019a4:	430a      	orrs	r2, r1
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	4b9d      	ldr	r3, [pc, #628]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	4b9c      	ldr	r3, [pc, #624]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 80019ae:	2180      	movs	r1, #128	; 0x80
 80019b0:	0249      	lsls	r1, r1, #9
 80019b2:	430a      	orrs	r2, r1
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	e00b      	b.n	80019d0 <HAL_RCC_OscConfig+0xdc>
 80019b8:	4b99      	ldr	r3, [pc, #612]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	4b98      	ldr	r3, [pc, #608]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 80019be:	4999      	ldr	r1, [pc, #612]	; (8001c24 <HAL_RCC_OscConfig+0x330>)
 80019c0:	400a      	ands	r2, r1
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	4b96      	ldr	r3, [pc, #600]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4b95      	ldr	r3, [pc, #596]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 80019ca:	4997      	ldr	r1, [pc, #604]	; (8001c28 <HAL_RCC_OscConfig+0x334>)
 80019cc:	400a      	ands	r2, r1
 80019ce:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d014      	beq.n	8001a02 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d8:	f7ff fa4a 	bl	8000e70 <HAL_GetTick>
 80019dc:	0003      	movs	r3, r0
 80019de:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019e0:	e008      	b.n	80019f4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019e2:	f7ff fa45 	bl	8000e70 <HAL_GetTick>
 80019e6:	0002      	movs	r2, r0
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	2b64      	cmp	r3, #100	; 0x64
 80019ee:	d901      	bls.n	80019f4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80019f0:	2303      	movs	r3, #3
 80019f2:	e28a      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f4:	4b8a      	ldr	r3, [pc, #552]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	029b      	lsls	r3, r3, #10
 80019fc:	4013      	ands	r3, r2
 80019fe:	d0f0      	beq.n	80019e2 <HAL_RCC_OscConfig+0xee>
 8001a00:	e015      	b.n	8001a2e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a02:	f7ff fa35 	bl	8000e70 <HAL_GetTick>
 8001a06:	0003      	movs	r3, r0
 8001a08:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a0a:	e008      	b.n	8001a1e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a0c:	f7ff fa30 	bl	8000e70 <HAL_GetTick>
 8001a10:	0002      	movs	r2, r0
 8001a12:	69bb      	ldr	r3, [r7, #24]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b64      	cmp	r3, #100	; 0x64
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e275      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a1e:	4b80      	ldr	r3, [pc, #512]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	2380      	movs	r3, #128	; 0x80
 8001a24:	029b      	lsls	r3, r3, #10
 8001a26:	4013      	ands	r3, r2
 8001a28:	d1f0      	bne.n	8001a0c <HAL_RCC_OscConfig+0x118>
 8001a2a:	e000      	b.n	8001a2e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a2c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2202      	movs	r2, #2
 8001a34:	4013      	ands	r3, r2
 8001a36:	d100      	bne.n	8001a3a <HAL_RCC_OscConfig+0x146>
 8001a38:	e069      	b.n	8001b0e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001a3a:	4b79      	ldr	r3, [pc, #484]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	220c      	movs	r2, #12
 8001a40:	4013      	ands	r3, r2
 8001a42:	d00b      	beq.n	8001a5c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001a44:	4b76      	ldr	r3, [pc, #472]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	220c      	movs	r2, #12
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	2b08      	cmp	r3, #8
 8001a4e:	d11c      	bne.n	8001a8a <HAL_RCC_OscConfig+0x196>
 8001a50:	4b73      	ldr	r3, [pc, #460]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	2380      	movs	r3, #128	; 0x80
 8001a56:	025b      	lsls	r3, r3, #9
 8001a58:	4013      	ands	r3, r2
 8001a5a:	d116      	bne.n	8001a8a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a5c:	4b70      	ldr	r3, [pc, #448]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2202      	movs	r2, #2
 8001a62:	4013      	ands	r3, r2
 8001a64:	d005      	beq.n	8001a72 <HAL_RCC_OscConfig+0x17e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d001      	beq.n	8001a72 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e24b      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a72:	4b6b      	ldr	r3, [pc, #428]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	22f8      	movs	r2, #248	; 0xf8
 8001a78:	4393      	bics	r3, r2
 8001a7a:	0019      	movs	r1, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	691b      	ldr	r3, [r3, #16]
 8001a80:	00da      	lsls	r2, r3, #3
 8001a82:	4b67      	ldr	r3, [pc, #412]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001a84:	430a      	orrs	r2, r1
 8001a86:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a88:	e041      	b.n	8001b0e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d024      	beq.n	8001adc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a92:	4b63      	ldr	r3, [pc, #396]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	4b62      	ldr	r3, [pc, #392]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001a98:	2101      	movs	r1, #1
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9e:	f7ff f9e7 	bl	8000e70 <HAL_GetTick>
 8001aa2:	0003      	movs	r3, r0
 8001aa4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001aa8:	f7ff f9e2 	bl	8000e70 <HAL_GetTick>
 8001aac:	0002      	movs	r2, r0
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e227      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aba:	4b59      	ldr	r3, [pc, #356]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2202      	movs	r2, #2
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	d0f1      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac4:	4b56      	ldr	r3, [pc, #344]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	22f8      	movs	r2, #248	; 0xf8
 8001aca:	4393      	bics	r3, r2
 8001acc:	0019      	movs	r1, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	691b      	ldr	r3, [r3, #16]
 8001ad2:	00da      	lsls	r2, r3, #3
 8001ad4:	4b52      	ldr	r3, [pc, #328]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	e018      	b.n	8001b0e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001adc:	4b50      	ldr	r3, [pc, #320]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	4b4f      	ldr	r3, [pc, #316]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	438a      	bics	r2, r1
 8001ae6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae8:	f7ff f9c2 	bl	8000e70 <HAL_GetTick>
 8001aec:	0003      	movs	r3, r0
 8001aee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001af0:	e008      	b.n	8001b04 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001af2:	f7ff f9bd 	bl	8000e70 <HAL_GetTick>
 8001af6:	0002      	movs	r2, r0
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e202      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b04:	4b46      	ldr	r3, [pc, #280]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2202      	movs	r2, #2
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	d1f1      	bne.n	8001af2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2208      	movs	r2, #8
 8001b14:	4013      	ands	r3, r2
 8001b16:	d036      	beq.n	8001b86 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	69db      	ldr	r3, [r3, #28]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d019      	beq.n	8001b54 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b20:	4b3f      	ldr	r3, [pc, #252]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001b22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b24:	4b3e      	ldr	r3, [pc, #248]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001b26:	2101      	movs	r1, #1
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b2c:	f7ff f9a0 	bl	8000e70 <HAL_GetTick>
 8001b30:	0003      	movs	r3, r0
 8001b32:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b36:	f7ff f99b 	bl	8000e70 <HAL_GetTick>
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e1e0      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b48:	4b35      	ldr	r3, [pc, #212]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d0f1      	beq.n	8001b36 <HAL_RCC_OscConfig+0x242>
 8001b52:	e018      	b.n	8001b86 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b54:	4b32      	ldr	r3, [pc, #200]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001b56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b58:	4b31      	ldr	r3, [pc, #196]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	438a      	bics	r2, r1
 8001b5e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b60:	f7ff f986 	bl	8000e70 <HAL_GetTick>
 8001b64:	0003      	movs	r3, r0
 8001b66:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b68:	e008      	b.n	8001b7c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b6a:	f7ff f981 	bl	8000e70 <HAL_GetTick>
 8001b6e:	0002      	movs	r2, r0
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d901      	bls.n	8001b7c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e1c6      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b7c:	4b28      	ldr	r3, [pc, #160]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b80:	2202      	movs	r2, #2
 8001b82:	4013      	ands	r3, r2
 8001b84:	d1f1      	bne.n	8001b6a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d100      	bne.n	8001b92 <HAL_RCC_OscConfig+0x29e>
 8001b90:	e0b4      	b.n	8001cfc <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b92:	201f      	movs	r0, #31
 8001b94:	183b      	adds	r3, r7, r0
 8001b96:	2200      	movs	r2, #0
 8001b98:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b9a:	4b21      	ldr	r3, [pc, #132]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001b9c:	69da      	ldr	r2, [r3, #28]
 8001b9e:	2380      	movs	r3, #128	; 0x80
 8001ba0:	055b      	lsls	r3, r3, #21
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d110      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	4b1e      	ldr	r3, [pc, #120]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001ba8:	69da      	ldr	r2, [r3, #28]
 8001baa:	4b1d      	ldr	r3, [pc, #116]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001bac:	2180      	movs	r1, #128	; 0x80
 8001bae:	0549      	lsls	r1, r1, #21
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	61da      	str	r2, [r3, #28]
 8001bb4:	4b1a      	ldr	r3, [pc, #104]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001bb6:	69da      	ldr	r2, [r3, #28]
 8001bb8:	2380      	movs	r3, #128	; 0x80
 8001bba:	055b      	lsls	r3, r3, #21
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001bc2:	183b      	adds	r3, r7, r0
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc8:	4b18      	ldr	r3, [pc, #96]	; (8001c2c <HAL_RCC_OscConfig+0x338>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	2380      	movs	r3, #128	; 0x80
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d11a      	bne.n	8001c0a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bd4:	4b15      	ldr	r3, [pc, #84]	; (8001c2c <HAL_RCC_OscConfig+0x338>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <HAL_RCC_OscConfig+0x338>)
 8001bda:	2180      	movs	r1, #128	; 0x80
 8001bdc:	0049      	lsls	r1, r1, #1
 8001bde:	430a      	orrs	r2, r1
 8001be0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001be2:	f7ff f945 	bl	8000e70 <HAL_GetTick>
 8001be6:	0003      	movs	r3, r0
 8001be8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bec:	f7ff f940 	bl	8000e70 <HAL_GetTick>
 8001bf0:	0002      	movs	r2, r0
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b64      	cmp	r3, #100	; 0x64
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e185      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	; (8001c2c <HAL_RCC_OscConfig+0x338>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	2380      	movs	r3, #128	; 0x80
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	4013      	ands	r3, r2
 8001c08:	d0f0      	beq.n	8001bec <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d10e      	bne.n	8001c30 <HAL_RCC_OscConfig+0x33c>
 8001c12:	4b03      	ldr	r3, [pc, #12]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001c14:	6a1a      	ldr	r2, [r3, #32]
 8001c16:	4b02      	ldr	r3, [pc, #8]	; (8001c20 <HAL_RCC_OscConfig+0x32c>)
 8001c18:	2101      	movs	r1, #1
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	621a      	str	r2, [r3, #32]
 8001c1e:	e035      	b.n	8001c8c <HAL_RCC_OscConfig+0x398>
 8001c20:	40021000 	.word	0x40021000
 8001c24:	fffeffff 	.word	0xfffeffff
 8001c28:	fffbffff 	.word	0xfffbffff
 8001c2c:	40007000 	.word	0x40007000
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d10c      	bne.n	8001c52 <HAL_RCC_OscConfig+0x35e>
 8001c38:	4bb6      	ldr	r3, [pc, #728]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c3a:	6a1a      	ldr	r2, [r3, #32]
 8001c3c:	4bb5      	ldr	r3, [pc, #724]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c3e:	2101      	movs	r1, #1
 8001c40:	438a      	bics	r2, r1
 8001c42:	621a      	str	r2, [r3, #32]
 8001c44:	4bb3      	ldr	r3, [pc, #716]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c46:	6a1a      	ldr	r2, [r3, #32]
 8001c48:	4bb2      	ldr	r3, [pc, #712]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c4a:	2104      	movs	r1, #4
 8001c4c:	438a      	bics	r2, r1
 8001c4e:	621a      	str	r2, [r3, #32]
 8001c50:	e01c      	b.n	8001c8c <HAL_RCC_OscConfig+0x398>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	2b05      	cmp	r3, #5
 8001c58:	d10c      	bne.n	8001c74 <HAL_RCC_OscConfig+0x380>
 8001c5a:	4bae      	ldr	r3, [pc, #696]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c5c:	6a1a      	ldr	r2, [r3, #32]
 8001c5e:	4bad      	ldr	r3, [pc, #692]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c60:	2104      	movs	r1, #4
 8001c62:	430a      	orrs	r2, r1
 8001c64:	621a      	str	r2, [r3, #32]
 8001c66:	4bab      	ldr	r3, [pc, #684]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c68:	6a1a      	ldr	r2, [r3, #32]
 8001c6a:	4baa      	ldr	r3, [pc, #680]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c6c:	2101      	movs	r1, #1
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	621a      	str	r2, [r3, #32]
 8001c72:	e00b      	b.n	8001c8c <HAL_RCC_OscConfig+0x398>
 8001c74:	4ba7      	ldr	r3, [pc, #668]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c76:	6a1a      	ldr	r2, [r3, #32]
 8001c78:	4ba6      	ldr	r3, [pc, #664]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	438a      	bics	r2, r1
 8001c7e:	621a      	str	r2, [r3, #32]
 8001c80:	4ba4      	ldr	r3, [pc, #656]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c82:	6a1a      	ldr	r2, [r3, #32]
 8001c84:	4ba3      	ldr	r3, [pc, #652]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001c86:	2104      	movs	r1, #4
 8001c88:	438a      	bics	r2, r1
 8001c8a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d014      	beq.n	8001cbe <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c94:	f7ff f8ec 	bl	8000e70 <HAL_GetTick>
 8001c98:	0003      	movs	r3, r0
 8001c9a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c9c:	e009      	b.n	8001cb2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c9e:	f7ff f8e7 	bl	8000e70 <HAL_GetTick>
 8001ca2:	0002      	movs	r2, r0
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	4a9b      	ldr	r2, [pc, #620]	; (8001f18 <HAL_RCC_OscConfig+0x624>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e12b      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cb2:	4b98      	ldr	r3, [pc, #608]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001cb4:	6a1b      	ldr	r3, [r3, #32]
 8001cb6:	2202      	movs	r2, #2
 8001cb8:	4013      	ands	r3, r2
 8001cba:	d0f0      	beq.n	8001c9e <HAL_RCC_OscConfig+0x3aa>
 8001cbc:	e013      	b.n	8001ce6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cbe:	f7ff f8d7 	bl	8000e70 <HAL_GetTick>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cc6:	e009      	b.n	8001cdc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cc8:	f7ff f8d2 	bl	8000e70 <HAL_GetTick>
 8001ccc:	0002      	movs	r2, r0
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	4a91      	ldr	r2, [pc, #580]	; (8001f18 <HAL_RCC_OscConfig+0x624>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e116      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cdc:	4b8d      	ldr	r3, [pc, #564]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001cde:	6a1b      	ldr	r3, [r3, #32]
 8001ce0:	2202      	movs	r2, #2
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d1f0      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ce6:	231f      	movs	r3, #31
 8001ce8:	18fb      	adds	r3, r7, r3
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d105      	bne.n	8001cfc <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cf0:	4b88      	ldr	r3, [pc, #544]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001cf2:	69da      	ldr	r2, [r3, #28]
 8001cf4:	4b87      	ldr	r3, [pc, #540]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001cf6:	4989      	ldr	r1, [pc, #548]	; (8001f1c <HAL_RCC_OscConfig+0x628>)
 8001cf8:	400a      	ands	r2, r1
 8001cfa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2210      	movs	r2, #16
 8001d02:	4013      	ands	r3, r2
 8001d04:	d063      	beq.n	8001dce <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	695b      	ldr	r3, [r3, #20]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d12a      	bne.n	8001d64 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001d0e:	4b81      	ldr	r3, [pc, #516]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d12:	4b80      	ldr	r3, [pc, #512]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d14:	2104      	movs	r1, #4
 8001d16:	430a      	orrs	r2, r1
 8001d18:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001d1a:	4b7e      	ldr	r3, [pc, #504]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d1e:	4b7d      	ldr	r3, [pc, #500]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d20:	2101      	movs	r1, #1
 8001d22:	430a      	orrs	r2, r1
 8001d24:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d26:	f7ff f8a3 	bl	8000e70 <HAL_GetTick>
 8001d2a:	0003      	movs	r3, r0
 8001d2c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001d30:	f7ff f89e 	bl	8000e70 <HAL_GetTick>
 8001d34:	0002      	movs	r2, r0
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e0e3      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001d42:	4b74      	ldr	r3, [pc, #464]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d46:	2202      	movs	r2, #2
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d0f1      	beq.n	8001d30 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001d4c:	4b71      	ldr	r3, [pc, #452]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d50:	22f8      	movs	r2, #248	; 0xf8
 8001d52:	4393      	bics	r3, r2
 8001d54:	0019      	movs	r1, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	00da      	lsls	r2, r3, #3
 8001d5c:	4b6d      	ldr	r3, [pc, #436]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	635a      	str	r2, [r3, #52]	; 0x34
 8001d62:	e034      	b.n	8001dce <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	3305      	adds	r3, #5
 8001d6a:	d111      	bne.n	8001d90 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001d6c:	4b69      	ldr	r3, [pc, #420]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d70:	4b68      	ldr	r3, [pc, #416]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d72:	2104      	movs	r1, #4
 8001d74:	438a      	bics	r2, r1
 8001d76:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001d78:	4b66      	ldr	r3, [pc, #408]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d7c:	22f8      	movs	r2, #248	; 0xf8
 8001d7e:	4393      	bics	r3, r2
 8001d80:	0019      	movs	r1, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	00da      	lsls	r2, r3, #3
 8001d88:	4b62      	ldr	r3, [pc, #392]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	635a      	str	r2, [r3, #52]	; 0x34
 8001d8e:	e01e      	b.n	8001dce <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001d90:	4b60      	ldr	r3, [pc, #384]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d94:	4b5f      	ldr	r3, [pc, #380]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d96:	2104      	movs	r1, #4
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001d9c:	4b5d      	ldr	r3, [pc, #372]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001d9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001da0:	4b5c      	ldr	r3, [pc, #368]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001da2:	2101      	movs	r1, #1
 8001da4:	438a      	bics	r2, r1
 8001da6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da8:	f7ff f862 	bl	8000e70 <HAL_GetTick>
 8001dac:	0003      	movs	r3, r0
 8001dae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001db2:	f7ff f85d 	bl	8000e70 <HAL_GetTick>
 8001db6:	0002      	movs	r2, r0
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e0a2      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001dc4:	4b53      	ldr	r3, [pc, #332]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dc8:	2202      	movs	r2, #2
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d1f1      	bne.n	8001db2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a1b      	ldr	r3, [r3, #32]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d100      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x4e4>
 8001dd6:	e097      	b.n	8001f08 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dd8:	4b4e      	ldr	r3, [pc, #312]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	220c      	movs	r2, #12
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b08      	cmp	r3, #8
 8001de2:	d100      	bne.n	8001de6 <HAL_RCC_OscConfig+0x4f2>
 8001de4:	e06b      	b.n	8001ebe <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a1b      	ldr	r3, [r3, #32]
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d14c      	bne.n	8001e88 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dee:	4b49      	ldr	r3, [pc, #292]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	4b48      	ldr	r3, [pc, #288]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001df4:	494a      	ldr	r1, [pc, #296]	; (8001f20 <HAL_RCC_OscConfig+0x62c>)
 8001df6:	400a      	ands	r2, r1
 8001df8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfa:	f7ff f839 	bl	8000e70 <HAL_GetTick>
 8001dfe:	0003      	movs	r3, r0
 8001e00:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e04:	f7ff f834 	bl	8000e70 <HAL_GetTick>
 8001e08:	0002      	movs	r2, r0
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e079      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e16:	4b3f      	ldr	r3, [pc, #252]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	2380      	movs	r3, #128	; 0x80
 8001e1c:	049b      	lsls	r3, r3, #18
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e22:	4b3c      	ldr	r3, [pc, #240]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e26:	220f      	movs	r2, #15
 8001e28:	4393      	bics	r3, r2
 8001e2a:	0019      	movs	r1, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e30:	4b38      	ldr	r3, [pc, #224]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001e32:	430a      	orrs	r2, r1
 8001e34:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e36:	4b37      	ldr	r3, [pc, #220]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	4a3a      	ldr	r2, [pc, #232]	; (8001f24 <HAL_RCC_OscConfig+0x630>)
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	0019      	movs	r1, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	431a      	orrs	r2, r3
 8001e4a:	4b32      	ldr	r3, [pc, #200]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e50:	4b30      	ldr	r3, [pc, #192]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	4b2f      	ldr	r3, [pc, #188]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001e56:	2180      	movs	r1, #128	; 0x80
 8001e58:	0449      	lsls	r1, r1, #17
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e5e:	f7ff f807 	bl	8000e70 <HAL_GetTick>
 8001e62:	0003      	movs	r3, r0
 8001e64:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e66:	e008      	b.n	8001e7a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e68:	f7ff f802 	bl	8000e70 <HAL_GetTick>
 8001e6c:	0002      	movs	r2, r0
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e047      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e7a:	4b26      	ldr	r3, [pc, #152]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	2380      	movs	r3, #128	; 0x80
 8001e80:	049b      	lsls	r3, r3, #18
 8001e82:	4013      	ands	r3, r2
 8001e84:	d0f0      	beq.n	8001e68 <HAL_RCC_OscConfig+0x574>
 8001e86:	e03f      	b.n	8001f08 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e88:	4b22      	ldr	r3, [pc, #136]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	4b21      	ldr	r3, [pc, #132]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001e8e:	4924      	ldr	r1, [pc, #144]	; (8001f20 <HAL_RCC_OscConfig+0x62c>)
 8001e90:	400a      	ands	r2, r1
 8001e92:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e94:	f7fe ffec 	bl	8000e70 <HAL_GetTick>
 8001e98:	0003      	movs	r3, r0
 8001e9a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e9e:	f7fe ffe7 	bl	8000e70 <HAL_GetTick>
 8001ea2:	0002      	movs	r2, r0
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e02c      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eb0:	4b18      	ldr	r3, [pc, #96]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	2380      	movs	r3, #128	; 0x80
 8001eb6:	049b      	lsls	r3, r3, #18
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d1f0      	bne.n	8001e9e <HAL_RCC_OscConfig+0x5aa>
 8001ebc:	e024      	b.n	8001f08 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a1b      	ldr	r3, [r3, #32]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d101      	bne.n	8001eca <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e01f      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001eca:	4b12      	ldr	r3, [pc, #72]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001ed0:	4b10      	ldr	r3, [pc, #64]	; (8001f14 <HAL_RCC_OscConfig+0x620>)
 8001ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed6:	697a      	ldr	r2, [r7, #20]
 8001ed8:	2380      	movs	r3, #128	; 0x80
 8001eda:	025b      	lsls	r3, r3, #9
 8001edc:	401a      	ands	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d10e      	bne.n	8001f04 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	220f      	movs	r2, #15
 8001eea:	401a      	ands	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d107      	bne.n	8001f04 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001ef4:	697a      	ldr	r2, [r7, #20]
 8001ef6:	23f0      	movs	r3, #240	; 0xf0
 8001ef8:	039b      	lsls	r3, r3, #14
 8001efa:	401a      	ands	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d001      	beq.n	8001f08 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e000      	b.n	8001f0a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	0018      	movs	r0, r3
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	b008      	add	sp, #32
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	46c0      	nop			; (mov r8, r8)
 8001f14:	40021000 	.word	0x40021000
 8001f18:	00001388 	.word	0x00001388
 8001f1c:	efffffff 	.word	0xefffffff
 8001f20:	feffffff 	.word	0xfeffffff
 8001f24:	ffc2ffff 	.word	0xffc2ffff

08001f28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e0b3      	b.n	80020a4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f3c:	4b5b      	ldr	r3, [pc, #364]	; (80020ac <HAL_RCC_ClockConfig+0x184>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2201      	movs	r2, #1
 8001f42:	4013      	ands	r3, r2
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d911      	bls.n	8001f6e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f4a:	4b58      	ldr	r3, [pc, #352]	; (80020ac <HAL_RCC_ClockConfig+0x184>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	4393      	bics	r3, r2
 8001f52:	0019      	movs	r1, r3
 8001f54:	4b55      	ldr	r3, [pc, #340]	; (80020ac <HAL_RCC_ClockConfig+0x184>)
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f5c:	4b53      	ldr	r3, [pc, #332]	; (80020ac <HAL_RCC_ClockConfig+0x184>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2201      	movs	r2, #1
 8001f62:	4013      	ands	r3, r2
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d001      	beq.n	8001f6e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e09a      	b.n	80020a4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2202      	movs	r2, #2
 8001f74:	4013      	ands	r3, r2
 8001f76:	d015      	beq.n	8001fa4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2204      	movs	r2, #4
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d006      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001f82:	4b4b      	ldr	r3, [pc, #300]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	4b4a      	ldr	r3, [pc, #296]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8001f88:	21e0      	movs	r1, #224	; 0xe0
 8001f8a:	00c9      	lsls	r1, r1, #3
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f90:	4b47      	ldr	r3, [pc, #284]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	22f0      	movs	r2, #240	; 0xf0
 8001f96:	4393      	bics	r3, r2
 8001f98:	0019      	movs	r1, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689a      	ldr	r2, [r3, #8]
 8001f9e:	4b44      	ldr	r3, [pc, #272]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	4013      	ands	r3, r2
 8001fac:	d040      	beq.n	8002030 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d107      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb6:	4b3e      	ldr	r3, [pc, #248]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	2380      	movs	r3, #128	; 0x80
 8001fbc:	029b      	lsls	r3, r3, #10
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	d114      	bne.n	8001fec <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e06e      	b.n	80020a4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d107      	bne.n	8001fde <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fce:	4b38      	ldr	r3, [pc, #224]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	2380      	movs	r3, #128	; 0x80
 8001fd4:	049b      	lsls	r3, r3, #18
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	d108      	bne.n	8001fec <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e062      	b.n	80020a4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fde:	4b34      	ldr	r3, [pc, #208]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2202      	movs	r2, #2
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	d101      	bne.n	8001fec <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e05b      	b.n	80020a4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fec:	4b30      	ldr	r3, [pc, #192]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	2203      	movs	r2, #3
 8001ff2:	4393      	bics	r3, r2
 8001ff4:	0019      	movs	r1, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	4b2d      	ldr	r3, [pc, #180]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002000:	f7fe ff36 	bl	8000e70 <HAL_GetTick>
 8002004:	0003      	movs	r3, r0
 8002006:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002008:	e009      	b.n	800201e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800200a:	f7fe ff31 	bl	8000e70 <HAL_GetTick>
 800200e:	0002      	movs	r2, r0
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	4a27      	ldr	r2, [pc, #156]	; (80020b4 <HAL_RCC_ClockConfig+0x18c>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d901      	bls.n	800201e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e042      	b.n	80020a4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800201e:	4b24      	ldr	r3, [pc, #144]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	220c      	movs	r2, #12
 8002024:	401a      	ands	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	429a      	cmp	r2, r3
 800202e:	d1ec      	bne.n	800200a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002030:	4b1e      	ldr	r3, [pc, #120]	; (80020ac <HAL_RCC_ClockConfig+0x184>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2201      	movs	r2, #1
 8002036:	4013      	ands	r3, r2
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	429a      	cmp	r2, r3
 800203c:	d211      	bcs.n	8002062 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203e:	4b1b      	ldr	r3, [pc, #108]	; (80020ac <HAL_RCC_ClockConfig+0x184>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2201      	movs	r2, #1
 8002044:	4393      	bics	r3, r2
 8002046:	0019      	movs	r1, r3
 8002048:	4b18      	ldr	r3, [pc, #96]	; (80020ac <HAL_RCC_ClockConfig+0x184>)
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002050:	4b16      	ldr	r3, [pc, #88]	; (80020ac <HAL_RCC_ClockConfig+0x184>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2201      	movs	r2, #1
 8002056:	4013      	ands	r3, r2
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	429a      	cmp	r2, r3
 800205c:	d001      	beq.n	8002062 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e020      	b.n	80020a4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2204      	movs	r2, #4
 8002068:	4013      	ands	r3, r2
 800206a:	d009      	beq.n	8002080 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800206c:	4b10      	ldr	r3, [pc, #64]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	4a11      	ldr	r2, [pc, #68]	; (80020b8 <HAL_RCC_ClockConfig+0x190>)
 8002072:	4013      	ands	r3, r2
 8002074:	0019      	movs	r1, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68da      	ldr	r2, [r3, #12]
 800207a:	4b0d      	ldr	r3, [pc, #52]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 800207c:	430a      	orrs	r2, r1
 800207e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002080:	f000 f820 	bl	80020c4 <HAL_RCC_GetSysClockFreq>
 8002084:	0001      	movs	r1, r0
 8002086:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <HAL_RCC_ClockConfig+0x188>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	091b      	lsrs	r3, r3, #4
 800208c:	220f      	movs	r2, #15
 800208e:	4013      	ands	r3, r2
 8002090:	4a0a      	ldr	r2, [pc, #40]	; (80020bc <HAL_RCC_ClockConfig+0x194>)
 8002092:	5cd3      	ldrb	r3, [r2, r3]
 8002094:	000a      	movs	r2, r1
 8002096:	40da      	lsrs	r2, r3
 8002098:	4b09      	ldr	r3, [pc, #36]	; (80020c0 <HAL_RCC_ClockConfig+0x198>)
 800209a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800209c:	2000      	movs	r0, #0
 800209e:	f7fe fea1 	bl	8000de4 <HAL_InitTick>
  
  return HAL_OK;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	0018      	movs	r0, r3
 80020a6:	46bd      	mov	sp, r7
 80020a8:	b004      	add	sp, #16
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40022000 	.word	0x40022000
 80020b0:	40021000 	.word	0x40021000
 80020b4:	00001388 	.word	0x00001388
 80020b8:	fffff8ff 	.word	0xfffff8ff
 80020bc:	08003c7c 	.word	0x08003c7c
 80020c0:	20000000 	.word	0x20000000

080020c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020c4:	b590      	push	{r4, r7, lr}
 80020c6:	b08f      	sub	sp, #60	; 0x3c
 80020c8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80020ca:	2314      	movs	r3, #20
 80020cc:	18fb      	adds	r3, r7, r3
 80020ce:	4a2b      	ldr	r2, [pc, #172]	; (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 80020d0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80020d2:	c313      	stmia	r3!, {r0, r1, r4}
 80020d4:	6812      	ldr	r2, [r2, #0]
 80020d6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80020d8:	1d3b      	adds	r3, r7, #4
 80020da:	4a29      	ldr	r2, [pc, #164]	; (8002180 <HAL_RCC_GetSysClockFreq+0xbc>)
 80020dc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80020de:	c313      	stmia	r3!, {r0, r1, r4}
 80020e0:	6812      	ldr	r2, [r2, #0]
 80020e2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020e8:	2300      	movs	r3, #0
 80020ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80020ec:	2300      	movs	r3, #0
 80020ee:	637b      	str	r3, [r7, #52]	; 0x34
 80020f0:	2300      	movs	r3, #0
 80020f2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80020f4:	2300      	movs	r3, #0
 80020f6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80020f8:	4b22      	ldr	r3, [pc, #136]	; (8002184 <HAL_RCC_GetSysClockFreq+0xc0>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002100:	220c      	movs	r2, #12
 8002102:	4013      	ands	r3, r2
 8002104:	2b04      	cmp	r3, #4
 8002106:	d002      	beq.n	800210e <HAL_RCC_GetSysClockFreq+0x4a>
 8002108:	2b08      	cmp	r3, #8
 800210a:	d003      	beq.n	8002114 <HAL_RCC_GetSysClockFreq+0x50>
 800210c:	e02d      	b.n	800216a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800210e:	4b1e      	ldr	r3, [pc, #120]	; (8002188 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002110:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002112:	e02d      	b.n	8002170 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002116:	0c9b      	lsrs	r3, r3, #18
 8002118:	220f      	movs	r2, #15
 800211a:	4013      	ands	r3, r2
 800211c:	2214      	movs	r2, #20
 800211e:	18ba      	adds	r2, r7, r2
 8002120:	5cd3      	ldrb	r3, [r2, r3]
 8002122:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002124:	4b17      	ldr	r3, [pc, #92]	; (8002184 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002128:	220f      	movs	r2, #15
 800212a:	4013      	ands	r3, r2
 800212c:	1d3a      	adds	r2, r7, #4
 800212e:	5cd3      	ldrb	r3, [r2, r3]
 8002130:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002132:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002134:	2380      	movs	r3, #128	; 0x80
 8002136:	025b      	lsls	r3, r3, #9
 8002138:	4013      	ands	r3, r2
 800213a:	d009      	beq.n	8002150 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800213c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800213e:	4812      	ldr	r0, [pc, #72]	; (8002188 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002140:	f7fd ffec 	bl	800011c <__udivsi3>
 8002144:	0003      	movs	r3, r0
 8002146:	001a      	movs	r2, r3
 8002148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214a:	4353      	muls	r3, r2
 800214c:	637b      	str	r3, [r7, #52]	; 0x34
 800214e:	e009      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002150:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002152:	000a      	movs	r2, r1
 8002154:	0152      	lsls	r2, r2, #5
 8002156:	1a52      	subs	r2, r2, r1
 8002158:	0193      	lsls	r3, r2, #6
 800215a:	1a9b      	subs	r3, r3, r2
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	185b      	adds	r3, r3, r1
 8002160:	021b      	lsls	r3, r3, #8
 8002162:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002164:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002166:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002168:	e002      	b.n	8002170 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800216a:	4b07      	ldr	r3, [pc, #28]	; (8002188 <HAL_RCC_GetSysClockFreq+0xc4>)
 800216c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800216e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002172:	0018      	movs	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	b00f      	add	sp, #60	; 0x3c
 8002178:	bd90      	pop	{r4, r7, pc}
 800217a:	46c0      	nop			; (mov r8, r8)
 800217c:	08003c1c 	.word	0x08003c1c
 8002180:	08003c2c 	.word	0x08003c2c
 8002184:	40021000 	.word	0x40021000
 8002188:	007a1200 	.word	0x007a1200

0800218c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002190:	4b02      	ldr	r3, [pc, #8]	; (800219c <HAL_RCC_GetHCLKFreq+0x10>)
 8002192:	681b      	ldr	r3, [r3, #0]
}
 8002194:	0018      	movs	r0, r3
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	20000000 	.word	0x20000000

080021a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80021a4:	f7ff fff2 	bl	800218c <HAL_RCC_GetHCLKFreq>
 80021a8:	0001      	movs	r1, r0
 80021aa:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	0a1b      	lsrs	r3, r3, #8
 80021b0:	2207      	movs	r2, #7
 80021b2:	4013      	ands	r3, r2
 80021b4:	4a04      	ldr	r2, [pc, #16]	; (80021c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80021b6:	5cd3      	ldrb	r3, [r2, r3]
 80021b8:	40d9      	lsrs	r1, r3
 80021ba:	000b      	movs	r3, r1
}    
 80021bc:	0018      	movs	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	46c0      	nop			; (mov r8, r8)
 80021c4:	40021000 	.word	0x40021000
 80021c8:	08003c8c 	.word	0x08003c8c

080021cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021d4:	2300      	movs	r3, #0
 80021d6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80021d8:	2300      	movs	r3, #0
 80021da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	025b      	lsls	r3, r3, #9
 80021e4:	4013      	ands	r3, r2
 80021e6:	d100      	bne.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80021e8:	e08e      	b.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80021ea:	2017      	movs	r0, #23
 80021ec:	183b      	adds	r3, r7, r0
 80021ee:	2200      	movs	r2, #0
 80021f0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021f2:	4b5f      	ldr	r3, [pc, #380]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80021f4:	69da      	ldr	r2, [r3, #28]
 80021f6:	2380      	movs	r3, #128	; 0x80
 80021f8:	055b      	lsls	r3, r3, #21
 80021fa:	4013      	ands	r3, r2
 80021fc:	d110      	bne.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80021fe:	4b5c      	ldr	r3, [pc, #368]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002200:	69da      	ldr	r2, [r3, #28]
 8002202:	4b5b      	ldr	r3, [pc, #364]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002204:	2180      	movs	r1, #128	; 0x80
 8002206:	0549      	lsls	r1, r1, #21
 8002208:	430a      	orrs	r2, r1
 800220a:	61da      	str	r2, [r3, #28]
 800220c:	4b58      	ldr	r3, [pc, #352]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800220e:	69da      	ldr	r2, [r3, #28]
 8002210:	2380      	movs	r3, #128	; 0x80
 8002212:	055b      	lsls	r3, r3, #21
 8002214:	4013      	ands	r3, r2
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800221a:	183b      	adds	r3, r7, r0
 800221c:	2201      	movs	r2, #1
 800221e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002220:	4b54      	ldr	r3, [pc, #336]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	2380      	movs	r3, #128	; 0x80
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	4013      	ands	r3, r2
 800222a:	d11a      	bne.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800222c:	4b51      	ldr	r3, [pc, #324]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4b50      	ldr	r3, [pc, #320]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002232:	2180      	movs	r1, #128	; 0x80
 8002234:	0049      	lsls	r1, r1, #1
 8002236:	430a      	orrs	r2, r1
 8002238:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800223a:	f7fe fe19 	bl	8000e70 <HAL_GetTick>
 800223e:	0003      	movs	r3, r0
 8002240:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002242:	e008      	b.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002244:	f7fe fe14 	bl	8000e70 <HAL_GetTick>
 8002248:	0002      	movs	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b64      	cmp	r3, #100	; 0x64
 8002250:	d901      	bls.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e087      	b.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002256:	4b47      	ldr	r3, [pc, #284]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	4013      	ands	r3, r2
 8002260:	d0f0      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002262:	4b43      	ldr	r3, [pc, #268]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002264:	6a1a      	ldr	r2, [r3, #32]
 8002266:	23c0      	movs	r3, #192	; 0xc0
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4013      	ands	r3, r2
 800226c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d034      	beq.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	23c0      	movs	r3, #192	; 0xc0
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4013      	ands	r3, r2
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	429a      	cmp	r2, r3
 8002282:	d02c      	beq.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002284:	4b3a      	ldr	r3, [pc, #232]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	4a3b      	ldr	r2, [pc, #236]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800228a:	4013      	ands	r3, r2
 800228c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800228e:	4b38      	ldr	r3, [pc, #224]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002290:	6a1a      	ldr	r2, [r3, #32]
 8002292:	4b37      	ldr	r3, [pc, #220]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002294:	2180      	movs	r1, #128	; 0x80
 8002296:	0249      	lsls	r1, r1, #9
 8002298:	430a      	orrs	r2, r1
 800229a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800229c:	4b34      	ldr	r3, [pc, #208]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800229e:	6a1a      	ldr	r2, [r3, #32]
 80022a0:	4b33      	ldr	r3, [pc, #204]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022a2:	4936      	ldr	r1, [pc, #216]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80022a4:	400a      	ands	r2, r1
 80022a6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80022a8:	4b31      	ldr	r3, [pc, #196]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2201      	movs	r2, #1
 80022b2:	4013      	ands	r3, r2
 80022b4:	d013      	beq.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b6:	f7fe fddb 	bl	8000e70 <HAL_GetTick>
 80022ba:	0003      	movs	r3, r0
 80022bc:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022be:	e009      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022c0:	f7fe fdd6 	bl	8000e70 <HAL_GetTick>
 80022c4:	0002      	movs	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	4a2d      	ldr	r2, [pc, #180]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e048      	b.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022d4:	4b26      	ldr	r3, [pc, #152]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022d6:	6a1b      	ldr	r3, [r3, #32]
 80022d8:	2202      	movs	r2, #2
 80022da:	4013      	ands	r3, r2
 80022dc:	d0f0      	beq.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022de:	4b24      	ldr	r3, [pc, #144]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022e0:	6a1b      	ldr	r3, [r3, #32]
 80022e2:	4a25      	ldr	r2, [pc, #148]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022e4:	4013      	ands	r3, r2
 80022e6:	0019      	movs	r1, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	4b20      	ldr	r3, [pc, #128]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022ee:	430a      	orrs	r2, r1
 80022f0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022f2:	2317      	movs	r3, #23
 80022f4:	18fb      	adds	r3, r7, r3
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d105      	bne.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022fc:	4b1c      	ldr	r3, [pc, #112]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022fe:	69da      	ldr	r2, [r3, #28]
 8002300:	4b1b      	ldr	r3, [pc, #108]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002302:	4920      	ldr	r1, [pc, #128]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002304:	400a      	ands	r2, r1
 8002306:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2201      	movs	r2, #1
 800230e:	4013      	ands	r3, r2
 8002310:	d009      	beq.n	8002326 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002312:	4b17      	ldr	r3, [pc, #92]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	2203      	movs	r2, #3
 8002318:	4393      	bics	r3, r2
 800231a:	0019      	movs	r1, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	4b13      	ldr	r3, [pc, #76]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002322:	430a      	orrs	r2, r1
 8002324:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2220      	movs	r2, #32
 800232c:	4013      	ands	r3, r2
 800232e:	d009      	beq.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002330:	4b0f      	ldr	r3, [pc, #60]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002334:	2210      	movs	r2, #16
 8002336:	4393      	bics	r3, r2
 8002338:	0019      	movs	r1, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	68da      	ldr	r2, [r3, #12]
 800233e:	4b0c      	ldr	r3, [pc, #48]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002340:	430a      	orrs	r2, r1
 8002342:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	2380      	movs	r3, #128	; 0x80
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	4013      	ands	r3, r2
 800234e:	d009      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002350:	4b07      	ldr	r3, [pc, #28]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002354:	2240      	movs	r2, #64	; 0x40
 8002356:	4393      	bics	r3, r2
 8002358:	0019      	movs	r1, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691a      	ldr	r2, [r3, #16]
 800235e:	4b04      	ldr	r3, [pc, #16]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002360:	430a      	orrs	r2, r1
 8002362:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	0018      	movs	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	b006      	add	sp, #24
 800236c:	bd80      	pop	{r7, pc}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	40021000 	.word	0x40021000
 8002374:	40007000 	.word	0x40007000
 8002378:	fffffcff 	.word	0xfffffcff
 800237c:	fffeffff 	.word	0xfffeffff
 8002380:	00001388 	.word	0x00001388
 8002384:	efffffff 	.word	0xefffffff

08002388 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e044      	b.n	8002424 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d107      	bne.n	80023b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2274      	movs	r2, #116	; 0x74
 80023a6:	2100      	movs	r1, #0
 80023a8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	0018      	movs	r0, r3
 80023ae:	f7fe fbf1 	bl	8000b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2224      	movs	r2, #36	; 0x24
 80023b6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2101      	movs	r1, #1
 80023c4:	438a      	bics	r2, r1
 80023c6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	0018      	movs	r0, r3
 80023cc:	f000 fbce 	bl	8002b6c <UART_SetConfig>
 80023d0:	0003      	movs	r3, r0
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d101      	bne.n	80023da <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e024      	b.n	8002424 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	0018      	movs	r0, r3
 80023e6:	f000 fd01 	bl	8002dec <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	685a      	ldr	r2, [r3, #4]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	490d      	ldr	r1, [pc, #52]	; (800242c <HAL_UART_Init+0xa4>)
 80023f6:	400a      	ands	r2, r1
 80023f8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	212a      	movs	r1, #42	; 0x2a
 8002406:	438a      	bics	r2, r1
 8002408:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2101      	movs	r1, #1
 8002416:	430a      	orrs	r2, r1
 8002418:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	0018      	movs	r0, r3
 800241e:	f000 fd99 	bl	8002f54 <UART_CheckIdleState>
 8002422:	0003      	movs	r3, r0
}
 8002424:	0018      	movs	r0, r3
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}
 800242c:	ffffb7ff 	.word	0xffffb7ff

08002430 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08a      	sub	sp, #40	; 0x28
 8002434:	af02      	add	r7, sp, #8
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	603b      	str	r3, [r7, #0]
 800243c:	1dbb      	adds	r3, r7, #6
 800243e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002444:	2b20      	cmp	r3, #32
 8002446:	d000      	beq.n	800244a <HAL_UART_Transmit+0x1a>
 8002448:	e096      	b.n	8002578 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d003      	beq.n	8002458 <HAL_UART_Transmit+0x28>
 8002450:	1dbb      	adds	r3, r7, #6
 8002452:	881b      	ldrh	r3, [r3, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d101      	bne.n	800245c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e08e      	b.n	800257a <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	2380      	movs	r3, #128	; 0x80
 8002462:	015b      	lsls	r3, r3, #5
 8002464:	429a      	cmp	r2, r3
 8002466:	d109      	bne.n	800247c <HAL_UART_Transmit+0x4c>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	691b      	ldr	r3, [r3, #16]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d105      	bne.n	800247c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	2201      	movs	r2, #1
 8002474:	4013      	ands	r3, r2
 8002476:	d001      	beq.n	800247c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e07e      	b.n	800257a <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2274      	movs	r2, #116	; 0x74
 8002480:	5c9b      	ldrb	r3, [r3, r2]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d101      	bne.n	800248a <HAL_UART_Transmit+0x5a>
 8002486:	2302      	movs	r3, #2
 8002488:	e077      	b.n	800257a <HAL_UART_Transmit+0x14a>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2274      	movs	r2, #116	; 0x74
 800248e:	2101      	movs	r1, #1
 8002490:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2280      	movs	r2, #128	; 0x80
 8002496:	2100      	movs	r1, #0
 8002498:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2221      	movs	r2, #33	; 0x21
 800249e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024a0:	f7fe fce6 	bl	8000e70 <HAL_GetTick>
 80024a4:	0003      	movs	r3, r0
 80024a6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	1dba      	adds	r2, r7, #6
 80024ac:	2150      	movs	r1, #80	; 0x50
 80024ae:	8812      	ldrh	r2, [r2, #0]
 80024b0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	1dba      	adds	r2, r7, #6
 80024b6:	2152      	movs	r1, #82	; 0x52
 80024b8:	8812      	ldrh	r2, [r2, #0]
 80024ba:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	2380      	movs	r3, #128	; 0x80
 80024c2:	015b      	lsls	r3, r3, #5
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d108      	bne.n	80024da <HAL_UART_Transmit+0xaa>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d104      	bne.n	80024da <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	61bb      	str	r3, [r7, #24]
 80024d8:	e003      	b.n	80024e2 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024de:	2300      	movs	r3, #0
 80024e0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2274      	movs	r2, #116	; 0x74
 80024e6:	2100      	movs	r1, #0
 80024e8:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80024ea:	e02d      	b.n	8002548 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024ec:	697a      	ldr	r2, [r7, #20]
 80024ee:	68f8      	ldr	r0, [r7, #12]
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	9300      	str	r3, [sp, #0]
 80024f4:	0013      	movs	r3, r2
 80024f6:	2200      	movs	r2, #0
 80024f8:	2180      	movs	r1, #128	; 0x80
 80024fa:	f000 fd73 	bl	8002fe4 <UART_WaitOnFlagUntilTimeout>
 80024fe:	1e03      	subs	r3, r0, #0
 8002500:	d001      	beq.n	8002506 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e039      	b.n	800257a <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d10b      	bne.n	8002524 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	881a      	ldrh	r2, [r3, #0]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	05d2      	lsls	r2, r2, #23
 8002516:	0dd2      	lsrs	r2, r2, #23
 8002518:	b292      	uxth	r2, r2
 800251a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	3302      	adds	r3, #2
 8002520:	61bb      	str	r3, [r7, #24]
 8002522:	e008      	b.n	8002536 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	781a      	ldrb	r2, [r3, #0]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	b292      	uxth	r2, r2
 800252e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	3301      	adds	r3, #1
 8002534:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2252      	movs	r2, #82	; 0x52
 800253a:	5a9b      	ldrh	r3, [r3, r2]
 800253c:	b29b      	uxth	r3, r3
 800253e:	3b01      	subs	r3, #1
 8002540:	b299      	uxth	r1, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2252      	movs	r2, #82	; 0x52
 8002546:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2252      	movs	r2, #82	; 0x52
 800254c:	5a9b      	ldrh	r3, [r3, r2]
 800254e:	b29b      	uxth	r3, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1cb      	bne.n	80024ec <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002554:	697a      	ldr	r2, [r7, #20]
 8002556:	68f8      	ldr	r0, [r7, #12]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	0013      	movs	r3, r2
 800255e:	2200      	movs	r2, #0
 8002560:	2140      	movs	r1, #64	; 0x40
 8002562:	f000 fd3f 	bl	8002fe4 <UART_WaitOnFlagUntilTimeout>
 8002566:	1e03      	subs	r3, r0, #0
 8002568:	d001      	beq.n	800256e <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e005      	b.n	800257a <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2220      	movs	r2, #32
 8002572:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002574:	2300      	movs	r3, #0
 8002576:	e000      	b.n	800257a <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002578:	2302      	movs	r3, #2
  }
}
 800257a:	0018      	movs	r0, r3
 800257c:	46bd      	mov	sp, r7
 800257e:	b008      	add	sp, #32
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002584:	b590      	push	{r4, r7, lr}
 8002586:	b0ab      	sub	sp, #172	; 0xac
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	22a4      	movs	r2, #164	; 0xa4
 8002594:	18b9      	adds	r1, r7, r2
 8002596:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	20a0      	movs	r0, #160	; 0xa0
 80025a0:	1839      	adds	r1, r7, r0
 80025a2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	219c      	movs	r1, #156	; 0x9c
 80025ac:	1879      	adds	r1, r7, r1
 80025ae:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80025b0:	0011      	movs	r1, r2
 80025b2:	18bb      	adds	r3, r7, r2
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a99      	ldr	r2, [pc, #612]	; (800281c <HAL_UART_IRQHandler+0x298>)
 80025b8:	4013      	ands	r3, r2
 80025ba:	2298      	movs	r2, #152	; 0x98
 80025bc:	18bc      	adds	r4, r7, r2
 80025be:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80025c0:	18bb      	adds	r3, r7, r2
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d114      	bne.n	80025f2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80025c8:	187b      	adds	r3, r7, r1
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2220      	movs	r2, #32
 80025ce:	4013      	ands	r3, r2
 80025d0:	d00f      	beq.n	80025f2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80025d2:	183b      	adds	r3, r7, r0
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2220      	movs	r2, #32
 80025d8:	4013      	ands	r3, r2
 80025da:	d00a      	beq.n	80025f2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d100      	bne.n	80025e6 <HAL_UART_IRQHandler+0x62>
 80025e4:	e296      	b.n	8002b14 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	0010      	movs	r0, r2
 80025ee:	4798      	blx	r3
      }
      return;
 80025f0:	e290      	b.n	8002b14 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80025f2:	2398      	movs	r3, #152	; 0x98
 80025f4:	18fb      	adds	r3, r7, r3
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d100      	bne.n	80025fe <HAL_UART_IRQHandler+0x7a>
 80025fc:	e114      	b.n	8002828 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80025fe:	239c      	movs	r3, #156	; 0x9c
 8002600:	18fb      	adds	r3, r7, r3
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2201      	movs	r2, #1
 8002606:	4013      	ands	r3, r2
 8002608:	d106      	bne.n	8002618 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800260a:	23a0      	movs	r3, #160	; 0xa0
 800260c:	18fb      	adds	r3, r7, r3
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a83      	ldr	r2, [pc, #524]	; (8002820 <HAL_UART_IRQHandler+0x29c>)
 8002612:	4013      	ands	r3, r2
 8002614:	d100      	bne.n	8002618 <HAL_UART_IRQHandler+0x94>
 8002616:	e107      	b.n	8002828 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002618:	23a4      	movs	r3, #164	; 0xa4
 800261a:	18fb      	adds	r3, r7, r3
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2201      	movs	r2, #1
 8002620:	4013      	ands	r3, r2
 8002622:	d012      	beq.n	800264a <HAL_UART_IRQHandler+0xc6>
 8002624:	23a0      	movs	r3, #160	; 0xa0
 8002626:	18fb      	adds	r3, r7, r3
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	2380      	movs	r3, #128	; 0x80
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	4013      	ands	r3, r2
 8002630:	d00b      	beq.n	800264a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2201      	movs	r2, #1
 8002638:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2280      	movs	r2, #128	; 0x80
 800263e:	589b      	ldr	r3, [r3, r2]
 8002640:	2201      	movs	r2, #1
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2180      	movs	r1, #128	; 0x80
 8002648:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800264a:	23a4      	movs	r3, #164	; 0xa4
 800264c:	18fb      	adds	r3, r7, r3
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2202      	movs	r2, #2
 8002652:	4013      	ands	r3, r2
 8002654:	d011      	beq.n	800267a <HAL_UART_IRQHandler+0xf6>
 8002656:	239c      	movs	r3, #156	; 0x9c
 8002658:	18fb      	adds	r3, r7, r3
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2201      	movs	r2, #1
 800265e:	4013      	ands	r3, r2
 8002660:	d00b      	beq.n	800267a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2202      	movs	r2, #2
 8002668:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2280      	movs	r2, #128	; 0x80
 800266e:	589b      	ldr	r3, [r3, r2]
 8002670:	2204      	movs	r2, #4
 8002672:	431a      	orrs	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2180      	movs	r1, #128	; 0x80
 8002678:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800267a:	23a4      	movs	r3, #164	; 0xa4
 800267c:	18fb      	adds	r3, r7, r3
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2204      	movs	r2, #4
 8002682:	4013      	ands	r3, r2
 8002684:	d011      	beq.n	80026aa <HAL_UART_IRQHandler+0x126>
 8002686:	239c      	movs	r3, #156	; 0x9c
 8002688:	18fb      	adds	r3, r7, r3
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2201      	movs	r2, #1
 800268e:	4013      	ands	r3, r2
 8002690:	d00b      	beq.n	80026aa <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2204      	movs	r2, #4
 8002698:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2280      	movs	r2, #128	; 0x80
 800269e:	589b      	ldr	r3, [r3, r2]
 80026a0:	2202      	movs	r2, #2
 80026a2:	431a      	orrs	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2180      	movs	r1, #128	; 0x80
 80026a8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80026aa:	23a4      	movs	r3, #164	; 0xa4
 80026ac:	18fb      	adds	r3, r7, r3
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2208      	movs	r2, #8
 80026b2:	4013      	ands	r3, r2
 80026b4:	d017      	beq.n	80026e6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80026b6:	23a0      	movs	r3, #160	; 0xa0
 80026b8:	18fb      	adds	r3, r7, r3
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2220      	movs	r2, #32
 80026be:	4013      	ands	r3, r2
 80026c0:	d105      	bne.n	80026ce <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80026c2:	239c      	movs	r3, #156	; 0x9c
 80026c4:	18fb      	adds	r3, r7, r3
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2201      	movs	r2, #1
 80026ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80026cc:	d00b      	beq.n	80026e6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2208      	movs	r2, #8
 80026d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2280      	movs	r2, #128	; 0x80
 80026da:	589b      	ldr	r3, [r3, r2]
 80026dc:	2208      	movs	r2, #8
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2180      	movs	r1, #128	; 0x80
 80026e4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80026e6:	23a4      	movs	r3, #164	; 0xa4
 80026e8:	18fb      	adds	r3, r7, r3
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	2380      	movs	r3, #128	; 0x80
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	4013      	ands	r3, r2
 80026f2:	d013      	beq.n	800271c <HAL_UART_IRQHandler+0x198>
 80026f4:	23a0      	movs	r3, #160	; 0xa0
 80026f6:	18fb      	adds	r3, r7, r3
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	2380      	movs	r3, #128	; 0x80
 80026fc:	04db      	lsls	r3, r3, #19
 80026fe:	4013      	ands	r3, r2
 8002700:	d00c      	beq.n	800271c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2280      	movs	r2, #128	; 0x80
 8002708:	0112      	lsls	r2, r2, #4
 800270a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2280      	movs	r2, #128	; 0x80
 8002710:	589b      	ldr	r3, [r3, r2]
 8002712:	2220      	movs	r2, #32
 8002714:	431a      	orrs	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2180      	movs	r1, #128	; 0x80
 800271a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2280      	movs	r2, #128	; 0x80
 8002720:	589b      	ldr	r3, [r3, r2]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d100      	bne.n	8002728 <HAL_UART_IRQHandler+0x1a4>
 8002726:	e1f7      	b.n	8002b18 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002728:	23a4      	movs	r3, #164	; 0xa4
 800272a:	18fb      	adds	r3, r7, r3
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2220      	movs	r2, #32
 8002730:	4013      	ands	r3, r2
 8002732:	d00e      	beq.n	8002752 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002734:	23a0      	movs	r3, #160	; 0xa0
 8002736:	18fb      	adds	r3, r7, r3
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2220      	movs	r2, #32
 800273c:	4013      	ands	r3, r2
 800273e:	d008      	beq.n	8002752 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002744:	2b00      	cmp	r3, #0
 8002746:	d004      	beq.n	8002752 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	0010      	movs	r0, r2
 8002750:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2280      	movs	r2, #128	; 0x80
 8002756:	589b      	ldr	r3, [r3, r2]
 8002758:	2194      	movs	r1, #148	; 0x94
 800275a:	187a      	adds	r2, r7, r1
 800275c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	2240      	movs	r2, #64	; 0x40
 8002766:	4013      	ands	r3, r2
 8002768:	2b40      	cmp	r3, #64	; 0x40
 800276a:	d004      	beq.n	8002776 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800276c:	187b      	adds	r3, r7, r1
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2228      	movs	r2, #40	; 0x28
 8002772:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002774:	d047      	beq.n	8002806 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	0018      	movs	r0, r3
 800277a:	f000 fcf7 	bl	800316c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	2240      	movs	r2, #64	; 0x40
 8002786:	4013      	ands	r3, r2
 8002788:	2b40      	cmp	r3, #64	; 0x40
 800278a:	d137      	bne.n	80027fc <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800278c:	f3ef 8310 	mrs	r3, PRIMASK
 8002790:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002792:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002794:	2090      	movs	r0, #144	; 0x90
 8002796:	183a      	adds	r2, r7, r0
 8002798:	6013      	str	r3, [r2, #0]
 800279a:	2301      	movs	r3, #1
 800279c:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800279e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80027a0:	f383 8810 	msr	PRIMASK, r3
}
 80027a4:	46c0      	nop			; (mov r8, r8)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2140      	movs	r1, #64	; 0x40
 80027b2:	438a      	bics	r2, r1
 80027b4:	609a      	str	r2, [r3, #8]
 80027b6:	183b      	adds	r3, r7, r0
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80027be:	f383 8810 	msr	PRIMASK, r3
}
 80027c2:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d012      	beq.n	80027f2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d0:	4a14      	ldr	r2, [pc, #80]	; (8002824 <HAL_UART_IRQHandler+0x2a0>)
 80027d2:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d8:	0018      	movs	r0, r3
 80027da:	f7fe fcb1 	bl	8001140 <HAL_DMA_Abort_IT>
 80027de:	1e03      	subs	r3, r0, #0
 80027e0:	d01a      	beq.n	8002818 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ec:	0018      	movs	r0, r3
 80027ee:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027f0:	e012      	b.n	8002818 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	0018      	movs	r0, r3
 80027f6:	f000 f9a5 	bl	8002b44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027fa:	e00d      	b.n	8002818 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	0018      	movs	r0, r3
 8002800:	f000 f9a0 	bl	8002b44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002804:	e008      	b.n	8002818 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	0018      	movs	r0, r3
 800280a:	f000 f99b 	bl	8002b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2280      	movs	r2, #128	; 0x80
 8002812:	2100      	movs	r1, #0
 8002814:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002816:	e17f      	b.n	8002b18 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002818:	46c0      	nop			; (mov r8, r8)
    return;
 800281a:	e17d      	b.n	8002b18 <HAL_UART_IRQHandler+0x594>
 800281c:	0000080f 	.word	0x0000080f
 8002820:	04000120 	.word	0x04000120
 8002824:	08003231 	.word	0x08003231

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800282c:	2b01      	cmp	r3, #1
 800282e:	d000      	beq.n	8002832 <HAL_UART_IRQHandler+0x2ae>
 8002830:	e131      	b.n	8002a96 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002832:	23a4      	movs	r3, #164	; 0xa4
 8002834:	18fb      	adds	r3, r7, r3
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2210      	movs	r2, #16
 800283a:	4013      	ands	r3, r2
 800283c:	d100      	bne.n	8002840 <HAL_UART_IRQHandler+0x2bc>
 800283e:	e12a      	b.n	8002a96 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002840:	23a0      	movs	r3, #160	; 0xa0
 8002842:	18fb      	adds	r3, r7, r3
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2210      	movs	r2, #16
 8002848:	4013      	ands	r3, r2
 800284a:	d100      	bne.n	800284e <HAL_UART_IRQHandler+0x2ca>
 800284c:	e123      	b.n	8002a96 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2210      	movs	r2, #16
 8002854:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	2240      	movs	r2, #64	; 0x40
 800285e:	4013      	ands	r3, r2
 8002860:	2b40      	cmp	r3, #64	; 0x40
 8002862:	d000      	beq.n	8002866 <HAL_UART_IRQHandler+0x2e2>
 8002864:	e09b      	b.n	800299e <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	217e      	movs	r1, #126	; 0x7e
 8002870:	187b      	adds	r3, r7, r1
 8002872:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002874:	187b      	adds	r3, r7, r1
 8002876:	881b      	ldrh	r3, [r3, #0]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d100      	bne.n	800287e <HAL_UART_IRQHandler+0x2fa>
 800287c:	e14e      	b.n	8002b1c <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2258      	movs	r2, #88	; 0x58
 8002882:	5a9b      	ldrh	r3, [r3, r2]
 8002884:	187a      	adds	r2, r7, r1
 8002886:	8812      	ldrh	r2, [r2, #0]
 8002888:	429a      	cmp	r2, r3
 800288a:	d300      	bcc.n	800288e <HAL_UART_IRQHandler+0x30a>
 800288c:	e146      	b.n	8002b1c <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	187a      	adds	r2, r7, r1
 8002892:	215a      	movs	r1, #90	; 0x5a
 8002894:	8812      	ldrh	r2, [r2, #0]
 8002896:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	2b20      	cmp	r3, #32
 80028a0:	d06e      	beq.n	8002980 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028a2:	f3ef 8310 	mrs	r3, PRIMASK
 80028a6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80028a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028aa:	67bb      	str	r3, [r7, #120]	; 0x78
 80028ac:	2301      	movs	r3, #1
 80028ae:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028b2:	f383 8810 	msr	PRIMASK, r3
}
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	499a      	ldr	r1, [pc, #616]	; (8002b2c <HAL_UART_IRQHandler+0x5a8>)
 80028c4:	400a      	ands	r2, r1
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80028ca:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ce:	f383 8810 	msr	PRIMASK, r3
}
 80028d2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028d4:	f3ef 8310 	mrs	r3, PRIMASK
 80028d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80028da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028dc:	677b      	str	r3, [r7, #116]	; 0x74
 80028de:	2301      	movs	r3, #1
 80028e0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028e4:	f383 8810 	msr	PRIMASK, r3
}
 80028e8:	46c0      	nop			; (mov r8, r8)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2101      	movs	r1, #1
 80028f6:	438a      	bics	r2, r1
 80028f8:	609a      	str	r2, [r3, #8]
 80028fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028fc:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002900:	f383 8810 	msr	PRIMASK, r3
}
 8002904:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002906:	f3ef 8310 	mrs	r3, PRIMASK
 800290a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800290c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800290e:	673b      	str	r3, [r7, #112]	; 0x70
 8002910:	2301      	movs	r3, #1
 8002912:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002914:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002916:	f383 8810 	msr	PRIMASK, r3
}
 800291a:	46c0      	nop			; (mov r8, r8)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689a      	ldr	r2, [r3, #8]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2140      	movs	r1, #64	; 0x40
 8002928:	438a      	bics	r2, r1
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800292e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002930:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002932:	f383 8810 	msr	PRIMASK, r3
}
 8002936:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2220      	movs	r2, #32
 800293c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002944:	f3ef 8310 	mrs	r3, PRIMASK
 8002948:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800294a:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800294c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800294e:	2301      	movs	r3, #1
 8002950:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002952:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002954:	f383 8810 	msr	PRIMASK, r3
}
 8002958:	46c0      	nop			; (mov r8, r8)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2110      	movs	r1, #16
 8002966:	438a      	bics	r2, r1
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800296c:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800296e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002970:	f383 8810 	msr	PRIMASK, r3
}
 8002974:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297a:	0018      	movs	r0, r3
 800297c:	f7fe fba8 	bl	80010d0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2258      	movs	r2, #88	; 0x58
 8002984:	5a9a      	ldrh	r2, [r3, r2]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	215a      	movs	r1, #90	; 0x5a
 800298a:	5a5b      	ldrh	r3, [r3, r1]
 800298c:	b29b      	uxth	r3, r3
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	b29a      	uxth	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	0011      	movs	r1, r2
 8002996:	0018      	movs	r0, r3
 8002998:	f000 f8dc 	bl	8002b54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800299c:	e0be      	b.n	8002b1c <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2258      	movs	r2, #88	; 0x58
 80029a2:	5a99      	ldrh	r1, [r3, r2]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	225a      	movs	r2, #90	; 0x5a
 80029a8:	5a9b      	ldrh	r3, [r3, r2]
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	208e      	movs	r0, #142	; 0x8e
 80029ae:	183b      	adds	r3, r7, r0
 80029b0:	1a8a      	subs	r2, r1, r2
 80029b2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	225a      	movs	r2, #90	; 0x5a
 80029b8:	5a9b      	ldrh	r3, [r3, r2]
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d100      	bne.n	80029c2 <HAL_UART_IRQHandler+0x43e>
 80029c0:	e0ae      	b.n	8002b20 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80029c2:	183b      	adds	r3, r7, r0
 80029c4:	881b      	ldrh	r3, [r3, #0]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d100      	bne.n	80029cc <HAL_UART_IRQHandler+0x448>
 80029ca:	e0a9      	b.n	8002b20 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029cc:	f3ef 8310 	mrs	r3, PRIMASK
 80029d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80029d2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029d4:	2488      	movs	r4, #136	; 0x88
 80029d6:	193a      	adds	r2, r7, r4
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	2301      	movs	r3, #1
 80029dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	f383 8810 	msr	PRIMASK, r3
}
 80029e4:	46c0      	nop			; (mov r8, r8)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	494f      	ldr	r1, [pc, #316]	; (8002b30 <HAL_UART_IRQHandler+0x5ac>)
 80029f2:	400a      	ands	r2, r1
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	193b      	adds	r3, r7, r4
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	f383 8810 	msr	PRIMASK, r3
}
 8002a02:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a04:	f3ef 8310 	mrs	r3, PRIMASK
 8002a08:	61bb      	str	r3, [r7, #24]
  return(result);
 8002a0a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a0c:	2484      	movs	r4, #132	; 0x84
 8002a0e:	193a      	adds	r2, r7, r4
 8002a10:	6013      	str	r3, [r2, #0]
 8002a12:	2301      	movs	r3, #1
 8002a14:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	f383 8810 	msr	PRIMASK, r3
}
 8002a1c:	46c0      	nop			; (mov r8, r8)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2101      	movs	r1, #1
 8002a2a:	438a      	bics	r2, r1
 8002a2c:	609a      	str	r2, [r3, #8]
 8002a2e:	193b      	adds	r3, r7, r4
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a34:	6a3b      	ldr	r3, [r7, #32]
 8002a36:	f383 8810 	msr	PRIMASK, r3
}
 8002a3a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2220      	movs	r2, #32
 8002a40:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a4e:	f3ef 8310 	mrs	r3, PRIMASK
 8002a52:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a56:	2480      	movs	r4, #128	; 0x80
 8002a58:	193a      	adds	r2, r7, r4
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a62:	f383 8810 	msr	PRIMASK, r3
}
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2110      	movs	r1, #16
 8002a74:	438a      	bics	r2, r1
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	193b      	adds	r3, r7, r4
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a80:	f383 8810 	msr	PRIMASK, r3
}
 8002a84:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002a86:	183b      	adds	r3, r7, r0
 8002a88:	881a      	ldrh	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	0011      	movs	r1, r2
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f000 f860 	bl	8002b54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002a94:	e044      	b.n	8002b20 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002a96:	23a4      	movs	r3, #164	; 0xa4
 8002a98:	18fb      	adds	r3, r7, r3
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	2380      	movs	r3, #128	; 0x80
 8002a9e:	035b      	lsls	r3, r3, #13
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	d010      	beq.n	8002ac6 <HAL_UART_IRQHandler+0x542>
 8002aa4:	239c      	movs	r3, #156	; 0x9c
 8002aa6:	18fb      	adds	r3, r7, r3
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	2380      	movs	r3, #128	; 0x80
 8002aac:	03db      	lsls	r3, r3, #15
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d009      	beq.n	8002ac6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2280      	movs	r2, #128	; 0x80
 8002ab8:	0352      	lsls	r2, r2, #13
 8002aba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f000 fbf8 	bl	80032b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002ac4:	e02f      	b.n	8002b26 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002ac6:	23a4      	movs	r3, #164	; 0xa4
 8002ac8:	18fb      	adds	r3, r7, r3
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2280      	movs	r2, #128	; 0x80
 8002ace:	4013      	ands	r3, r2
 8002ad0:	d00f      	beq.n	8002af2 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002ad2:	23a0      	movs	r3, #160	; 0xa0
 8002ad4:	18fb      	adds	r3, r7, r3
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2280      	movs	r2, #128	; 0x80
 8002ada:	4013      	ands	r3, r2
 8002adc:	d009      	beq.n	8002af2 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d01e      	beq.n	8002b24 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	0010      	movs	r0, r2
 8002aee:	4798      	blx	r3
    }
    return;
 8002af0:	e018      	b.n	8002b24 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002af2:	23a4      	movs	r3, #164	; 0xa4
 8002af4:	18fb      	adds	r3, r7, r3
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2240      	movs	r2, #64	; 0x40
 8002afa:	4013      	ands	r3, r2
 8002afc:	d013      	beq.n	8002b26 <HAL_UART_IRQHandler+0x5a2>
 8002afe:	23a0      	movs	r3, #160	; 0xa0
 8002b00:	18fb      	adds	r3, r7, r3
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2240      	movs	r2, #64	; 0x40
 8002b06:	4013      	ands	r3, r2
 8002b08:	d00d      	beq.n	8002b26 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	0018      	movs	r0, r3
 8002b0e:	f000 fba6 	bl	800325e <UART_EndTransmit_IT>
    return;
 8002b12:	e008      	b.n	8002b26 <HAL_UART_IRQHandler+0x5a2>
      return;
 8002b14:	46c0      	nop			; (mov r8, r8)
 8002b16:	e006      	b.n	8002b26 <HAL_UART_IRQHandler+0x5a2>
    return;
 8002b18:	46c0      	nop			; (mov r8, r8)
 8002b1a:	e004      	b.n	8002b26 <HAL_UART_IRQHandler+0x5a2>
      return;
 8002b1c:	46c0      	nop			; (mov r8, r8)
 8002b1e:	e002      	b.n	8002b26 <HAL_UART_IRQHandler+0x5a2>
      return;
 8002b20:	46c0      	nop			; (mov r8, r8)
 8002b22:	e000      	b.n	8002b26 <HAL_UART_IRQHandler+0x5a2>
    return;
 8002b24:	46c0      	nop			; (mov r8, r8)
  }

}
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b02b      	add	sp, #172	; 0xac
 8002b2a:	bd90      	pop	{r4, r7, pc}
 8002b2c:	fffffeff 	.word	0xfffffeff
 8002b30:	fffffedf 	.word	0xfffffedf

08002b34 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002b3c:	46c0      	nop			; (mov r8, r8)
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	b002      	add	sp, #8
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002b4c:	46c0      	nop			; (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	b002      	add	sp, #8
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	000a      	movs	r2, r1
 8002b5e:	1cbb      	adds	r3, r7, #2
 8002b60:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	46bd      	mov	sp, r7
 8002b66:	b002      	add	sp, #8
 8002b68:	bd80      	pop	{r7, pc}
	...

08002b6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b088      	sub	sp, #32
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b74:	231e      	movs	r3, #30
 8002b76:	18fb      	adds	r3, r7, r3
 8002b78:	2200      	movs	r2, #0
 8002b7a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	431a      	orrs	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a8d      	ldr	r2, [pc, #564]	; (8002dd0 <UART_SetConfig+0x264>)
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	0019      	movs	r1, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	697a      	ldr	r2, [r7, #20]
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	4a88      	ldr	r2, [pc, #544]	; (8002dd4 <UART_SetConfig+0x268>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	0019      	movs	r1, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68da      	ldr	r2, [r3, #12]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a1b      	ldr	r3, [r3, #32]
 8002bcc:	697a      	ldr	r2, [r7, #20]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	4a7f      	ldr	r2, [pc, #508]	; (8002dd8 <UART_SetConfig+0x26c>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	0019      	movs	r1, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	430a      	orrs	r2, r1
 8002be6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a7b      	ldr	r2, [pc, #492]	; (8002ddc <UART_SetConfig+0x270>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d127      	bne.n	8002c42 <UART_SetConfig+0xd6>
 8002bf2:	4b7b      	ldr	r3, [pc, #492]	; (8002de0 <UART_SetConfig+0x274>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	2203      	movs	r2, #3
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	2b03      	cmp	r3, #3
 8002bfc:	d00d      	beq.n	8002c1a <UART_SetConfig+0xae>
 8002bfe:	d81b      	bhi.n	8002c38 <UART_SetConfig+0xcc>
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d014      	beq.n	8002c2e <UART_SetConfig+0xc2>
 8002c04:	d818      	bhi.n	8002c38 <UART_SetConfig+0xcc>
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d002      	beq.n	8002c10 <UART_SetConfig+0xa4>
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d00a      	beq.n	8002c24 <UART_SetConfig+0xb8>
 8002c0e:	e013      	b.n	8002c38 <UART_SetConfig+0xcc>
 8002c10:	231f      	movs	r3, #31
 8002c12:	18fb      	adds	r3, r7, r3
 8002c14:	2200      	movs	r2, #0
 8002c16:	701a      	strb	r2, [r3, #0]
 8002c18:	e021      	b.n	8002c5e <UART_SetConfig+0xf2>
 8002c1a:	231f      	movs	r3, #31
 8002c1c:	18fb      	adds	r3, r7, r3
 8002c1e:	2202      	movs	r2, #2
 8002c20:	701a      	strb	r2, [r3, #0]
 8002c22:	e01c      	b.n	8002c5e <UART_SetConfig+0xf2>
 8002c24:	231f      	movs	r3, #31
 8002c26:	18fb      	adds	r3, r7, r3
 8002c28:	2204      	movs	r2, #4
 8002c2a:	701a      	strb	r2, [r3, #0]
 8002c2c:	e017      	b.n	8002c5e <UART_SetConfig+0xf2>
 8002c2e:	231f      	movs	r3, #31
 8002c30:	18fb      	adds	r3, r7, r3
 8002c32:	2208      	movs	r2, #8
 8002c34:	701a      	strb	r2, [r3, #0]
 8002c36:	e012      	b.n	8002c5e <UART_SetConfig+0xf2>
 8002c38:	231f      	movs	r3, #31
 8002c3a:	18fb      	adds	r3, r7, r3
 8002c3c:	2210      	movs	r2, #16
 8002c3e:	701a      	strb	r2, [r3, #0]
 8002c40:	e00d      	b.n	8002c5e <UART_SetConfig+0xf2>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a67      	ldr	r2, [pc, #412]	; (8002de4 <UART_SetConfig+0x278>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d104      	bne.n	8002c56 <UART_SetConfig+0xea>
 8002c4c:	231f      	movs	r3, #31
 8002c4e:	18fb      	adds	r3, r7, r3
 8002c50:	2200      	movs	r2, #0
 8002c52:	701a      	strb	r2, [r3, #0]
 8002c54:	e003      	b.n	8002c5e <UART_SetConfig+0xf2>
 8002c56:	231f      	movs	r3, #31
 8002c58:	18fb      	adds	r3, r7, r3
 8002c5a:	2210      	movs	r2, #16
 8002c5c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	69da      	ldr	r2, [r3, #28]
 8002c62:	2380      	movs	r3, #128	; 0x80
 8002c64:	021b      	lsls	r3, r3, #8
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d15d      	bne.n	8002d26 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8002c6a:	231f      	movs	r3, #31
 8002c6c:	18fb      	adds	r3, r7, r3
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	2b08      	cmp	r3, #8
 8002c72:	d015      	beq.n	8002ca0 <UART_SetConfig+0x134>
 8002c74:	dc18      	bgt.n	8002ca8 <UART_SetConfig+0x13c>
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	d00d      	beq.n	8002c96 <UART_SetConfig+0x12a>
 8002c7a:	dc15      	bgt.n	8002ca8 <UART_SetConfig+0x13c>
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d002      	beq.n	8002c86 <UART_SetConfig+0x11a>
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d005      	beq.n	8002c90 <UART_SetConfig+0x124>
 8002c84:	e010      	b.n	8002ca8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c86:	f7ff fa8b 	bl	80021a0 <HAL_RCC_GetPCLK1Freq>
 8002c8a:	0003      	movs	r3, r0
 8002c8c:	61bb      	str	r3, [r7, #24]
        break;
 8002c8e:	e012      	b.n	8002cb6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c90:	4b55      	ldr	r3, [pc, #340]	; (8002de8 <UART_SetConfig+0x27c>)
 8002c92:	61bb      	str	r3, [r7, #24]
        break;
 8002c94:	e00f      	b.n	8002cb6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c96:	f7ff fa15 	bl	80020c4 <HAL_RCC_GetSysClockFreq>
 8002c9a:	0003      	movs	r3, r0
 8002c9c:	61bb      	str	r3, [r7, #24]
        break;
 8002c9e:	e00a      	b.n	8002cb6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ca0:	2380      	movs	r3, #128	; 0x80
 8002ca2:	021b      	lsls	r3, r3, #8
 8002ca4:	61bb      	str	r3, [r7, #24]
        break;
 8002ca6:	e006      	b.n	8002cb6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002cac:	231e      	movs	r3, #30
 8002cae:	18fb      	adds	r3, r7, r3
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	701a      	strb	r2, [r3, #0]
        break;
 8002cb4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d100      	bne.n	8002cbe <UART_SetConfig+0x152>
 8002cbc:	e07b      	b.n	8002db6 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	005a      	lsls	r2, r3, #1
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	085b      	lsrs	r3, r3, #1
 8002cc8:	18d2      	adds	r2, r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	0019      	movs	r1, r3
 8002cd0:	0010      	movs	r0, r2
 8002cd2:	f7fd fa23 	bl	800011c <__udivsi3>
 8002cd6:	0003      	movs	r3, r0
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	2b0f      	cmp	r3, #15
 8002ce0:	d91c      	bls.n	8002d1c <UART_SetConfig+0x1b0>
 8002ce2:	693a      	ldr	r2, [r7, #16]
 8002ce4:	2380      	movs	r3, #128	; 0x80
 8002ce6:	025b      	lsls	r3, r3, #9
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d217      	bcs.n	8002d1c <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	200e      	movs	r0, #14
 8002cf2:	183b      	adds	r3, r7, r0
 8002cf4:	210f      	movs	r1, #15
 8002cf6:	438a      	bics	r2, r1
 8002cf8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	085b      	lsrs	r3, r3, #1
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	2207      	movs	r2, #7
 8002d02:	4013      	ands	r3, r2
 8002d04:	b299      	uxth	r1, r3
 8002d06:	183b      	adds	r3, r7, r0
 8002d08:	183a      	adds	r2, r7, r0
 8002d0a:	8812      	ldrh	r2, [r2, #0]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	183a      	adds	r2, r7, r0
 8002d16:	8812      	ldrh	r2, [r2, #0]
 8002d18:	60da      	str	r2, [r3, #12]
 8002d1a:	e04c      	b.n	8002db6 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002d1c:	231e      	movs	r3, #30
 8002d1e:	18fb      	adds	r3, r7, r3
 8002d20:	2201      	movs	r2, #1
 8002d22:	701a      	strb	r2, [r3, #0]
 8002d24:	e047      	b.n	8002db6 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d26:	231f      	movs	r3, #31
 8002d28:	18fb      	adds	r3, r7, r3
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	2b08      	cmp	r3, #8
 8002d2e:	d015      	beq.n	8002d5c <UART_SetConfig+0x1f0>
 8002d30:	dc18      	bgt.n	8002d64 <UART_SetConfig+0x1f8>
 8002d32:	2b04      	cmp	r3, #4
 8002d34:	d00d      	beq.n	8002d52 <UART_SetConfig+0x1e6>
 8002d36:	dc15      	bgt.n	8002d64 <UART_SetConfig+0x1f8>
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d002      	beq.n	8002d42 <UART_SetConfig+0x1d6>
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d005      	beq.n	8002d4c <UART_SetConfig+0x1e0>
 8002d40:	e010      	b.n	8002d64 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d42:	f7ff fa2d 	bl	80021a0 <HAL_RCC_GetPCLK1Freq>
 8002d46:	0003      	movs	r3, r0
 8002d48:	61bb      	str	r3, [r7, #24]
        break;
 8002d4a:	e012      	b.n	8002d72 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d4c:	4b26      	ldr	r3, [pc, #152]	; (8002de8 <UART_SetConfig+0x27c>)
 8002d4e:	61bb      	str	r3, [r7, #24]
        break;
 8002d50:	e00f      	b.n	8002d72 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d52:	f7ff f9b7 	bl	80020c4 <HAL_RCC_GetSysClockFreq>
 8002d56:	0003      	movs	r3, r0
 8002d58:	61bb      	str	r3, [r7, #24]
        break;
 8002d5a:	e00a      	b.n	8002d72 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d5c:	2380      	movs	r3, #128	; 0x80
 8002d5e:	021b      	lsls	r3, r3, #8
 8002d60:	61bb      	str	r3, [r7, #24]
        break;
 8002d62:	e006      	b.n	8002d72 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d68:	231e      	movs	r3, #30
 8002d6a:	18fb      	adds	r3, r7, r3
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	701a      	strb	r2, [r3, #0]
        break;
 8002d70:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d01e      	beq.n	8002db6 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	085a      	lsrs	r2, r3, #1
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	18d2      	adds	r2, r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	0019      	movs	r1, r3
 8002d88:	0010      	movs	r0, r2
 8002d8a:	f7fd f9c7 	bl	800011c <__udivsi3>
 8002d8e:	0003      	movs	r3, r0
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	2b0f      	cmp	r3, #15
 8002d98:	d909      	bls.n	8002dae <UART_SetConfig+0x242>
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	2380      	movs	r3, #128	; 0x80
 8002d9e:	025b      	lsls	r3, r3, #9
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d204      	bcs.n	8002dae <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	60da      	str	r2, [r3, #12]
 8002dac:	e003      	b.n	8002db6 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002dae:	231e      	movs	r3, #30
 8002db0:	18fb      	adds	r3, r7, r3
 8002db2:	2201      	movs	r2, #1
 8002db4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002dc2:	231e      	movs	r3, #30
 8002dc4:	18fb      	adds	r3, r7, r3
 8002dc6:	781b      	ldrb	r3, [r3, #0]
}
 8002dc8:	0018      	movs	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	b008      	add	sp, #32
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	ffff69f3 	.word	0xffff69f3
 8002dd4:	ffffcfff 	.word	0xffffcfff
 8002dd8:	fffff4ff 	.word	0xfffff4ff
 8002ddc:	40013800 	.word	0x40013800
 8002de0:	40021000 	.word	0x40021000
 8002de4:	40004400 	.word	0x40004400
 8002de8:	007a1200 	.word	0x007a1200

08002dec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df8:	2201      	movs	r2, #1
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	d00b      	beq.n	8002e16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	4a4a      	ldr	r2, [pc, #296]	; (8002f30 <UART_AdvFeatureConfig+0x144>)
 8002e06:	4013      	ands	r3, r2
 8002e08:	0019      	movs	r1, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d00b      	beq.n	8002e38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	4a43      	ldr	r2, [pc, #268]	; (8002f34 <UART_AdvFeatureConfig+0x148>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	0019      	movs	r1, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	4013      	ands	r3, r2
 8002e40:	d00b      	beq.n	8002e5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	4a3b      	ldr	r2, [pc, #236]	; (8002f38 <UART_AdvFeatureConfig+0x14c>)
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	0019      	movs	r1, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5e:	2208      	movs	r2, #8
 8002e60:	4013      	ands	r3, r2
 8002e62:	d00b      	beq.n	8002e7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	4a34      	ldr	r2, [pc, #208]	; (8002f3c <UART_AdvFeatureConfig+0x150>)
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	0019      	movs	r1, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e80:	2210      	movs	r2, #16
 8002e82:	4013      	ands	r3, r2
 8002e84:	d00b      	beq.n	8002e9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	4a2c      	ldr	r2, [pc, #176]	; (8002f40 <UART_AdvFeatureConfig+0x154>)
 8002e8e:	4013      	ands	r3, r2
 8002e90:	0019      	movs	r1, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	d00b      	beq.n	8002ec0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	4a25      	ldr	r2, [pc, #148]	; (8002f44 <UART_AdvFeatureConfig+0x158>)
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	0019      	movs	r1, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec4:	2240      	movs	r2, #64	; 0x40
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	d01d      	beq.n	8002f06 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	4a1d      	ldr	r2, [pc, #116]	; (8002f48 <UART_AdvFeatureConfig+0x15c>)
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	0019      	movs	r1, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ee6:	2380      	movs	r3, #128	; 0x80
 8002ee8:	035b      	lsls	r3, r3, #13
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d10b      	bne.n	8002f06 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	4a15      	ldr	r2, [pc, #84]	; (8002f4c <UART_AdvFeatureConfig+0x160>)
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	0019      	movs	r1, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0a:	2280      	movs	r2, #128	; 0x80
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	d00b      	beq.n	8002f28 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	4a0e      	ldr	r2, [pc, #56]	; (8002f50 <UART_AdvFeatureConfig+0x164>)
 8002f18:	4013      	ands	r3, r2
 8002f1a:	0019      	movs	r1, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	605a      	str	r2, [r3, #4]
  }
}
 8002f28:	46c0      	nop			; (mov r8, r8)
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	b002      	add	sp, #8
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	fffdffff 	.word	0xfffdffff
 8002f34:	fffeffff 	.word	0xfffeffff
 8002f38:	fffbffff 	.word	0xfffbffff
 8002f3c:	ffff7fff 	.word	0xffff7fff
 8002f40:	ffffefff 	.word	0xffffefff
 8002f44:	ffffdfff 	.word	0xffffdfff
 8002f48:	ffefffff 	.word	0xffefffff
 8002f4c:	ff9fffff 	.word	0xff9fffff
 8002f50:	fff7ffff 	.word	0xfff7ffff

08002f54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af02      	add	r7, sp, #8
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2280      	movs	r2, #128	; 0x80
 8002f60:	2100      	movs	r1, #0
 8002f62:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f64:	f7fd ff84 	bl	8000e70 <HAL_GetTick>
 8002f68:	0003      	movs	r3, r0
 8002f6a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2208      	movs	r2, #8
 8002f74:	4013      	ands	r3, r2
 8002f76:	2b08      	cmp	r3, #8
 8002f78:	d10c      	bne.n	8002f94 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2280      	movs	r2, #128	; 0x80
 8002f7e:	0391      	lsls	r1, r2, #14
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	4a17      	ldr	r2, [pc, #92]	; (8002fe0 <UART_CheckIdleState+0x8c>)
 8002f84:	9200      	str	r2, [sp, #0]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f000 f82c 	bl	8002fe4 <UART_WaitOnFlagUntilTimeout>
 8002f8c:	1e03      	subs	r3, r0, #0
 8002f8e:	d001      	beq.n	8002f94 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e021      	b.n	8002fd8 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2204      	movs	r2, #4
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	2b04      	cmp	r3, #4
 8002fa0:	d10c      	bne.n	8002fbc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2280      	movs	r2, #128	; 0x80
 8002fa6:	03d1      	lsls	r1, r2, #15
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	4a0d      	ldr	r2, [pc, #52]	; (8002fe0 <UART_CheckIdleState+0x8c>)
 8002fac:	9200      	str	r2, [sp, #0]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f000 f818 	bl	8002fe4 <UART_WaitOnFlagUntilTimeout>
 8002fb4:	1e03      	subs	r3, r0, #0
 8002fb6:	d001      	beq.n	8002fbc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e00d      	b.n	8002fd8 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2274      	movs	r2, #116	; 0x74
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	0018      	movs	r0, r3
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	b004      	add	sp, #16
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	01ffffff 	.word	0x01ffffff

08002fe4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b094      	sub	sp, #80	; 0x50
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	603b      	str	r3, [r7, #0]
 8002ff0:	1dfb      	adds	r3, r7, #7
 8002ff2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ff4:	e0a3      	b.n	800313e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ff6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	d100      	bne.n	8002ffe <UART_WaitOnFlagUntilTimeout+0x1a>
 8002ffc:	e09f      	b.n	800313e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ffe:	f7fd ff37 	bl	8000e70 <HAL_GetTick>
 8003002:	0002      	movs	r2, r0
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800300a:	429a      	cmp	r2, r3
 800300c:	d302      	bcc.n	8003014 <UART_WaitOnFlagUntilTimeout+0x30>
 800300e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003010:	2b00      	cmp	r3, #0
 8003012:	d13d      	bne.n	8003090 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003014:	f3ef 8310 	mrs	r3, PRIMASK
 8003018:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800301a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800301c:	647b      	str	r3, [r7, #68]	; 0x44
 800301e:	2301      	movs	r3, #1
 8003020:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003024:	f383 8810 	msr	PRIMASK, r3
}
 8003028:	46c0      	nop			; (mov r8, r8)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	494c      	ldr	r1, [pc, #304]	; (8003168 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003036:	400a      	ands	r2, r1
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800303c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800303e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003040:	f383 8810 	msr	PRIMASK, r3
}
 8003044:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003046:	f3ef 8310 	mrs	r3, PRIMASK
 800304a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800304c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800304e:	643b      	str	r3, [r7, #64]	; 0x40
 8003050:	2301      	movs	r3, #1
 8003052:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003056:	f383 8810 	msr	PRIMASK, r3
}
 800305a:	46c0      	nop			; (mov r8, r8)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689a      	ldr	r2, [r3, #8]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2101      	movs	r1, #1
 8003068:	438a      	bics	r2, r1
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800306e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003070:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003072:	f383 8810 	msr	PRIMASK, r3
}
 8003076:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2220      	movs	r2, #32
 800307c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2220      	movs	r2, #32
 8003082:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2274      	movs	r2, #116	; 0x74
 8003088:	2100      	movs	r1, #0
 800308a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e067      	b.n	8003160 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2204      	movs	r2, #4
 8003098:	4013      	ands	r3, r2
 800309a:	d050      	beq.n	800313e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	69da      	ldr	r2, [r3, #28]
 80030a2:	2380      	movs	r3, #128	; 0x80
 80030a4:	011b      	lsls	r3, r3, #4
 80030a6:	401a      	ands	r2, r3
 80030a8:	2380      	movs	r3, #128	; 0x80
 80030aa:	011b      	lsls	r3, r3, #4
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d146      	bne.n	800313e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2280      	movs	r2, #128	; 0x80
 80030b6:	0112      	lsls	r2, r2, #4
 80030b8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030ba:	f3ef 8310 	mrs	r3, PRIMASK
 80030be:	613b      	str	r3, [r7, #16]
  return(result);
 80030c0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030c4:	2301      	movs	r3, #1
 80030c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	f383 8810 	msr	PRIMASK, r3
}
 80030ce:	46c0      	nop			; (mov r8, r8)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4923      	ldr	r1, [pc, #140]	; (8003168 <UART_WaitOnFlagUntilTimeout+0x184>)
 80030dc:	400a      	ands	r2, r1
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030e2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	f383 8810 	msr	PRIMASK, r3
}
 80030ea:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030ec:	f3ef 8310 	mrs	r3, PRIMASK
 80030f0:	61fb      	str	r3, [r7, #28]
  return(result);
 80030f2:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80030f6:	2301      	movs	r3, #1
 80030f8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030fa:	6a3b      	ldr	r3, [r7, #32]
 80030fc:	f383 8810 	msr	PRIMASK, r3
}
 8003100:	46c0      	nop			; (mov r8, r8)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2101      	movs	r1, #1
 800310e:	438a      	bics	r2, r1
 8003110:	609a      	str	r2, [r3, #8]
 8003112:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003114:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003118:	f383 8810 	msr	PRIMASK, r3
}
 800311c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2220      	movs	r2, #32
 8003122:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2220      	movs	r2, #32
 8003128:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2280      	movs	r2, #128	; 0x80
 800312e:	2120      	movs	r1, #32
 8003130:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2274      	movs	r2, #116	; 0x74
 8003136:	2100      	movs	r1, #0
 8003138:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e010      	b.n	8003160 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	69db      	ldr	r3, [r3, #28]
 8003144:	68ba      	ldr	r2, [r7, #8]
 8003146:	4013      	ands	r3, r2
 8003148:	68ba      	ldr	r2, [r7, #8]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	425a      	negs	r2, r3
 800314e:	4153      	adcs	r3, r2
 8003150:	b2db      	uxtb	r3, r3
 8003152:	001a      	movs	r2, r3
 8003154:	1dfb      	adds	r3, r7, #7
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	429a      	cmp	r2, r3
 800315a:	d100      	bne.n	800315e <UART_WaitOnFlagUntilTimeout+0x17a>
 800315c:	e74b      	b.n	8002ff6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	0018      	movs	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	b014      	add	sp, #80	; 0x50
 8003166:	bd80      	pop	{r7, pc}
 8003168:	fffffe5f 	.word	0xfffffe5f

0800316c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b08e      	sub	sp, #56	; 0x38
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003174:	f3ef 8310 	mrs	r3, PRIMASK
 8003178:	617b      	str	r3, [r7, #20]
  return(result);
 800317a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800317c:	637b      	str	r3, [r7, #52]	; 0x34
 800317e:	2301      	movs	r3, #1
 8003180:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	f383 8810 	msr	PRIMASK, r3
}
 8003188:	46c0      	nop			; (mov r8, r8)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4925      	ldr	r1, [pc, #148]	; (800322c <UART_EndRxTransfer+0xc0>)
 8003196:	400a      	ands	r2, r1
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800319c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	f383 8810 	msr	PRIMASK, r3
}
 80031a4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031a6:	f3ef 8310 	mrs	r3, PRIMASK
 80031aa:	623b      	str	r3, [r7, #32]
  return(result);
 80031ac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ae:	633b      	str	r3, [r7, #48]	; 0x30
 80031b0:	2301      	movs	r3, #1
 80031b2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b6:	f383 8810 	msr	PRIMASK, r3
}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	689a      	ldr	r2, [r3, #8]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2101      	movs	r1, #1
 80031c8:	438a      	bics	r2, r1
 80031ca:	609a      	str	r2, [r3, #8]
 80031cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ce:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d2:	f383 8810 	msr	PRIMASK, r3
}
 80031d6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d118      	bne.n	8003212 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031e0:	f3ef 8310 	mrs	r3, PRIMASK
 80031e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80031e6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031ea:	2301      	movs	r3, #1
 80031ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f383 8810 	msr	PRIMASK, r3
}
 80031f4:	46c0      	nop			; (mov r8, r8)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2110      	movs	r1, #16
 8003202:	438a      	bics	r2, r1
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003208:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	f383 8810 	msr	PRIMASK, r3
}
 8003210:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2220      	movs	r2, #32
 8003216:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003224:	46c0      	nop			; (mov r8, r8)
 8003226:	46bd      	mov	sp, r7
 8003228:	b00e      	add	sp, #56	; 0x38
 800322a:	bd80      	pop	{r7, pc}
 800322c:	fffffedf 	.word	0xfffffedf

08003230 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	225a      	movs	r2, #90	; 0x5a
 8003242:	2100      	movs	r1, #0
 8003244:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2252      	movs	r2, #82	; 0x52
 800324a:	2100      	movs	r1, #0
 800324c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	0018      	movs	r0, r3
 8003252:	f7ff fc77 	bl	8002b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003256:	46c0      	nop			; (mov r8, r8)
 8003258:	46bd      	mov	sp, r7
 800325a:	b004      	add	sp, #16
 800325c:	bd80      	pop	{r7, pc}

0800325e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b086      	sub	sp, #24
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003266:	f3ef 8310 	mrs	r3, PRIMASK
 800326a:	60bb      	str	r3, [r7, #8]
  return(result);
 800326c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800326e:	617b      	str	r3, [r7, #20]
 8003270:	2301      	movs	r3, #1
 8003272:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f383 8810 	msr	PRIMASK, r3
}
 800327a:	46c0      	nop			; (mov r8, r8)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2140      	movs	r1, #64	; 0x40
 8003288:	438a      	bics	r2, r1
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	f383 8810 	msr	PRIMASK, r3
}
 8003296:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2220      	movs	r2, #32
 800329c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	0018      	movs	r0, r3
 80032a8:	f7ff fc44 	bl	8002b34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032ac:	46c0      	nop			; (mov r8, r8)
 80032ae:	46bd      	mov	sp, r7
 80032b0:	b006      	add	sp, #24
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80032bc:	46c0      	nop			; (mov r8, r8)
 80032be:	46bd      	mov	sp, r7
 80032c0:	b002      	add	sp, #8
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <__errno>:
 80032c4:	4b01      	ldr	r3, [pc, #4]	; (80032cc <__errno+0x8>)
 80032c6:	6818      	ldr	r0, [r3, #0]
 80032c8:	4770      	bx	lr
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	2000000c 	.word	0x2000000c

080032d0 <__libc_init_array>:
 80032d0:	b570      	push	{r4, r5, r6, lr}
 80032d2:	2600      	movs	r6, #0
 80032d4:	4d0c      	ldr	r5, [pc, #48]	; (8003308 <__libc_init_array+0x38>)
 80032d6:	4c0d      	ldr	r4, [pc, #52]	; (800330c <__libc_init_array+0x3c>)
 80032d8:	1b64      	subs	r4, r4, r5
 80032da:	10a4      	asrs	r4, r4, #2
 80032dc:	42a6      	cmp	r6, r4
 80032de:	d109      	bne.n	80032f4 <__libc_init_array+0x24>
 80032e0:	2600      	movs	r6, #0
 80032e2:	f000 fc8b 	bl	8003bfc <_init>
 80032e6:	4d0a      	ldr	r5, [pc, #40]	; (8003310 <__libc_init_array+0x40>)
 80032e8:	4c0a      	ldr	r4, [pc, #40]	; (8003314 <__libc_init_array+0x44>)
 80032ea:	1b64      	subs	r4, r4, r5
 80032ec:	10a4      	asrs	r4, r4, #2
 80032ee:	42a6      	cmp	r6, r4
 80032f0:	d105      	bne.n	80032fe <__libc_init_array+0x2e>
 80032f2:	bd70      	pop	{r4, r5, r6, pc}
 80032f4:	00b3      	lsls	r3, r6, #2
 80032f6:	58eb      	ldr	r3, [r5, r3]
 80032f8:	4798      	blx	r3
 80032fa:	3601      	adds	r6, #1
 80032fc:	e7ee      	b.n	80032dc <__libc_init_array+0xc>
 80032fe:	00b3      	lsls	r3, r6, #2
 8003300:	58eb      	ldr	r3, [r5, r3]
 8003302:	4798      	blx	r3
 8003304:	3601      	adds	r6, #1
 8003306:	e7f2      	b.n	80032ee <__libc_init_array+0x1e>
 8003308:	08003cc8 	.word	0x08003cc8
 800330c:	08003cc8 	.word	0x08003cc8
 8003310:	08003cc8 	.word	0x08003cc8
 8003314:	08003ccc 	.word	0x08003ccc

08003318 <memset>:
 8003318:	0003      	movs	r3, r0
 800331a:	1882      	adds	r2, r0, r2
 800331c:	4293      	cmp	r3, r2
 800331e:	d100      	bne.n	8003322 <memset+0xa>
 8003320:	4770      	bx	lr
 8003322:	7019      	strb	r1, [r3, #0]
 8003324:	3301      	adds	r3, #1
 8003326:	e7f9      	b.n	800331c <memset+0x4>

08003328 <siprintf>:
 8003328:	b40e      	push	{r1, r2, r3}
 800332a:	b500      	push	{lr}
 800332c:	490b      	ldr	r1, [pc, #44]	; (800335c <siprintf+0x34>)
 800332e:	b09c      	sub	sp, #112	; 0x70
 8003330:	ab1d      	add	r3, sp, #116	; 0x74
 8003332:	9002      	str	r0, [sp, #8]
 8003334:	9006      	str	r0, [sp, #24]
 8003336:	9107      	str	r1, [sp, #28]
 8003338:	9104      	str	r1, [sp, #16]
 800333a:	4809      	ldr	r0, [pc, #36]	; (8003360 <siprintf+0x38>)
 800333c:	4909      	ldr	r1, [pc, #36]	; (8003364 <siprintf+0x3c>)
 800333e:	cb04      	ldmia	r3!, {r2}
 8003340:	9105      	str	r1, [sp, #20]
 8003342:	6800      	ldr	r0, [r0, #0]
 8003344:	a902      	add	r1, sp, #8
 8003346:	9301      	str	r3, [sp, #4]
 8003348:	f000 f870 	bl	800342c <_svfiprintf_r>
 800334c:	2300      	movs	r3, #0
 800334e:	9a02      	ldr	r2, [sp, #8]
 8003350:	7013      	strb	r3, [r2, #0]
 8003352:	b01c      	add	sp, #112	; 0x70
 8003354:	bc08      	pop	{r3}
 8003356:	b003      	add	sp, #12
 8003358:	4718      	bx	r3
 800335a:	46c0      	nop			; (mov r8, r8)
 800335c:	7fffffff 	.word	0x7fffffff
 8003360:	2000000c 	.word	0x2000000c
 8003364:	ffff0208 	.word	0xffff0208

08003368 <__ssputs_r>:
 8003368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800336a:	688e      	ldr	r6, [r1, #8]
 800336c:	b085      	sub	sp, #20
 800336e:	0007      	movs	r7, r0
 8003370:	000c      	movs	r4, r1
 8003372:	9203      	str	r2, [sp, #12]
 8003374:	9301      	str	r3, [sp, #4]
 8003376:	429e      	cmp	r6, r3
 8003378:	d83c      	bhi.n	80033f4 <__ssputs_r+0x8c>
 800337a:	2390      	movs	r3, #144	; 0x90
 800337c:	898a      	ldrh	r2, [r1, #12]
 800337e:	00db      	lsls	r3, r3, #3
 8003380:	421a      	tst	r2, r3
 8003382:	d034      	beq.n	80033ee <__ssputs_r+0x86>
 8003384:	6909      	ldr	r1, [r1, #16]
 8003386:	6823      	ldr	r3, [r4, #0]
 8003388:	6960      	ldr	r0, [r4, #20]
 800338a:	1a5b      	subs	r3, r3, r1
 800338c:	9302      	str	r3, [sp, #8]
 800338e:	2303      	movs	r3, #3
 8003390:	4343      	muls	r3, r0
 8003392:	0fdd      	lsrs	r5, r3, #31
 8003394:	18ed      	adds	r5, r5, r3
 8003396:	9b01      	ldr	r3, [sp, #4]
 8003398:	9802      	ldr	r0, [sp, #8]
 800339a:	3301      	adds	r3, #1
 800339c:	181b      	adds	r3, r3, r0
 800339e:	106d      	asrs	r5, r5, #1
 80033a0:	42ab      	cmp	r3, r5
 80033a2:	d900      	bls.n	80033a6 <__ssputs_r+0x3e>
 80033a4:	001d      	movs	r5, r3
 80033a6:	0553      	lsls	r3, r2, #21
 80033a8:	d532      	bpl.n	8003410 <__ssputs_r+0xa8>
 80033aa:	0029      	movs	r1, r5
 80033ac:	0038      	movs	r0, r7
 80033ae:	f000 fb53 	bl	8003a58 <_malloc_r>
 80033b2:	1e06      	subs	r6, r0, #0
 80033b4:	d109      	bne.n	80033ca <__ssputs_r+0x62>
 80033b6:	230c      	movs	r3, #12
 80033b8:	603b      	str	r3, [r7, #0]
 80033ba:	2340      	movs	r3, #64	; 0x40
 80033bc:	2001      	movs	r0, #1
 80033be:	89a2      	ldrh	r2, [r4, #12]
 80033c0:	4240      	negs	r0, r0
 80033c2:	4313      	orrs	r3, r2
 80033c4:	81a3      	strh	r3, [r4, #12]
 80033c6:	b005      	add	sp, #20
 80033c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033ca:	9a02      	ldr	r2, [sp, #8]
 80033cc:	6921      	ldr	r1, [r4, #16]
 80033ce:	f000 faba 	bl	8003946 <memcpy>
 80033d2:	89a3      	ldrh	r3, [r4, #12]
 80033d4:	4a14      	ldr	r2, [pc, #80]	; (8003428 <__ssputs_r+0xc0>)
 80033d6:	401a      	ands	r2, r3
 80033d8:	2380      	movs	r3, #128	; 0x80
 80033da:	4313      	orrs	r3, r2
 80033dc:	81a3      	strh	r3, [r4, #12]
 80033de:	9b02      	ldr	r3, [sp, #8]
 80033e0:	6126      	str	r6, [r4, #16]
 80033e2:	18f6      	adds	r6, r6, r3
 80033e4:	6026      	str	r6, [r4, #0]
 80033e6:	6165      	str	r5, [r4, #20]
 80033e8:	9e01      	ldr	r6, [sp, #4]
 80033ea:	1aed      	subs	r5, r5, r3
 80033ec:	60a5      	str	r5, [r4, #8]
 80033ee:	9b01      	ldr	r3, [sp, #4]
 80033f0:	429e      	cmp	r6, r3
 80033f2:	d900      	bls.n	80033f6 <__ssputs_r+0x8e>
 80033f4:	9e01      	ldr	r6, [sp, #4]
 80033f6:	0032      	movs	r2, r6
 80033f8:	9903      	ldr	r1, [sp, #12]
 80033fa:	6820      	ldr	r0, [r4, #0]
 80033fc:	f000 faac 	bl	8003958 <memmove>
 8003400:	68a3      	ldr	r3, [r4, #8]
 8003402:	2000      	movs	r0, #0
 8003404:	1b9b      	subs	r3, r3, r6
 8003406:	60a3      	str	r3, [r4, #8]
 8003408:	6823      	ldr	r3, [r4, #0]
 800340a:	199e      	adds	r6, r3, r6
 800340c:	6026      	str	r6, [r4, #0]
 800340e:	e7da      	b.n	80033c6 <__ssputs_r+0x5e>
 8003410:	002a      	movs	r2, r5
 8003412:	0038      	movs	r0, r7
 8003414:	f000 fb96 	bl	8003b44 <_realloc_r>
 8003418:	1e06      	subs	r6, r0, #0
 800341a:	d1e0      	bne.n	80033de <__ssputs_r+0x76>
 800341c:	0038      	movs	r0, r7
 800341e:	6921      	ldr	r1, [r4, #16]
 8003420:	f000 faae 	bl	8003980 <_free_r>
 8003424:	e7c7      	b.n	80033b6 <__ssputs_r+0x4e>
 8003426:	46c0      	nop			; (mov r8, r8)
 8003428:	fffffb7f 	.word	0xfffffb7f

0800342c <_svfiprintf_r>:
 800342c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800342e:	b0a1      	sub	sp, #132	; 0x84
 8003430:	9003      	str	r0, [sp, #12]
 8003432:	001d      	movs	r5, r3
 8003434:	898b      	ldrh	r3, [r1, #12]
 8003436:	000f      	movs	r7, r1
 8003438:	0016      	movs	r6, r2
 800343a:	061b      	lsls	r3, r3, #24
 800343c:	d511      	bpl.n	8003462 <_svfiprintf_r+0x36>
 800343e:	690b      	ldr	r3, [r1, #16]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d10e      	bne.n	8003462 <_svfiprintf_r+0x36>
 8003444:	2140      	movs	r1, #64	; 0x40
 8003446:	f000 fb07 	bl	8003a58 <_malloc_r>
 800344a:	6038      	str	r0, [r7, #0]
 800344c:	6138      	str	r0, [r7, #16]
 800344e:	2800      	cmp	r0, #0
 8003450:	d105      	bne.n	800345e <_svfiprintf_r+0x32>
 8003452:	230c      	movs	r3, #12
 8003454:	9a03      	ldr	r2, [sp, #12]
 8003456:	3801      	subs	r0, #1
 8003458:	6013      	str	r3, [r2, #0]
 800345a:	b021      	add	sp, #132	; 0x84
 800345c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800345e:	2340      	movs	r3, #64	; 0x40
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	2300      	movs	r3, #0
 8003464:	ac08      	add	r4, sp, #32
 8003466:	6163      	str	r3, [r4, #20]
 8003468:	3320      	adds	r3, #32
 800346a:	7663      	strb	r3, [r4, #25]
 800346c:	3310      	adds	r3, #16
 800346e:	76a3      	strb	r3, [r4, #26]
 8003470:	9507      	str	r5, [sp, #28]
 8003472:	0035      	movs	r5, r6
 8003474:	782b      	ldrb	r3, [r5, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <_svfiprintf_r+0x52>
 800347a:	2b25      	cmp	r3, #37	; 0x25
 800347c:	d147      	bne.n	800350e <_svfiprintf_r+0xe2>
 800347e:	1bab      	subs	r3, r5, r6
 8003480:	9305      	str	r3, [sp, #20]
 8003482:	42b5      	cmp	r5, r6
 8003484:	d00c      	beq.n	80034a0 <_svfiprintf_r+0x74>
 8003486:	0032      	movs	r2, r6
 8003488:	0039      	movs	r1, r7
 800348a:	9803      	ldr	r0, [sp, #12]
 800348c:	f7ff ff6c 	bl	8003368 <__ssputs_r>
 8003490:	1c43      	adds	r3, r0, #1
 8003492:	d100      	bne.n	8003496 <_svfiprintf_r+0x6a>
 8003494:	e0ae      	b.n	80035f4 <_svfiprintf_r+0x1c8>
 8003496:	6962      	ldr	r2, [r4, #20]
 8003498:	9b05      	ldr	r3, [sp, #20]
 800349a:	4694      	mov	ip, r2
 800349c:	4463      	add	r3, ip
 800349e:	6163      	str	r3, [r4, #20]
 80034a0:	782b      	ldrb	r3, [r5, #0]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d100      	bne.n	80034a8 <_svfiprintf_r+0x7c>
 80034a6:	e0a5      	b.n	80035f4 <_svfiprintf_r+0x1c8>
 80034a8:	2201      	movs	r2, #1
 80034aa:	2300      	movs	r3, #0
 80034ac:	4252      	negs	r2, r2
 80034ae:	6062      	str	r2, [r4, #4]
 80034b0:	a904      	add	r1, sp, #16
 80034b2:	3254      	adds	r2, #84	; 0x54
 80034b4:	1852      	adds	r2, r2, r1
 80034b6:	1c6e      	adds	r6, r5, #1
 80034b8:	6023      	str	r3, [r4, #0]
 80034ba:	60e3      	str	r3, [r4, #12]
 80034bc:	60a3      	str	r3, [r4, #8]
 80034be:	7013      	strb	r3, [r2, #0]
 80034c0:	65a3      	str	r3, [r4, #88]	; 0x58
 80034c2:	2205      	movs	r2, #5
 80034c4:	7831      	ldrb	r1, [r6, #0]
 80034c6:	4854      	ldr	r0, [pc, #336]	; (8003618 <_svfiprintf_r+0x1ec>)
 80034c8:	f000 fa32 	bl	8003930 <memchr>
 80034cc:	1c75      	adds	r5, r6, #1
 80034ce:	2800      	cmp	r0, #0
 80034d0:	d11f      	bne.n	8003512 <_svfiprintf_r+0xe6>
 80034d2:	6822      	ldr	r2, [r4, #0]
 80034d4:	06d3      	lsls	r3, r2, #27
 80034d6:	d504      	bpl.n	80034e2 <_svfiprintf_r+0xb6>
 80034d8:	2353      	movs	r3, #83	; 0x53
 80034da:	a904      	add	r1, sp, #16
 80034dc:	185b      	adds	r3, r3, r1
 80034de:	2120      	movs	r1, #32
 80034e0:	7019      	strb	r1, [r3, #0]
 80034e2:	0713      	lsls	r3, r2, #28
 80034e4:	d504      	bpl.n	80034f0 <_svfiprintf_r+0xc4>
 80034e6:	2353      	movs	r3, #83	; 0x53
 80034e8:	a904      	add	r1, sp, #16
 80034ea:	185b      	adds	r3, r3, r1
 80034ec:	212b      	movs	r1, #43	; 0x2b
 80034ee:	7019      	strb	r1, [r3, #0]
 80034f0:	7833      	ldrb	r3, [r6, #0]
 80034f2:	2b2a      	cmp	r3, #42	; 0x2a
 80034f4:	d016      	beq.n	8003524 <_svfiprintf_r+0xf8>
 80034f6:	0035      	movs	r5, r6
 80034f8:	2100      	movs	r1, #0
 80034fa:	200a      	movs	r0, #10
 80034fc:	68e3      	ldr	r3, [r4, #12]
 80034fe:	782a      	ldrb	r2, [r5, #0]
 8003500:	1c6e      	adds	r6, r5, #1
 8003502:	3a30      	subs	r2, #48	; 0x30
 8003504:	2a09      	cmp	r2, #9
 8003506:	d94e      	bls.n	80035a6 <_svfiprintf_r+0x17a>
 8003508:	2900      	cmp	r1, #0
 800350a:	d111      	bne.n	8003530 <_svfiprintf_r+0x104>
 800350c:	e017      	b.n	800353e <_svfiprintf_r+0x112>
 800350e:	3501      	adds	r5, #1
 8003510:	e7b0      	b.n	8003474 <_svfiprintf_r+0x48>
 8003512:	4b41      	ldr	r3, [pc, #260]	; (8003618 <_svfiprintf_r+0x1ec>)
 8003514:	6822      	ldr	r2, [r4, #0]
 8003516:	1ac0      	subs	r0, r0, r3
 8003518:	2301      	movs	r3, #1
 800351a:	4083      	lsls	r3, r0
 800351c:	4313      	orrs	r3, r2
 800351e:	002e      	movs	r6, r5
 8003520:	6023      	str	r3, [r4, #0]
 8003522:	e7ce      	b.n	80034c2 <_svfiprintf_r+0x96>
 8003524:	9b07      	ldr	r3, [sp, #28]
 8003526:	1d19      	adds	r1, r3, #4
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	9107      	str	r1, [sp, #28]
 800352c:	2b00      	cmp	r3, #0
 800352e:	db01      	blt.n	8003534 <_svfiprintf_r+0x108>
 8003530:	930b      	str	r3, [sp, #44]	; 0x2c
 8003532:	e004      	b.n	800353e <_svfiprintf_r+0x112>
 8003534:	425b      	negs	r3, r3
 8003536:	60e3      	str	r3, [r4, #12]
 8003538:	2302      	movs	r3, #2
 800353a:	4313      	orrs	r3, r2
 800353c:	6023      	str	r3, [r4, #0]
 800353e:	782b      	ldrb	r3, [r5, #0]
 8003540:	2b2e      	cmp	r3, #46	; 0x2e
 8003542:	d10a      	bne.n	800355a <_svfiprintf_r+0x12e>
 8003544:	786b      	ldrb	r3, [r5, #1]
 8003546:	2b2a      	cmp	r3, #42	; 0x2a
 8003548:	d135      	bne.n	80035b6 <_svfiprintf_r+0x18a>
 800354a:	9b07      	ldr	r3, [sp, #28]
 800354c:	3502      	adds	r5, #2
 800354e:	1d1a      	adds	r2, r3, #4
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	9207      	str	r2, [sp, #28]
 8003554:	2b00      	cmp	r3, #0
 8003556:	db2b      	blt.n	80035b0 <_svfiprintf_r+0x184>
 8003558:	9309      	str	r3, [sp, #36]	; 0x24
 800355a:	4e30      	ldr	r6, [pc, #192]	; (800361c <_svfiprintf_r+0x1f0>)
 800355c:	2203      	movs	r2, #3
 800355e:	0030      	movs	r0, r6
 8003560:	7829      	ldrb	r1, [r5, #0]
 8003562:	f000 f9e5 	bl	8003930 <memchr>
 8003566:	2800      	cmp	r0, #0
 8003568:	d006      	beq.n	8003578 <_svfiprintf_r+0x14c>
 800356a:	2340      	movs	r3, #64	; 0x40
 800356c:	1b80      	subs	r0, r0, r6
 800356e:	4083      	lsls	r3, r0
 8003570:	6822      	ldr	r2, [r4, #0]
 8003572:	3501      	adds	r5, #1
 8003574:	4313      	orrs	r3, r2
 8003576:	6023      	str	r3, [r4, #0]
 8003578:	7829      	ldrb	r1, [r5, #0]
 800357a:	2206      	movs	r2, #6
 800357c:	4828      	ldr	r0, [pc, #160]	; (8003620 <_svfiprintf_r+0x1f4>)
 800357e:	1c6e      	adds	r6, r5, #1
 8003580:	7621      	strb	r1, [r4, #24]
 8003582:	f000 f9d5 	bl	8003930 <memchr>
 8003586:	2800      	cmp	r0, #0
 8003588:	d03c      	beq.n	8003604 <_svfiprintf_r+0x1d8>
 800358a:	4b26      	ldr	r3, [pc, #152]	; (8003624 <_svfiprintf_r+0x1f8>)
 800358c:	2b00      	cmp	r3, #0
 800358e:	d125      	bne.n	80035dc <_svfiprintf_r+0x1b0>
 8003590:	2207      	movs	r2, #7
 8003592:	9b07      	ldr	r3, [sp, #28]
 8003594:	3307      	adds	r3, #7
 8003596:	4393      	bics	r3, r2
 8003598:	3308      	adds	r3, #8
 800359a:	9307      	str	r3, [sp, #28]
 800359c:	6963      	ldr	r3, [r4, #20]
 800359e:	9a04      	ldr	r2, [sp, #16]
 80035a0:	189b      	adds	r3, r3, r2
 80035a2:	6163      	str	r3, [r4, #20]
 80035a4:	e765      	b.n	8003472 <_svfiprintf_r+0x46>
 80035a6:	4343      	muls	r3, r0
 80035a8:	0035      	movs	r5, r6
 80035aa:	2101      	movs	r1, #1
 80035ac:	189b      	adds	r3, r3, r2
 80035ae:	e7a6      	b.n	80034fe <_svfiprintf_r+0xd2>
 80035b0:	2301      	movs	r3, #1
 80035b2:	425b      	negs	r3, r3
 80035b4:	e7d0      	b.n	8003558 <_svfiprintf_r+0x12c>
 80035b6:	2300      	movs	r3, #0
 80035b8:	200a      	movs	r0, #10
 80035ba:	001a      	movs	r2, r3
 80035bc:	3501      	adds	r5, #1
 80035be:	6063      	str	r3, [r4, #4]
 80035c0:	7829      	ldrb	r1, [r5, #0]
 80035c2:	1c6e      	adds	r6, r5, #1
 80035c4:	3930      	subs	r1, #48	; 0x30
 80035c6:	2909      	cmp	r1, #9
 80035c8:	d903      	bls.n	80035d2 <_svfiprintf_r+0x1a6>
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0c5      	beq.n	800355a <_svfiprintf_r+0x12e>
 80035ce:	9209      	str	r2, [sp, #36]	; 0x24
 80035d0:	e7c3      	b.n	800355a <_svfiprintf_r+0x12e>
 80035d2:	4342      	muls	r2, r0
 80035d4:	0035      	movs	r5, r6
 80035d6:	2301      	movs	r3, #1
 80035d8:	1852      	adds	r2, r2, r1
 80035da:	e7f1      	b.n	80035c0 <_svfiprintf_r+0x194>
 80035dc:	ab07      	add	r3, sp, #28
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	003a      	movs	r2, r7
 80035e2:	0021      	movs	r1, r4
 80035e4:	4b10      	ldr	r3, [pc, #64]	; (8003628 <_svfiprintf_r+0x1fc>)
 80035e6:	9803      	ldr	r0, [sp, #12]
 80035e8:	e000      	b.n	80035ec <_svfiprintf_r+0x1c0>
 80035ea:	bf00      	nop
 80035ec:	9004      	str	r0, [sp, #16]
 80035ee:	9b04      	ldr	r3, [sp, #16]
 80035f0:	3301      	adds	r3, #1
 80035f2:	d1d3      	bne.n	800359c <_svfiprintf_r+0x170>
 80035f4:	89bb      	ldrh	r3, [r7, #12]
 80035f6:	980d      	ldr	r0, [sp, #52]	; 0x34
 80035f8:	065b      	lsls	r3, r3, #25
 80035fa:	d400      	bmi.n	80035fe <_svfiprintf_r+0x1d2>
 80035fc:	e72d      	b.n	800345a <_svfiprintf_r+0x2e>
 80035fe:	2001      	movs	r0, #1
 8003600:	4240      	negs	r0, r0
 8003602:	e72a      	b.n	800345a <_svfiprintf_r+0x2e>
 8003604:	ab07      	add	r3, sp, #28
 8003606:	9300      	str	r3, [sp, #0]
 8003608:	003a      	movs	r2, r7
 800360a:	0021      	movs	r1, r4
 800360c:	4b06      	ldr	r3, [pc, #24]	; (8003628 <_svfiprintf_r+0x1fc>)
 800360e:	9803      	ldr	r0, [sp, #12]
 8003610:	f000 f87c 	bl	800370c <_printf_i>
 8003614:	e7ea      	b.n	80035ec <_svfiprintf_r+0x1c0>
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	08003c94 	.word	0x08003c94
 800361c:	08003c9a 	.word	0x08003c9a
 8003620:	08003c9e 	.word	0x08003c9e
 8003624:	00000000 	.word	0x00000000
 8003628:	08003369 	.word	0x08003369

0800362c <_printf_common>:
 800362c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800362e:	0015      	movs	r5, r2
 8003630:	9301      	str	r3, [sp, #4]
 8003632:	688a      	ldr	r2, [r1, #8]
 8003634:	690b      	ldr	r3, [r1, #16]
 8003636:	000c      	movs	r4, r1
 8003638:	9000      	str	r0, [sp, #0]
 800363a:	4293      	cmp	r3, r2
 800363c:	da00      	bge.n	8003640 <_printf_common+0x14>
 800363e:	0013      	movs	r3, r2
 8003640:	0022      	movs	r2, r4
 8003642:	602b      	str	r3, [r5, #0]
 8003644:	3243      	adds	r2, #67	; 0x43
 8003646:	7812      	ldrb	r2, [r2, #0]
 8003648:	2a00      	cmp	r2, #0
 800364a:	d001      	beq.n	8003650 <_printf_common+0x24>
 800364c:	3301      	adds	r3, #1
 800364e:	602b      	str	r3, [r5, #0]
 8003650:	6823      	ldr	r3, [r4, #0]
 8003652:	069b      	lsls	r3, r3, #26
 8003654:	d502      	bpl.n	800365c <_printf_common+0x30>
 8003656:	682b      	ldr	r3, [r5, #0]
 8003658:	3302      	adds	r3, #2
 800365a:	602b      	str	r3, [r5, #0]
 800365c:	6822      	ldr	r2, [r4, #0]
 800365e:	2306      	movs	r3, #6
 8003660:	0017      	movs	r7, r2
 8003662:	401f      	ands	r7, r3
 8003664:	421a      	tst	r2, r3
 8003666:	d027      	beq.n	80036b8 <_printf_common+0x8c>
 8003668:	0023      	movs	r3, r4
 800366a:	3343      	adds	r3, #67	; 0x43
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	1e5a      	subs	r2, r3, #1
 8003670:	4193      	sbcs	r3, r2
 8003672:	6822      	ldr	r2, [r4, #0]
 8003674:	0692      	lsls	r2, r2, #26
 8003676:	d430      	bmi.n	80036da <_printf_common+0xae>
 8003678:	0022      	movs	r2, r4
 800367a:	9901      	ldr	r1, [sp, #4]
 800367c:	9800      	ldr	r0, [sp, #0]
 800367e:	9e08      	ldr	r6, [sp, #32]
 8003680:	3243      	adds	r2, #67	; 0x43
 8003682:	47b0      	blx	r6
 8003684:	1c43      	adds	r3, r0, #1
 8003686:	d025      	beq.n	80036d4 <_printf_common+0xa8>
 8003688:	2306      	movs	r3, #6
 800368a:	6820      	ldr	r0, [r4, #0]
 800368c:	682a      	ldr	r2, [r5, #0]
 800368e:	68e1      	ldr	r1, [r4, #12]
 8003690:	2500      	movs	r5, #0
 8003692:	4003      	ands	r3, r0
 8003694:	2b04      	cmp	r3, #4
 8003696:	d103      	bne.n	80036a0 <_printf_common+0x74>
 8003698:	1a8d      	subs	r5, r1, r2
 800369a:	43eb      	mvns	r3, r5
 800369c:	17db      	asrs	r3, r3, #31
 800369e:	401d      	ands	r5, r3
 80036a0:	68a3      	ldr	r3, [r4, #8]
 80036a2:	6922      	ldr	r2, [r4, #16]
 80036a4:	4293      	cmp	r3, r2
 80036a6:	dd01      	ble.n	80036ac <_printf_common+0x80>
 80036a8:	1a9b      	subs	r3, r3, r2
 80036aa:	18ed      	adds	r5, r5, r3
 80036ac:	2700      	movs	r7, #0
 80036ae:	42bd      	cmp	r5, r7
 80036b0:	d120      	bne.n	80036f4 <_printf_common+0xc8>
 80036b2:	2000      	movs	r0, #0
 80036b4:	e010      	b.n	80036d8 <_printf_common+0xac>
 80036b6:	3701      	adds	r7, #1
 80036b8:	68e3      	ldr	r3, [r4, #12]
 80036ba:	682a      	ldr	r2, [r5, #0]
 80036bc:	1a9b      	subs	r3, r3, r2
 80036be:	42bb      	cmp	r3, r7
 80036c0:	ddd2      	ble.n	8003668 <_printf_common+0x3c>
 80036c2:	0022      	movs	r2, r4
 80036c4:	2301      	movs	r3, #1
 80036c6:	9901      	ldr	r1, [sp, #4]
 80036c8:	9800      	ldr	r0, [sp, #0]
 80036ca:	9e08      	ldr	r6, [sp, #32]
 80036cc:	3219      	adds	r2, #25
 80036ce:	47b0      	blx	r6
 80036d0:	1c43      	adds	r3, r0, #1
 80036d2:	d1f0      	bne.n	80036b6 <_printf_common+0x8a>
 80036d4:	2001      	movs	r0, #1
 80036d6:	4240      	negs	r0, r0
 80036d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80036da:	2030      	movs	r0, #48	; 0x30
 80036dc:	18e1      	adds	r1, r4, r3
 80036de:	3143      	adds	r1, #67	; 0x43
 80036e0:	7008      	strb	r0, [r1, #0]
 80036e2:	0021      	movs	r1, r4
 80036e4:	1c5a      	adds	r2, r3, #1
 80036e6:	3145      	adds	r1, #69	; 0x45
 80036e8:	7809      	ldrb	r1, [r1, #0]
 80036ea:	18a2      	adds	r2, r4, r2
 80036ec:	3243      	adds	r2, #67	; 0x43
 80036ee:	3302      	adds	r3, #2
 80036f0:	7011      	strb	r1, [r2, #0]
 80036f2:	e7c1      	b.n	8003678 <_printf_common+0x4c>
 80036f4:	0022      	movs	r2, r4
 80036f6:	2301      	movs	r3, #1
 80036f8:	9901      	ldr	r1, [sp, #4]
 80036fa:	9800      	ldr	r0, [sp, #0]
 80036fc:	9e08      	ldr	r6, [sp, #32]
 80036fe:	321a      	adds	r2, #26
 8003700:	47b0      	blx	r6
 8003702:	1c43      	adds	r3, r0, #1
 8003704:	d0e6      	beq.n	80036d4 <_printf_common+0xa8>
 8003706:	3701      	adds	r7, #1
 8003708:	e7d1      	b.n	80036ae <_printf_common+0x82>
	...

0800370c <_printf_i>:
 800370c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800370e:	b08b      	sub	sp, #44	; 0x2c
 8003710:	9206      	str	r2, [sp, #24]
 8003712:	000a      	movs	r2, r1
 8003714:	3243      	adds	r2, #67	; 0x43
 8003716:	9307      	str	r3, [sp, #28]
 8003718:	9005      	str	r0, [sp, #20]
 800371a:	9204      	str	r2, [sp, #16]
 800371c:	7e0a      	ldrb	r2, [r1, #24]
 800371e:	000c      	movs	r4, r1
 8003720:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003722:	2a78      	cmp	r2, #120	; 0x78
 8003724:	d807      	bhi.n	8003736 <_printf_i+0x2a>
 8003726:	2a62      	cmp	r2, #98	; 0x62
 8003728:	d809      	bhi.n	800373e <_printf_i+0x32>
 800372a:	2a00      	cmp	r2, #0
 800372c:	d100      	bne.n	8003730 <_printf_i+0x24>
 800372e:	e0c1      	b.n	80038b4 <_printf_i+0x1a8>
 8003730:	2a58      	cmp	r2, #88	; 0x58
 8003732:	d100      	bne.n	8003736 <_printf_i+0x2a>
 8003734:	e08c      	b.n	8003850 <_printf_i+0x144>
 8003736:	0026      	movs	r6, r4
 8003738:	3642      	adds	r6, #66	; 0x42
 800373a:	7032      	strb	r2, [r6, #0]
 800373c:	e022      	b.n	8003784 <_printf_i+0x78>
 800373e:	0010      	movs	r0, r2
 8003740:	3863      	subs	r0, #99	; 0x63
 8003742:	2815      	cmp	r0, #21
 8003744:	d8f7      	bhi.n	8003736 <_printf_i+0x2a>
 8003746:	f7fc fcdf 	bl	8000108 <__gnu_thumb1_case_shi>
 800374a:	0016      	.short	0x0016
 800374c:	fff6001f 	.word	0xfff6001f
 8003750:	fff6fff6 	.word	0xfff6fff6
 8003754:	001ffff6 	.word	0x001ffff6
 8003758:	fff6fff6 	.word	0xfff6fff6
 800375c:	fff6fff6 	.word	0xfff6fff6
 8003760:	003600a8 	.word	0x003600a8
 8003764:	fff6009a 	.word	0xfff6009a
 8003768:	00b9fff6 	.word	0x00b9fff6
 800376c:	0036fff6 	.word	0x0036fff6
 8003770:	fff6fff6 	.word	0xfff6fff6
 8003774:	009e      	.short	0x009e
 8003776:	0026      	movs	r6, r4
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	3642      	adds	r6, #66	; 0x42
 800377c:	1d11      	adds	r1, r2, #4
 800377e:	6019      	str	r1, [r3, #0]
 8003780:	6813      	ldr	r3, [r2, #0]
 8003782:	7033      	strb	r3, [r6, #0]
 8003784:	2301      	movs	r3, #1
 8003786:	e0a7      	b.n	80038d8 <_printf_i+0x1cc>
 8003788:	6808      	ldr	r0, [r1, #0]
 800378a:	6819      	ldr	r1, [r3, #0]
 800378c:	1d0a      	adds	r2, r1, #4
 800378e:	0605      	lsls	r5, r0, #24
 8003790:	d50b      	bpl.n	80037aa <_printf_i+0x9e>
 8003792:	680d      	ldr	r5, [r1, #0]
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	2d00      	cmp	r5, #0
 8003798:	da03      	bge.n	80037a2 <_printf_i+0x96>
 800379a:	232d      	movs	r3, #45	; 0x2d
 800379c:	9a04      	ldr	r2, [sp, #16]
 800379e:	426d      	negs	r5, r5
 80037a0:	7013      	strb	r3, [r2, #0]
 80037a2:	4b61      	ldr	r3, [pc, #388]	; (8003928 <_printf_i+0x21c>)
 80037a4:	270a      	movs	r7, #10
 80037a6:	9303      	str	r3, [sp, #12]
 80037a8:	e01b      	b.n	80037e2 <_printf_i+0xd6>
 80037aa:	680d      	ldr	r5, [r1, #0]
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	0641      	lsls	r1, r0, #25
 80037b0:	d5f1      	bpl.n	8003796 <_printf_i+0x8a>
 80037b2:	b22d      	sxth	r5, r5
 80037b4:	e7ef      	b.n	8003796 <_printf_i+0x8a>
 80037b6:	680d      	ldr	r5, [r1, #0]
 80037b8:	6819      	ldr	r1, [r3, #0]
 80037ba:	1d08      	adds	r0, r1, #4
 80037bc:	6018      	str	r0, [r3, #0]
 80037be:	062e      	lsls	r6, r5, #24
 80037c0:	d501      	bpl.n	80037c6 <_printf_i+0xba>
 80037c2:	680d      	ldr	r5, [r1, #0]
 80037c4:	e003      	b.n	80037ce <_printf_i+0xc2>
 80037c6:	066d      	lsls	r5, r5, #25
 80037c8:	d5fb      	bpl.n	80037c2 <_printf_i+0xb6>
 80037ca:	680d      	ldr	r5, [r1, #0]
 80037cc:	b2ad      	uxth	r5, r5
 80037ce:	4b56      	ldr	r3, [pc, #344]	; (8003928 <_printf_i+0x21c>)
 80037d0:	2708      	movs	r7, #8
 80037d2:	9303      	str	r3, [sp, #12]
 80037d4:	2a6f      	cmp	r2, #111	; 0x6f
 80037d6:	d000      	beq.n	80037da <_printf_i+0xce>
 80037d8:	3702      	adds	r7, #2
 80037da:	0023      	movs	r3, r4
 80037dc:	2200      	movs	r2, #0
 80037de:	3343      	adds	r3, #67	; 0x43
 80037e0:	701a      	strb	r2, [r3, #0]
 80037e2:	6863      	ldr	r3, [r4, #4]
 80037e4:	60a3      	str	r3, [r4, #8]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	db03      	blt.n	80037f2 <_printf_i+0xe6>
 80037ea:	2204      	movs	r2, #4
 80037ec:	6821      	ldr	r1, [r4, #0]
 80037ee:	4391      	bics	r1, r2
 80037f0:	6021      	str	r1, [r4, #0]
 80037f2:	2d00      	cmp	r5, #0
 80037f4:	d102      	bne.n	80037fc <_printf_i+0xf0>
 80037f6:	9e04      	ldr	r6, [sp, #16]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d00c      	beq.n	8003816 <_printf_i+0x10a>
 80037fc:	9e04      	ldr	r6, [sp, #16]
 80037fe:	0028      	movs	r0, r5
 8003800:	0039      	movs	r1, r7
 8003802:	f7fc fd11 	bl	8000228 <__aeabi_uidivmod>
 8003806:	9b03      	ldr	r3, [sp, #12]
 8003808:	3e01      	subs	r6, #1
 800380a:	5c5b      	ldrb	r3, [r3, r1]
 800380c:	7033      	strb	r3, [r6, #0]
 800380e:	002b      	movs	r3, r5
 8003810:	0005      	movs	r5, r0
 8003812:	429f      	cmp	r7, r3
 8003814:	d9f3      	bls.n	80037fe <_printf_i+0xf2>
 8003816:	2f08      	cmp	r7, #8
 8003818:	d109      	bne.n	800382e <_printf_i+0x122>
 800381a:	6823      	ldr	r3, [r4, #0]
 800381c:	07db      	lsls	r3, r3, #31
 800381e:	d506      	bpl.n	800382e <_printf_i+0x122>
 8003820:	6863      	ldr	r3, [r4, #4]
 8003822:	6922      	ldr	r2, [r4, #16]
 8003824:	4293      	cmp	r3, r2
 8003826:	dc02      	bgt.n	800382e <_printf_i+0x122>
 8003828:	2330      	movs	r3, #48	; 0x30
 800382a:	3e01      	subs	r6, #1
 800382c:	7033      	strb	r3, [r6, #0]
 800382e:	9b04      	ldr	r3, [sp, #16]
 8003830:	1b9b      	subs	r3, r3, r6
 8003832:	6123      	str	r3, [r4, #16]
 8003834:	9b07      	ldr	r3, [sp, #28]
 8003836:	0021      	movs	r1, r4
 8003838:	9300      	str	r3, [sp, #0]
 800383a:	9805      	ldr	r0, [sp, #20]
 800383c:	9b06      	ldr	r3, [sp, #24]
 800383e:	aa09      	add	r2, sp, #36	; 0x24
 8003840:	f7ff fef4 	bl	800362c <_printf_common>
 8003844:	1c43      	adds	r3, r0, #1
 8003846:	d14c      	bne.n	80038e2 <_printf_i+0x1d6>
 8003848:	2001      	movs	r0, #1
 800384a:	4240      	negs	r0, r0
 800384c:	b00b      	add	sp, #44	; 0x2c
 800384e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003850:	3145      	adds	r1, #69	; 0x45
 8003852:	700a      	strb	r2, [r1, #0]
 8003854:	4a34      	ldr	r2, [pc, #208]	; (8003928 <_printf_i+0x21c>)
 8003856:	9203      	str	r2, [sp, #12]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	6821      	ldr	r1, [r4, #0]
 800385c:	ca20      	ldmia	r2!, {r5}
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	0608      	lsls	r0, r1, #24
 8003862:	d516      	bpl.n	8003892 <_printf_i+0x186>
 8003864:	07cb      	lsls	r3, r1, #31
 8003866:	d502      	bpl.n	800386e <_printf_i+0x162>
 8003868:	2320      	movs	r3, #32
 800386a:	4319      	orrs	r1, r3
 800386c:	6021      	str	r1, [r4, #0]
 800386e:	2710      	movs	r7, #16
 8003870:	2d00      	cmp	r5, #0
 8003872:	d1b2      	bne.n	80037da <_printf_i+0xce>
 8003874:	2320      	movs	r3, #32
 8003876:	6822      	ldr	r2, [r4, #0]
 8003878:	439a      	bics	r2, r3
 800387a:	6022      	str	r2, [r4, #0]
 800387c:	e7ad      	b.n	80037da <_printf_i+0xce>
 800387e:	2220      	movs	r2, #32
 8003880:	6809      	ldr	r1, [r1, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	6022      	str	r2, [r4, #0]
 8003886:	0022      	movs	r2, r4
 8003888:	2178      	movs	r1, #120	; 0x78
 800388a:	3245      	adds	r2, #69	; 0x45
 800388c:	7011      	strb	r1, [r2, #0]
 800388e:	4a27      	ldr	r2, [pc, #156]	; (800392c <_printf_i+0x220>)
 8003890:	e7e1      	b.n	8003856 <_printf_i+0x14a>
 8003892:	0648      	lsls	r0, r1, #25
 8003894:	d5e6      	bpl.n	8003864 <_printf_i+0x158>
 8003896:	b2ad      	uxth	r5, r5
 8003898:	e7e4      	b.n	8003864 <_printf_i+0x158>
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	680d      	ldr	r5, [r1, #0]
 800389e:	1d10      	adds	r0, r2, #4
 80038a0:	6949      	ldr	r1, [r1, #20]
 80038a2:	6018      	str	r0, [r3, #0]
 80038a4:	6813      	ldr	r3, [r2, #0]
 80038a6:	062e      	lsls	r6, r5, #24
 80038a8:	d501      	bpl.n	80038ae <_printf_i+0x1a2>
 80038aa:	6019      	str	r1, [r3, #0]
 80038ac:	e002      	b.n	80038b4 <_printf_i+0x1a8>
 80038ae:	066d      	lsls	r5, r5, #25
 80038b0:	d5fb      	bpl.n	80038aa <_printf_i+0x19e>
 80038b2:	8019      	strh	r1, [r3, #0]
 80038b4:	2300      	movs	r3, #0
 80038b6:	9e04      	ldr	r6, [sp, #16]
 80038b8:	6123      	str	r3, [r4, #16]
 80038ba:	e7bb      	b.n	8003834 <_printf_i+0x128>
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	1d11      	adds	r1, r2, #4
 80038c0:	6019      	str	r1, [r3, #0]
 80038c2:	6816      	ldr	r6, [r2, #0]
 80038c4:	2100      	movs	r1, #0
 80038c6:	0030      	movs	r0, r6
 80038c8:	6862      	ldr	r2, [r4, #4]
 80038ca:	f000 f831 	bl	8003930 <memchr>
 80038ce:	2800      	cmp	r0, #0
 80038d0:	d001      	beq.n	80038d6 <_printf_i+0x1ca>
 80038d2:	1b80      	subs	r0, r0, r6
 80038d4:	6060      	str	r0, [r4, #4]
 80038d6:	6863      	ldr	r3, [r4, #4]
 80038d8:	6123      	str	r3, [r4, #16]
 80038da:	2300      	movs	r3, #0
 80038dc:	9a04      	ldr	r2, [sp, #16]
 80038de:	7013      	strb	r3, [r2, #0]
 80038e0:	e7a8      	b.n	8003834 <_printf_i+0x128>
 80038e2:	6923      	ldr	r3, [r4, #16]
 80038e4:	0032      	movs	r2, r6
 80038e6:	9906      	ldr	r1, [sp, #24]
 80038e8:	9805      	ldr	r0, [sp, #20]
 80038ea:	9d07      	ldr	r5, [sp, #28]
 80038ec:	47a8      	blx	r5
 80038ee:	1c43      	adds	r3, r0, #1
 80038f0:	d0aa      	beq.n	8003848 <_printf_i+0x13c>
 80038f2:	6823      	ldr	r3, [r4, #0]
 80038f4:	079b      	lsls	r3, r3, #30
 80038f6:	d415      	bmi.n	8003924 <_printf_i+0x218>
 80038f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038fa:	68e0      	ldr	r0, [r4, #12]
 80038fc:	4298      	cmp	r0, r3
 80038fe:	daa5      	bge.n	800384c <_printf_i+0x140>
 8003900:	0018      	movs	r0, r3
 8003902:	e7a3      	b.n	800384c <_printf_i+0x140>
 8003904:	0022      	movs	r2, r4
 8003906:	2301      	movs	r3, #1
 8003908:	9906      	ldr	r1, [sp, #24]
 800390a:	9805      	ldr	r0, [sp, #20]
 800390c:	9e07      	ldr	r6, [sp, #28]
 800390e:	3219      	adds	r2, #25
 8003910:	47b0      	blx	r6
 8003912:	1c43      	adds	r3, r0, #1
 8003914:	d098      	beq.n	8003848 <_printf_i+0x13c>
 8003916:	3501      	adds	r5, #1
 8003918:	68e3      	ldr	r3, [r4, #12]
 800391a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800391c:	1a9b      	subs	r3, r3, r2
 800391e:	42ab      	cmp	r3, r5
 8003920:	dcf0      	bgt.n	8003904 <_printf_i+0x1f8>
 8003922:	e7e9      	b.n	80038f8 <_printf_i+0x1ec>
 8003924:	2500      	movs	r5, #0
 8003926:	e7f7      	b.n	8003918 <_printf_i+0x20c>
 8003928:	08003ca5 	.word	0x08003ca5
 800392c:	08003cb6 	.word	0x08003cb6

08003930 <memchr>:
 8003930:	b2c9      	uxtb	r1, r1
 8003932:	1882      	adds	r2, r0, r2
 8003934:	4290      	cmp	r0, r2
 8003936:	d101      	bne.n	800393c <memchr+0xc>
 8003938:	2000      	movs	r0, #0
 800393a:	4770      	bx	lr
 800393c:	7803      	ldrb	r3, [r0, #0]
 800393e:	428b      	cmp	r3, r1
 8003940:	d0fb      	beq.n	800393a <memchr+0xa>
 8003942:	3001      	adds	r0, #1
 8003944:	e7f6      	b.n	8003934 <memchr+0x4>

08003946 <memcpy>:
 8003946:	2300      	movs	r3, #0
 8003948:	b510      	push	{r4, lr}
 800394a:	429a      	cmp	r2, r3
 800394c:	d100      	bne.n	8003950 <memcpy+0xa>
 800394e:	bd10      	pop	{r4, pc}
 8003950:	5ccc      	ldrb	r4, [r1, r3]
 8003952:	54c4      	strb	r4, [r0, r3]
 8003954:	3301      	adds	r3, #1
 8003956:	e7f8      	b.n	800394a <memcpy+0x4>

08003958 <memmove>:
 8003958:	b510      	push	{r4, lr}
 800395a:	4288      	cmp	r0, r1
 800395c:	d902      	bls.n	8003964 <memmove+0xc>
 800395e:	188b      	adds	r3, r1, r2
 8003960:	4298      	cmp	r0, r3
 8003962:	d303      	bcc.n	800396c <memmove+0x14>
 8003964:	2300      	movs	r3, #0
 8003966:	e007      	b.n	8003978 <memmove+0x20>
 8003968:	5c8b      	ldrb	r3, [r1, r2]
 800396a:	5483      	strb	r3, [r0, r2]
 800396c:	3a01      	subs	r2, #1
 800396e:	d2fb      	bcs.n	8003968 <memmove+0x10>
 8003970:	bd10      	pop	{r4, pc}
 8003972:	5ccc      	ldrb	r4, [r1, r3]
 8003974:	54c4      	strb	r4, [r0, r3]
 8003976:	3301      	adds	r3, #1
 8003978:	429a      	cmp	r2, r3
 800397a:	d1fa      	bne.n	8003972 <memmove+0x1a>
 800397c:	e7f8      	b.n	8003970 <memmove+0x18>
	...

08003980 <_free_r>:
 8003980:	b570      	push	{r4, r5, r6, lr}
 8003982:	0005      	movs	r5, r0
 8003984:	2900      	cmp	r1, #0
 8003986:	d010      	beq.n	80039aa <_free_r+0x2a>
 8003988:	1f0c      	subs	r4, r1, #4
 800398a:	6823      	ldr	r3, [r4, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	da00      	bge.n	8003992 <_free_r+0x12>
 8003990:	18e4      	adds	r4, r4, r3
 8003992:	0028      	movs	r0, r5
 8003994:	f000 f918 	bl	8003bc8 <__malloc_lock>
 8003998:	4a1d      	ldr	r2, [pc, #116]	; (8003a10 <_free_r+0x90>)
 800399a:	6813      	ldr	r3, [r2, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d105      	bne.n	80039ac <_free_r+0x2c>
 80039a0:	6063      	str	r3, [r4, #4]
 80039a2:	6014      	str	r4, [r2, #0]
 80039a4:	0028      	movs	r0, r5
 80039a6:	f000 f917 	bl	8003bd8 <__malloc_unlock>
 80039aa:	bd70      	pop	{r4, r5, r6, pc}
 80039ac:	42a3      	cmp	r3, r4
 80039ae:	d908      	bls.n	80039c2 <_free_r+0x42>
 80039b0:	6821      	ldr	r1, [r4, #0]
 80039b2:	1860      	adds	r0, r4, r1
 80039b4:	4283      	cmp	r3, r0
 80039b6:	d1f3      	bne.n	80039a0 <_free_r+0x20>
 80039b8:	6818      	ldr	r0, [r3, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	1841      	adds	r1, r0, r1
 80039be:	6021      	str	r1, [r4, #0]
 80039c0:	e7ee      	b.n	80039a0 <_free_r+0x20>
 80039c2:	001a      	movs	r2, r3
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <_free_r+0x4e>
 80039ca:	42a3      	cmp	r3, r4
 80039cc:	d9f9      	bls.n	80039c2 <_free_r+0x42>
 80039ce:	6811      	ldr	r1, [r2, #0]
 80039d0:	1850      	adds	r0, r2, r1
 80039d2:	42a0      	cmp	r0, r4
 80039d4:	d10b      	bne.n	80039ee <_free_r+0x6e>
 80039d6:	6820      	ldr	r0, [r4, #0]
 80039d8:	1809      	adds	r1, r1, r0
 80039da:	1850      	adds	r0, r2, r1
 80039dc:	6011      	str	r1, [r2, #0]
 80039de:	4283      	cmp	r3, r0
 80039e0:	d1e0      	bne.n	80039a4 <_free_r+0x24>
 80039e2:	6818      	ldr	r0, [r3, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	1841      	adds	r1, r0, r1
 80039e8:	6011      	str	r1, [r2, #0]
 80039ea:	6053      	str	r3, [r2, #4]
 80039ec:	e7da      	b.n	80039a4 <_free_r+0x24>
 80039ee:	42a0      	cmp	r0, r4
 80039f0:	d902      	bls.n	80039f8 <_free_r+0x78>
 80039f2:	230c      	movs	r3, #12
 80039f4:	602b      	str	r3, [r5, #0]
 80039f6:	e7d5      	b.n	80039a4 <_free_r+0x24>
 80039f8:	6821      	ldr	r1, [r4, #0]
 80039fa:	1860      	adds	r0, r4, r1
 80039fc:	4283      	cmp	r3, r0
 80039fe:	d103      	bne.n	8003a08 <_free_r+0x88>
 8003a00:	6818      	ldr	r0, [r3, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	1841      	adds	r1, r0, r1
 8003a06:	6021      	str	r1, [r4, #0]
 8003a08:	6063      	str	r3, [r4, #4]
 8003a0a:	6054      	str	r4, [r2, #4]
 8003a0c:	e7ca      	b.n	80039a4 <_free_r+0x24>
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	200001b8 	.word	0x200001b8

08003a14 <sbrk_aligned>:
 8003a14:	b570      	push	{r4, r5, r6, lr}
 8003a16:	4e0f      	ldr	r6, [pc, #60]	; (8003a54 <sbrk_aligned+0x40>)
 8003a18:	000d      	movs	r5, r1
 8003a1a:	6831      	ldr	r1, [r6, #0]
 8003a1c:	0004      	movs	r4, r0
 8003a1e:	2900      	cmp	r1, #0
 8003a20:	d102      	bne.n	8003a28 <sbrk_aligned+0x14>
 8003a22:	f000 f8bf 	bl	8003ba4 <_sbrk_r>
 8003a26:	6030      	str	r0, [r6, #0]
 8003a28:	0029      	movs	r1, r5
 8003a2a:	0020      	movs	r0, r4
 8003a2c:	f000 f8ba 	bl	8003ba4 <_sbrk_r>
 8003a30:	1c43      	adds	r3, r0, #1
 8003a32:	d00a      	beq.n	8003a4a <sbrk_aligned+0x36>
 8003a34:	2303      	movs	r3, #3
 8003a36:	1cc5      	adds	r5, r0, #3
 8003a38:	439d      	bics	r5, r3
 8003a3a:	42a8      	cmp	r0, r5
 8003a3c:	d007      	beq.n	8003a4e <sbrk_aligned+0x3a>
 8003a3e:	1a29      	subs	r1, r5, r0
 8003a40:	0020      	movs	r0, r4
 8003a42:	f000 f8af 	bl	8003ba4 <_sbrk_r>
 8003a46:	1c43      	adds	r3, r0, #1
 8003a48:	d101      	bne.n	8003a4e <sbrk_aligned+0x3a>
 8003a4a:	2501      	movs	r5, #1
 8003a4c:	426d      	negs	r5, r5
 8003a4e:	0028      	movs	r0, r5
 8003a50:	bd70      	pop	{r4, r5, r6, pc}
 8003a52:	46c0      	nop			; (mov r8, r8)
 8003a54:	200001bc 	.word	0x200001bc

08003a58 <_malloc_r>:
 8003a58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	1ccb      	adds	r3, r1, #3
 8003a5e:	4393      	bics	r3, r2
 8003a60:	3308      	adds	r3, #8
 8003a62:	0006      	movs	r6, r0
 8003a64:	001f      	movs	r7, r3
 8003a66:	2b0c      	cmp	r3, #12
 8003a68:	d232      	bcs.n	8003ad0 <_malloc_r+0x78>
 8003a6a:	270c      	movs	r7, #12
 8003a6c:	42b9      	cmp	r1, r7
 8003a6e:	d831      	bhi.n	8003ad4 <_malloc_r+0x7c>
 8003a70:	0030      	movs	r0, r6
 8003a72:	f000 f8a9 	bl	8003bc8 <__malloc_lock>
 8003a76:	4d32      	ldr	r5, [pc, #200]	; (8003b40 <_malloc_r+0xe8>)
 8003a78:	682b      	ldr	r3, [r5, #0]
 8003a7a:	001c      	movs	r4, r3
 8003a7c:	2c00      	cmp	r4, #0
 8003a7e:	d12e      	bne.n	8003ade <_malloc_r+0x86>
 8003a80:	0039      	movs	r1, r7
 8003a82:	0030      	movs	r0, r6
 8003a84:	f7ff ffc6 	bl	8003a14 <sbrk_aligned>
 8003a88:	0004      	movs	r4, r0
 8003a8a:	1c43      	adds	r3, r0, #1
 8003a8c:	d11e      	bne.n	8003acc <_malloc_r+0x74>
 8003a8e:	682c      	ldr	r4, [r5, #0]
 8003a90:	0025      	movs	r5, r4
 8003a92:	2d00      	cmp	r5, #0
 8003a94:	d14a      	bne.n	8003b2c <_malloc_r+0xd4>
 8003a96:	6823      	ldr	r3, [r4, #0]
 8003a98:	0029      	movs	r1, r5
 8003a9a:	18e3      	adds	r3, r4, r3
 8003a9c:	0030      	movs	r0, r6
 8003a9e:	9301      	str	r3, [sp, #4]
 8003aa0:	f000 f880 	bl	8003ba4 <_sbrk_r>
 8003aa4:	9b01      	ldr	r3, [sp, #4]
 8003aa6:	4283      	cmp	r3, r0
 8003aa8:	d143      	bne.n	8003b32 <_malloc_r+0xda>
 8003aaa:	6823      	ldr	r3, [r4, #0]
 8003aac:	3703      	adds	r7, #3
 8003aae:	1aff      	subs	r7, r7, r3
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	439f      	bics	r7, r3
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	2f0c      	cmp	r7, #12
 8003ab8:	d200      	bcs.n	8003abc <_malloc_r+0x64>
 8003aba:	270c      	movs	r7, #12
 8003abc:	0039      	movs	r1, r7
 8003abe:	0030      	movs	r0, r6
 8003ac0:	f7ff ffa8 	bl	8003a14 <sbrk_aligned>
 8003ac4:	1c43      	adds	r3, r0, #1
 8003ac6:	d034      	beq.n	8003b32 <_malloc_r+0xda>
 8003ac8:	6823      	ldr	r3, [r4, #0]
 8003aca:	19df      	adds	r7, r3, r7
 8003acc:	6027      	str	r7, [r4, #0]
 8003ace:	e013      	b.n	8003af8 <_malloc_r+0xa0>
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	dacb      	bge.n	8003a6c <_malloc_r+0x14>
 8003ad4:	230c      	movs	r3, #12
 8003ad6:	2500      	movs	r5, #0
 8003ad8:	6033      	str	r3, [r6, #0]
 8003ada:	0028      	movs	r0, r5
 8003adc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ade:	6822      	ldr	r2, [r4, #0]
 8003ae0:	1bd1      	subs	r1, r2, r7
 8003ae2:	d420      	bmi.n	8003b26 <_malloc_r+0xce>
 8003ae4:	290b      	cmp	r1, #11
 8003ae6:	d917      	bls.n	8003b18 <_malloc_r+0xc0>
 8003ae8:	19e2      	adds	r2, r4, r7
 8003aea:	6027      	str	r7, [r4, #0]
 8003aec:	42a3      	cmp	r3, r4
 8003aee:	d111      	bne.n	8003b14 <_malloc_r+0xbc>
 8003af0:	602a      	str	r2, [r5, #0]
 8003af2:	6863      	ldr	r3, [r4, #4]
 8003af4:	6011      	str	r1, [r2, #0]
 8003af6:	6053      	str	r3, [r2, #4]
 8003af8:	0030      	movs	r0, r6
 8003afa:	0025      	movs	r5, r4
 8003afc:	f000 f86c 	bl	8003bd8 <__malloc_unlock>
 8003b00:	2207      	movs	r2, #7
 8003b02:	350b      	adds	r5, #11
 8003b04:	1d23      	adds	r3, r4, #4
 8003b06:	4395      	bics	r5, r2
 8003b08:	1aea      	subs	r2, r5, r3
 8003b0a:	429d      	cmp	r5, r3
 8003b0c:	d0e5      	beq.n	8003ada <_malloc_r+0x82>
 8003b0e:	1b5b      	subs	r3, r3, r5
 8003b10:	50a3      	str	r3, [r4, r2]
 8003b12:	e7e2      	b.n	8003ada <_malloc_r+0x82>
 8003b14:	605a      	str	r2, [r3, #4]
 8003b16:	e7ec      	b.n	8003af2 <_malloc_r+0x9a>
 8003b18:	6862      	ldr	r2, [r4, #4]
 8003b1a:	42a3      	cmp	r3, r4
 8003b1c:	d101      	bne.n	8003b22 <_malloc_r+0xca>
 8003b1e:	602a      	str	r2, [r5, #0]
 8003b20:	e7ea      	b.n	8003af8 <_malloc_r+0xa0>
 8003b22:	605a      	str	r2, [r3, #4]
 8003b24:	e7e8      	b.n	8003af8 <_malloc_r+0xa0>
 8003b26:	0023      	movs	r3, r4
 8003b28:	6864      	ldr	r4, [r4, #4]
 8003b2a:	e7a7      	b.n	8003a7c <_malloc_r+0x24>
 8003b2c:	002c      	movs	r4, r5
 8003b2e:	686d      	ldr	r5, [r5, #4]
 8003b30:	e7af      	b.n	8003a92 <_malloc_r+0x3a>
 8003b32:	230c      	movs	r3, #12
 8003b34:	0030      	movs	r0, r6
 8003b36:	6033      	str	r3, [r6, #0]
 8003b38:	f000 f84e 	bl	8003bd8 <__malloc_unlock>
 8003b3c:	e7cd      	b.n	8003ada <_malloc_r+0x82>
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	200001b8 	.word	0x200001b8

08003b44 <_realloc_r>:
 8003b44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b46:	0007      	movs	r7, r0
 8003b48:	000e      	movs	r6, r1
 8003b4a:	0014      	movs	r4, r2
 8003b4c:	2900      	cmp	r1, #0
 8003b4e:	d105      	bne.n	8003b5c <_realloc_r+0x18>
 8003b50:	0011      	movs	r1, r2
 8003b52:	f7ff ff81 	bl	8003a58 <_malloc_r>
 8003b56:	0005      	movs	r5, r0
 8003b58:	0028      	movs	r0, r5
 8003b5a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b5c:	2a00      	cmp	r2, #0
 8003b5e:	d103      	bne.n	8003b68 <_realloc_r+0x24>
 8003b60:	f7ff ff0e 	bl	8003980 <_free_r>
 8003b64:	0025      	movs	r5, r4
 8003b66:	e7f7      	b.n	8003b58 <_realloc_r+0x14>
 8003b68:	f000 f83e 	bl	8003be8 <_malloc_usable_size_r>
 8003b6c:	9001      	str	r0, [sp, #4]
 8003b6e:	4284      	cmp	r4, r0
 8003b70:	d803      	bhi.n	8003b7a <_realloc_r+0x36>
 8003b72:	0035      	movs	r5, r6
 8003b74:	0843      	lsrs	r3, r0, #1
 8003b76:	42a3      	cmp	r3, r4
 8003b78:	d3ee      	bcc.n	8003b58 <_realloc_r+0x14>
 8003b7a:	0021      	movs	r1, r4
 8003b7c:	0038      	movs	r0, r7
 8003b7e:	f7ff ff6b 	bl	8003a58 <_malloc_r>
 8003b82:	1e05      	subs	r5, r0, #0
 8003b84:	d0e8      	beq.n	8003b58 <_realloc_r+0x14>
 8003b86:	9b01      	ldr	r3, [sp, #4]
 8003b88:	0022      	movs	r2, r4
 8003b8a:	429c      	cmp	r4, r3
 8003b8c:	d900      	bls.n	8003b90 <_realloc_r+0x4c>
 8003b8e:	001a      	movs	r2, r3
 8003b90:	0031      	movs	r1, r6
 8003b92:	0028      	movs	r0, r5
 8003b94:	f7ff fed7 	bl	8003946 <memcpy>
 8003b98:	0031      	movs	r1, r6
 8003b9a:	0038      	movs	r0, r7
 8003b9c:	f7ff fef0 	bl	8003980 <_free_r>
 8003ba0:	e7da      	b.n	8003b58 <_realloc_r+0x14>
	...

08003ba4 <_sbrk_r>:
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	b570      	push	{r4, r5, r6, lr}
 8003ba8:	4d06      	ldr	r5, [pc, #24]	; (8003bc4 <_sbrk_r+0x20>)
 8003baa:	0004      	movs	r4, r0
 8003bac:	0008      	movs	r0, r1
 8003bae:	602b      	str	r3, [r5, #0]
 8003bb0:	f7fd f89e 	bl	8000cf0 <_sbrk>
 8003bb4:	1c43      	adds	r3, r0, #1
 8003bb6:	d103      	bne.n	8003bc0 <_sbrk_r+0x1c>
 8003bb8:	682b      	ldr	r3, [r5, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d000      	beq.n	8003bc0 <_sbrk_r+0x1c>
 8003bbe:	6023      	str	r3, [r4, #0]
 8003bc0:	bd70      	pop	{r4, r5, r6, pc}
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	200001c0 	.word	0x200001c0

08003bc8 <__malloc_lock>:
 8003bc8:	b510      	push	{r4, lr}
 8003bca:	4802      	ldr	r0, [pc, #8]	; (8003bd4 <__malloc_lock+0xc>)
 8003bcc:	f000 f814 	bl	8003bf8 <__retarget_lock_acquire_recursive>
 8003bd0:	bd10      	pop	{r4, pc}
 8003bd2:	46c0      	nop			; (mov r8, r8)
 8003bd4:	200001c4 	.word	0x200001c4

08003bd8 <__malloc_unlock>:
 8003bd8:	b510      	push	{r4, lr}
 8003bda:	4802      	ldr	r0, [pc, #8]	; (8003be4 <__malloc_unlock+0xc>)
 8003bdc:	f000 f80d 	bl	8003bfa <__retarget_lock_release_recursive>
 8003be0:	bd10      	pop	{r4, pc}
 8003be2:	46c0      	nop			; (mov r8, r8)
 8003be4:	200001c4 	.word	0x200001c4

08003be8 <_malloc_usable_size_r>:
 8003be8:	1f0b      	subs	r3, r1, #4
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	1f18      	subs	r0, r3, #4
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	da01      	bge.n	8003bf6 <_malloc_usable_size_r+0xe>
 8003bf2:	580b      	ldr	r3, [r1, r0]
 8003bf4:	18c0      	adds	r0, r0, r3
 8003bf6:	4770      	bx	lr

08003bf8 <__retarget_lock_acquire_recursive>:
 8003bf8:	4770      	bx	lr

08003bfa <__retarget_lock_release_recursive>:
 8003bfa:	4770      	bx	lr

08003bfc <_init>:
 8003bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bfe:	46c0      	nop			; (mov r8, r8)
 8003c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c02:	bc08      	pop	{r3}
 8003c04:	469e      	mov	lr, r3
 8003c06:	4770      	bx	lr

08003c08 <_fini>:
 8003c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c0a:	46c0      	nop			; (mov r8, r8)
 8003c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c0e:	bc08      	pop	{r3}
 8003c10:	469e      	mov	lr, r3
 8003c12:	4770      	bx	lr
