library ieee;
use ieee.std_logic_1164.all;
package miscomponentes is

component C_7seg is
 generic (width: integer:=16);
 port
	(
	A  : in	 std_logic_vector( (width-1) downto 0);
	B  : in	 std_logic_vector( (width-1) downto 0);
	Y      : out std_logic_vector( (width-1) downto 0)
	);
 end component;
component compara is
   generic (width: integer:=8);
	port
	(
		In_A   : in	 std_logic_vector( (width-1) downto 0);
		In_B   : in	 std_logic_vector( (width-1) downto 0);
		X,Y    : out std_logic );
end component;
component MuxMaster is
 port (
	In_1   : in	std_logic_vector(7 downto 0);
		In_2   : in	std_logic_vector(7 downto 0);
		Sel      : in  std_logic;
		Out_mux  : out std_logic_vector(7 downto 0)
		);
end component;


end miscomponentes ;