# Implementation-of-RISCV-Single-Cycle-Datapath-using-Verilog