<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="Infeasi_Res_S2" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="y" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem0" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="dSlackPos" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem1" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="dSlackNeg" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem2" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="aty" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem3" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="colScale0" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem4" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="x" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem5" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="ax" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem6" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="colScale1" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem7" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100"/>
        </hw>
      </arg>
      <arg id="8" access_type="r" src_name="rowScale" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem8" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="hasLower" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem9" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124"/>
        </hw>
      </arg>
      <arg id="10" access_type="r" src_name="hasUpper" src_type="vector&lt;double, 8&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem10" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136"/>
        </hw>
      </arg>
      <arg id="11" access_type="w" src_name="dPrimalInfeasRes_val" src_type="double&amp;" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="64" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148"/>
        </hw>
      </arg>
      <arg id="12" access_type="w" src_name="dDualInfeasRes_val" src_type="double&amp;" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="64" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="172"/>
        </hw>
      </arg>
      <arg id="13" access_type="r" src_name="nRows" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196"/>
        </hw>
      </arg>
      <arg id="14" access_type="r" src_name="nCols" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="204"/>
        </hw>
      </arg>
      <arg id="15" access_type="r" src_name="problem_nEqs" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="212"/>
        </hw>
      </arg>
      <arg id="16" access_type="r" src_name="ifScaled" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="220"/>
        </hw>
      </arg>
      <arg id="17" access_type="r" src_name="inverse_dScale" src_type="double" src_isptr="0" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="64" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="228"/>
        </hw>
      </arg>
      <arg id="18" access_type="r" src_name="inverse_pScale" src_type="double" src_isptr="0" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="64" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="240"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
