

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_136_1'
================================================================
* Date:           Tue May 20 14:34:02 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      881|     1401|  8.810 us|  14.010 us|  881|  1401|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1_fu_64      |fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1     |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_136_1_Pipeline_5_fu_73                     |fp2sqr503_mont_136_1_Pipeline_5                    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_136_1_Pipeline_6_fu_79                     |fp2sqr503_mont_136_1_Pipeline_6                    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_47_1_fu_85       |fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_47_1      |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_53_2_fu_94       |fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_53_2      |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1132_fu_102  |fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1132  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_152_fu_110                                         |mp_mul_152                                         |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_rdc_mont_138_fu_117                                       |rdc_mont_138                                       |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        |grp_mp_mul_142_fu_130                                         |mp_mul_142                                         |      227|      325|  2.270 us|  3.250 us|  227|  325|                                              no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.57>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_offset"   --->   Operation 15 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = trunc i32 %c_offset_read"   --->   Operation 16 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%borrow_loc = alloca i32 1"   --->   Operation 17 'alloca' 'borrow_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%temp = alloca i32 1" [src/fpx.c:60->src/fpx.c:161]   --->   Operation 18 'alloca' 'temp' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%temp_64 = alloca i32 1" [src/fpx.c:60->src/fpx.c:160]   --->   Operation 19 'alloca' 'temp_64' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%t1 = alloca i32 1" [src/fpx.c:155]   --->   Operation 20 'alloca' 't1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%t2 = alloca i32 1" [src/fpx.c:155]   --->   Operation 21 'alloca' 't2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%t3 = alloca i32 1" [src/fpx.c:155]   --->   Operation 22 'alloca' 't3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1, i3 %empty, i64 %c, i64 %t1"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_5, i64 %temp_64"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_6, i64 %temp"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1, i3 %empty, i64 %c, i64 %t1"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 27 [1/2] (4.95ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_5, i64 %temp_64"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/2] (4.95ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_6, i64 %temp"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_47_1, i3 %empty, i64 %c, i64 %t2, i1 %borrow_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_47_1, i3 %empty, i64 %c, i64 %t2, i1 %borrow_loc"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%borrow_loc_load = load i1 %borrow_loc"   --->   Operation 31 'load' 'borrow_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.99ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_53_2, i64 %t2, i1 %borrow_loc_load, i64 %p503x2_1"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 33 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1132, i3 %empty, i64 %c, i64 %t3"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_53_2, i64 %t2, i1 %borrow_loc_load, i64 %p503x2_1"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1132, i3 %empty, i64 %c, i64 %t3"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln62 = call void @mp_mul.152, i64 %t1, i64 %t2, i64 %temp_64" [src/fpx.c:62->src/fpx.c:160]   --->   Operation 36 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 1.73>
ST_8 : Operation 37 [1/2] (1.73ns)   --->   "%call_ln62 = call void @mp_mul.152, i64 %t1, i64 %t2, i64 %temp_64" [src/fpx.c:62->src/fpx.c:160]   --->   Operation 37 'call' 'call_ln62' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 38 [2/2] (3.25ns)   --->   "%call_ln63 = call void @rdc_mont.138, i64 %temp_64, i64 %c, i32 %c_offset_read, i1 0, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:160]   --->   Operation 38 'call' 'call_ln63' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln63 = call void @rdc_mont.138, i64 %temp_64, i64 %c, i32 %c_offset_read, i1 0, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:160]   --->   Operation 39 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln62 = call void @mp_mul.142, i64 %t3, i64 %c, i32 %c_offset_read, i64 %temp" [src/fpx.c:62->src/fpx.c:161]   --->   Operation 40 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 1.73>
ST_12 : Operation 41 [1/2] (1.73ns)   --->   "%call_ln62 = call void @mp_mul.142, i64 %t3, i64 %c, i32 %c_offset_read, i64 %temp" [src/fpx.c:62->src/fpx.c:161]   --->   Operation 41 'call' 'call_ln62' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 42 [2/2] (3.25ns)   --->   "%call_ln63 = call void @rdc_mont.138, i64 %temp, i64 %c, i32 %c_offset_read, i1 1, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:161]   --->   Operation 42 'call' 'call_ln63' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln63 = call void @rdc_mont.138, i64 %temp, i64 %c, i32 %c_offset_read, i1 1, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:161]   --->   Operation 43 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [src/fpx.c:162]   --->   Operation 44 'ret' 'ret_ln162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_offset_read   (read  ) [ 001111111111111]
empty           (trunc ) [ 001111100000000]
borrow_loc      (alloca) [ 001111000000000]
temp            (alloca) [ 001111111111111]
temp_64         (alloca) [ 001111111110000]
t1              (alloca) [ 001111111000000]
t2              (alloca) [ 001111111000000]
t3              (alloca) [ 001111111111100]
call_ln0        (call  ) [ 000000000000000]
call_ln0        (call  ) [ 000000000000000]
call_ln0        (call  ) [ 000000000000000]
call_ln0        (call  ) [ 000000000000000]
borrow_loc_load (load  ) [ 000000100000000]
call_ln0        (call  ) [ 000000000000000]
call_ln0        (call  ) [ 000000000000000]
call_ln62       (call  ) [ 000000000000000]
call_ln63       (call  ) [ 000000000000000]
call_ln62       (call  ) [ 000000000000000]
call_ln63       (call  ) [ 000000000000000]
ret_ln162       (ret   ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503x2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p503p1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.136.1_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.136.1_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_47_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_53_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1132"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.152"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.138"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.142"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="borrow_loc_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="borrow_loc/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="temp_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="temp_64_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_64/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="t1_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="t2_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="t3_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="c_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="3" slack="0"/>
<pin id="67" dir="0" index="2" bw="64" slack="0"/>
<pin id="68" dir="0" index="3" bw="64" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fp2sqr503_mont_136_1_Pipeline_5_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="64" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fp2sqr503_mont_136_1_Pipeline_6_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_47_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="3" slack="2"/>
<pin id="88" dir="0" index="2" bw="64" slack="0"/>
<pin id="89" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="90" dir="0" index="4" bw="1" slack="2"/>
<pin id="91" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_53_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="0" index="3" bw="64" slack="0"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1132_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="4"/>
<pin id="105" dir="0" index="2" bw="64" slack="0"/>
<pin id="106" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_mp_mul_152_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="114" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_rdc_mont_138_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="64" slack="0"/>
<pin id="121" dir="0" index="3" bw="32" slack="8"/>
<pin id="122" dir="0" index="4" bw="1" slack="0"/>
<pin id="123" dir="0" index="5" bw="64" slack="0"/>
<pin id="124" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/9 call_ln63/13 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_mp_mul_142_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="64" slack="0"/>
<pin id="134" dir="0" index="3" bw="32" slack="10"/>
<pin id="135" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="136" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="empty_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="borrow_loc_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="4"/>
<pin id="146" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="borrow_loc_load/5 "/>
</bind>
</comp>

<comp id="148" class="1005" name="c_offset_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="8"/>
<pin id="150" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="c_offset_read "/>
</bind>
</comp>

<comp id="154" class="1005" name="empty_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="161" class="1005" name="borrow_loc_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2"/>
<pin id="163" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="borrow_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="72"><net_src comp="46" pin="1"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="42" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="38" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="117" pin=4"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="117" pin=5"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="117" pin=4"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="58" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="151"><net_src comp="58" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="157"><net_src comp="139" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="164"><net_src comp="34" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="85" pin=4"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {9 10 13 14 }
 - Input state : 
	Port: fp2sqr503_mont.136.1 : c | {1 2 3 4 5 6 9 10 11 12 13 14 }
	Port: fp2sqr503_mont.136.1 : c_offset | {1 }
	Port: fp2sqr503_mont.136.1 : p503x2_1 | {5 6 }
	Port: fp2sqr503_mont.136.1 : p503p1_1 | {9 10 13 14 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		call_ln0 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1_fu_64   |    0    |  3.176  |   216   |   572   |
|          |           grp_fp2sqr503_mont_136_1_Pipeline_5_fu_73          |    0    |    0    |    5    |    26   |
|          |           grp_fp2sqr503_mont_136_1_Pipeline_6_fu_79          |    0    |    0    |    5    |    26   |
|          |    grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_47_1_fu_85   |    0    |  4.764  |   216   |   592   |
|   call   |    grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_53_2_fu_94   |    0    |  3.176  |   269   |   638   |
|          | grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1132_fu_102 |    0    |  1.588  |   145   |   563   |
|          |                     grp_mp_mul_152_fu_110                    |    32   | 39.9386 |   3833  |   3185  |
|          |                    grp_rdc_mont_138_fu_117                   |    32   | 51.5318 |   4619  |   5024  |
|          |                     grp_mp_mul_142_fu_130                    |    32   | 38.3506 |   3864  |   3208  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                   c_offset_read_read_fu_58                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                         empty_fu_139                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    96   | 142.525 |  13172  |  13834  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|   t1  |    0   |   64   |    8   |    0   |
|   t2  |    0   |   128  |    8   |    0   |
|   t3  |    0   |   64   |    8   |    0   |
|  temp |    2   |    0   |    0   |    0   |
|temp_64|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    4   |   256  |   24   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  borrow_loc_reg_161 |    1   |
|c_offset_read_reg_148|   32   |
|    empty_reg_154    |    3   |
+---------------------+--------+
|        Total        |   36   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1_fu_64 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
|                  grp_rdc_mont_138_fu_117                 |  p4  |   2  |   1  |    2   |
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                           Total                          |      |      |      |    8   ||  3.176  ||    0    ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   96   |   142  |  13172 |  13834 |    -   |
|   Memory  |    4   |    -   |    -   |   256  |   24   |    0   |
|Multiplexer|    -   |    -   |    3   |    0   |    9   |    -   |
|  Register |    -   |    -   |    -   |   36   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   96   |   145  |  13464 |  13867 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
