Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 14:17:51 2023
| Host         : DESKTOP-KTBA880 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     92          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (210)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (182)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (210)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (182)
--------------------------------------------------
 There are 182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.835        0.000                      0                  205        0.103        0.000                      0                  205        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.835        0.000                      0                  205        0.103        0.000                      0                  205        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 2.081ns (26.466%)  route 5.782ns (73.534%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    graph_unit/CLK
    SLICE_X8Y14          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  graph_unit/y_padl_reg_reg[3]/Q
                         net (fo=17, routed)          1.232     6.835    graph_unit/y_padl_reg_reg[9]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.726     7.685    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.116     7.801 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=5, routed)           0.655     8.456    vga_unit/padl_on0_carry__0
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.354     8.810 r  vga_unit/padl_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.810    graph_unit/rgb_reg[11]_i_7[0]
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.166 f  graph_unit/padl_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.761     9.927    vga_unit/CO[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.373    10.300 r  vga_unit/rgb_reg[11]_i_7/O
                         net (fo=2, routed)           0.766    11.066    vga_unit/rgb_reg[11]_i_7_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I4_O)        0.124    11.190 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.560    11.750    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I0_O)        0.116    11.866 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.082    12.948    vga_unit_n_14
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)       -0.285    14.783    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 2.081ns (26.420%)  route 5.796ns (73.580%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    graph_unit/CLK
    SLICE_X8Y14          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  graph_unit/y_padl_reg_reg[3]/Q
                         net (fo=17, routed)          1.232     6.835    graph_unit/y_padl_reg_reg[9]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.726     7.685    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.116     7.801 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=5, routed)           0.655     8.456    vga_unit/padl_on0_carry__0
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.354     8.810 r  vga_unit/padl_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.810    graph_unit/rgb_reg[11]_i_7[0]
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.166 f  graph_unit/padl_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.761     9.927    vga_unit/CO[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.373    10.300 r  vga_unit/rgb_reg[11]_i_7/O
                         net (fo=2, routed)           0.766    11.066    vga_unit/rgb_reg[11]_i_7_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I4_O)        0.124    11.190 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.560    11.750    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I0_O)        0.116    11.866 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.096    12.962    vga_unit_n_14
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)       -0.271    14.797    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 2.081ns (26.441%)  route 5.789ns (73.559%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    graph_unit/CLK
    SLICE_X8Y14          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  graph_unit/y_padl_reg_reg[3]/Q
                         net (fo=17, routed)          1.232     6.835    graph_unit/y_padl_reg_reg[9]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.726     7.685    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.116     7.801 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=5, routed)           0.655     8.456    vga_unit/padl_on0_carry__0
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.354     8.810 r  vga_unit/padl_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.810    graph_unit/rgb_reg[11]_i_7[0]
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.166 f  graph_unit/padl_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.761     9.927    vga_unit/CO[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.373    10.300 r  vga_unit/rgb_reg[11]_i_7/O
                         net (fo=2, routed)           0.766    11.066    vga_unit/rgb_reg[11]_i_7_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I4_O)        0.124    11.190 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.560    11.750    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I0_O)        0.116    11.866 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.090    12.956    vga_unit_n_14
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)       -0.265    14.803    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 2.081ns (26.562%)  route 5.753ns (73.438%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    graph_unit/CLK
    SLICE_X8Y14          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  graph_unit/y_padl_reg_reg[3]/Q
                         net (fo=17, routed)          1.232     6.835    graph_unit/y_padl_reg_reg[9]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.726     7.685    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.116     7.801 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=5, routed)           0.655     8.456    vga_unit/padl_on0_carry__0
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.354     8.810 r  vga_unit/padl_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.810    graph_unit/rgb_reg[11]_i_7[0]
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.166 f  graph_unit/padl_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.761     9.927    vga_unit/CO[0]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.373    10.300 r  vga_unit/rgb_reg[11]_i_7/O
                         net (fo=2, routed)           0.766    11.066    vga_unit/rgb_reg[11]_i_7_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I4_O)        0.124    11.190 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.560    11.750    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I0_O)        0.116    11.866 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.053    12.920    vga_unit_n_14
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)       -0.271    14.797    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 2.080ns (27.207%)  route 5.565ns (72.793%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    graph_unit/CLK
    SLICE_X8Y14          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  graph_unit/y_padl_reg_reg[3]/Q
                         net (fo=17, routed)          1.232     6.835    graph_unit/y_padl_reg_reg[9]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.726     7.685    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.116     7.801 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=5, routed)           0.814     8.616    graph_unit/y_padl_reg_reg[9]_1
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     8.970 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.970    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.323 f  graph_unit/x_delta_next1_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.081    10.404    graph_unit/x_delta_next1
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.367    10.771 r  graph_unit/FSM_onehot_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.433    11.204    graph_unit/FSM_onehot_state_reg[0]_i_6_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.328 f  graph_unit/FSM_onehot_state_reg[0]_i_3/O
                         net (fo=12, routed)          0.727    12.055    graph_unit/FSM_onehot_state_reg[0]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.179 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.552    12.730    timer_unit/E[0]
    SLICE_X8Y9           FDPE                                         r  timer_unit/timer_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.448    14.789    timer_unit/CLK
    SLICE_X8Y9           FDPE                                         r  timer_unit/timer_reg_reg[0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y9           FDPE (Setup_fdpe_C_CE)      -0.169    14.859    timer_unit/timer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 2.080ns (27.207%)  route 5.565ns (72.793%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    graph_unit/CLK
    SLICE_X8Y14          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  graph_unit/y_padl_reg_reg[3]/Q
                         net (fo=17, routed)          1.232     6.835    graph_unit/y_padl_reg_reg[9]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.726     7.685    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.116     7.801 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=5, routed)           0.814     8.616    graph_unit/y_padl_reg_reg[9]_1
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     8.970 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.970    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.323 f  graph_unit/x_delta_next1_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.081    10.404    graph_unit/x_delta_next1
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.367    10.771 r  graph_unit/FSM_onehot_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.433    11.204    graph_unit/FSM_onehot_state_reg[0]_i_6_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.328 f  graph_unit/FSM_onehot_state_reg[0]_i_3/O
                         net (fo=12, routed)          0.727    12.055    graph_unit/FSM_onehot_state_reg[0]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.179 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.552    12.730    timer_unit/E[0]
    SLICE_X8Y9           FDPE                                         r  timer_unit/timer_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.448    14.789    timer_unit/CLK
    SLICE_X8Y9           FDPE                                         r  timer_unit/timer_reg_reg[1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y9           FDPE (Setup_fdpe_C_CE)      -0.169    14.859    timer_unit/timer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 2.080ns (27.207%)  route 5.565ns (72.793%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    graph_unit/CLK
    SLICE_X8Y14          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  graph_unit/y_padl_reg_reg[3]/Q
                         net (fo=17, routed)          1.232     6.835    graph_unit/y_padl_reg_reg[9]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.726     7.685    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.116     7.801 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=5, routed)           0.814     8.616    graph_unit/y_padl_reg_reg[9]_1
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     8.970 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.970    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.323 f  graph_unit/x_delta_next1_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.081    10.404    graph_unit/x_delta_next1
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.367    10.771 r  graph_unit/FSM_onehot_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.433    11.204    graph_unit/FSM_onehot_state_reg[0]_i_6_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.328 f  graph_unit/FSM_onehot_state_reg[0]_i_3/O
                         net (fo=12, routed)          0.727    12.055    graph_unit/FSM_onehot_state_reg[0]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.179 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.552    12.730    timer_unit/E[0]
    SLICE_X8Y9           FDPE                                         r  timer_unit/timer_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.448    14.789    timer_unit/CLK
    SLICE_X8Y9           FDPE                                         r  timer_unit/timer_reg_reg[5]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y9           FDPE (Setup_fdpe_C_CE)      -0.169    14.859    timer_unit/timer_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.074ns (27.900%)  route 5.360ns (72.100%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    graph_unit/CLK
    SLICE_X8Y14          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  graph_unit/y_padl_reg_reg[3]/Q
                         net (fo=17, routed)          1.232     6.835    graph_unit/y_padl_reg_reg[9]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.726     7.685    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.116     7.801 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=5, routed)           0.814     8.616    graph_unit/y_padl_reg_reg[9]_1
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     8.970 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.970    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.323 f  graph_unit/x_delta_next1_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.081    10.404    graph_unit/x_delta_next1
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.367    10.771 r  graph_unit/FSM_onehot_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.433    11.204    graph_unit/FSM_onehot_state_reg[0]_i_6_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.328 f  graph_unit/FSM_onehot_state_reg[0]_i_3/O
                         net (fo=12, routed)          0.598    11.926    graph_unit/FSM_onehot_state_reg[0]_i_3_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.118    12.044 r  graph_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.475    12.519    rcounter_unit/r_digr0_reg[3]_0[0]
    SLICE_X5Y8           FDCE                                         r  rcounter_unit/r_digr0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516    14.857    rcounter_unit/CLK
    SLICE_X5Y8           FDCE                                         r  rcounter_unit/r_digr0_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y8           FDCE (Setup_fdce_C_CE)      -0.407    14.675    rcounter_unit/r_digr0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.074ns (27.900%)  route 5.360ns (72.100%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    graph_unit/CLK
    SLICE_X8Y14          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  graph_unit/y_padl_reg_reg[3]/Q
                         net (fo=17, routed)          1.232     6.835    graph_unit/y_padl_reg_reg[9]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.726     7.685    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.116     7.801 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=5, routed)           0.814     8.616    graph_unit/y_padl_reg_reg[9]_1
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     8.970 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.970    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.323 f  graph_unit/x_delta_next1_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.081    10.404    graph_unit/x_delta_next1
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.367    10.771 r  graph_unit/FSM_onehot_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.433    11.204    graph_unit/FSM_onehot_state_reg[0]_i_6_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.328 f  graph_unit/FSM_onehot_state_reg[0]_i_3/O
                         net (fo=12, routed)          0.598    11.926    graph_unit/FSM_onehot_state_reg[0]_i_3_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.118    12.044 r  graph_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.475    12.519    rcounter_unit/r_digr0_reg[3]_0[0]
    SLICE_X5Y8           FDCE                                         r  rcounter_unit/r_digr0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516    14.857    rcounter_unit/CLK
    SLICE_X5Y8           FDCE                                         r  rcounter_unit/r_digr0_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y8           FDCE (Setup_fdce_C_CE)      -0.407    14.675    rcounter_unit/r_digr0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.074ns (27.900%)  route 5.360ns (72.100%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    graph_unit/CLK
    SLICE_X8Y14          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  graph_unit/y_padl_reg_reg[3]/Q
                         net (fo=17, routed)          1.232     6.835    graph_unit/y_padl_reg_reg[9]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.726     7.685    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.116     7.801 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=5, routed)           0.814     8.616    graph_unit/y_padl_reg_reg[9]_1
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.354     8.970 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.970    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.323 f  graph_unit/x_delta_next1_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.081    10.404    graph_unit/x_delta_next1
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.367    10.771 r  graph_unit/FSM_onehot_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.433    11.204    graph_unit/FSM_onehot_state_reg[0]_i_6_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.328 f  graph_unit/FSM_onehot_state_reg[0]_i_3/O
                         net (fo=12, routed)          0.598    11.926    graph_unit/FSM_onehot_state_reg[0]_i_3_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.118    12.044 r  graph_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.475    12.519    rcounter_unit/r_digr0_reg[3]_0[0]
    SLICE_X5Y8           FDCE                                         r  rcounter_unit/r_digr0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516    14.857    rcounter_unit/CLK
    SLICE_X5Y8           FDCE                                         r  rcounter_unit/r_digr0_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y8           FDCE (Setup_fdce_C_CE)      -0.407    14.675    rcounter_unit/r_digr0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uart/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    uart/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uart/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    uart/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uart/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    uart/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    graph_unit/CLK
    SLICE_X9Y15          FDPE                                         r  graph_unit/y_padr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  graph_unit/y_padr_reg_reg[7]/Q
                         net (fo=15, routed)          0.104     1.691    graph_unit/Q[7]
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.736 r  graph_unit/y_padr_next0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.736    graph_unit/y_padr_next0_carry__0_i_1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.800 r  graph_unit/y_padr_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.800    graph_unit/y_padr_next[7]
    SLICE_X8Y15          FDPE                                         r  graph_unit/y_padl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.957    graph_unit/CLK
    SLICE_X8Y15          FDPE                                         r  graph_unit/y_padl_reg_reg[7]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y15          FDPE (Hold_fdpe_C_D)         0.134     1.592    graph_unit/y_padl_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.803%)  route 0.114ns (31.197%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    graph_unit/CLK
    SLICE_X9Y15          FDCE                                         r  graph_unit/y_padr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  graph_unit/y_padr_reg_reg[5]/Q
                         net (fo=11, routed)          0.114     1.700    graph_unit/Q[5]
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.745 r  graph_unit/y_padr_next0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.745    graph_unit/y_padr_next0_carry__0_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.810 r  graph_unit/y_padr_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.810    graph_unit/y_padr_next[6]
    SLICE_X8Y15          FDPE                                         r  graph_unit/y_padl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.957    graph_unit/CLK
    SLICE_X8Y15          FDPE                                         r  graph_unit/y_padl_reg_reg[6]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y15          FDPE (Hold_fdpe_C_D)         0.134     1.592    graph_unit/y_padl_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.565     1.448    timer_unit/CLK
    SLICE_X9Y9           FDPE                                         r  timer_unit/timer_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDPE (Prop_fdpe_C_Q)         0.141     1.589 r  timer_unit/timer_reg_reg[3]/Q
                         net (fo=4, routed)           0.123     1.712    graph_unit/timer_reg_reg[6]_0[3]
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  graph_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.757    timer_unit/D[3]
    SLICE_X9Y9           FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.835     1.962    timer_unit/CLK
    SLICE_X9Y9           FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y9           FDPE (Hold_fdpe_C_D)         0.091     1.539    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 graph_unit/x_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/x_ball_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.583%)  route 0.126ns (33.417%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.592     1.475    graph_unit/CLK
    SLICE_X3Y12          FDCE                                         r  graph_unit/x_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  graph_unit/x_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.126     1.743    graph_unit/x_delta_reg[8]
    SLICE_X2Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.788 r  graph_unit/x_ball_next_carry_i_7/O
                         net (fo=1, routed)           0.000     1.788    graph_unit/x_ball_next_carry_i_7_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.854 r  graph_unit/x_ball_next_carry/O[1]
                         net (fo=1, routed)           0.000     1.854    graph_unit/x_ball_next_carry_n_6
    SLICE_X2Y12          FDCE                                         r  graph_unit/x_ball_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.862     1.989    graph_unit/CLK
    SLICE_X2Y12          FDCE                                         r  graph_unit/x_ball_reg_reg[2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.622    graph_unit/x_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.639%)  route 0.122ns (32.361%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.561     1.444    graph_unit/CLK
    SLICE_X9Y16          FDCE                                         r  graph_unit/y_padr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  graph_unit/y_padr_reg_reg[8]/Q
                         net (fo=9, routed)           0.122     1.708    graph_unit/Q[8]
    SLICE_X8Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.753 r  graph_unit/y_padr_next0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.753    graph_unit/y_padr_next0_carry__1_i_2_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.823 r  graph_unit/y_padr_next0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.823    graph_unit/y_padr_next[8]
    SLICE_X8Y16          FDCE                                         r  graph_unit/y_padl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.829     1.956    graph_unit/CLK
    SLICE_X8Y16          FDCE                                         r  graph_unit/y_padl_reg_reg[8]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y16          FDCE (Hold_fdce_C_D)         0.134     1.591    graph_unit/y_padl_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.583%)  route 0.126ns (33.417%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.561     1.444    graph_unit/CLK
    SLICE_X9Y16          FDCE                                         r  graph_unit/y_padr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  graph_unit/y_padr_reg_reg[8]/Q
                         net (fo=9, routed)           0.126     1.712    graph_unit/Q[8]
    SLICE_X8Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.757 r  graph_unit/y_padr_next0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.757    graph_unit/y_padr_next0_carry__1_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.823 r  graph_unit/y_padr_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.823    graph_unit/y_padr_next[9]
    SLICE_X8Y16          FDCE                                         r  graph_unit/y_padl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.829     1.956    graph_unit/CLK
    SLICE_X8Y16          FDCE                                         r  graph_unit/y_padl_reg_reg[9]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y16          FDCE (Hold_fdce_C_D)         0.134     1.591    graph_unit/y_padl_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X7Y10    FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y10    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y10    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y13    rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y25    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y25    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y25    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y25    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y13    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y13    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y25    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y25    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y13    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y13    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y25    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y25    rgb_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.970ns  (logic 3.974ns (44.300%)  route 4.996ns (55.700%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           4.996     5.452    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.970 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.970    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 4.326ns (61.690%)  route 2.687ns (38.310%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.879     1.335    q7seg/ps[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.487 r  q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.295    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.013 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.013    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.906ns  (logic 4.313ns (62.449%)  route 2.593ns (37.551%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.877     1.333    q7seg/ps[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     1.485 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.201    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.906 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.906    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.628ns  (logic 4.079ns (61.541%)  route 2.549ns (38.459%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.877     1.333    q7seg/ps[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.457 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     3.129    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.628 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.628    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.507ns  (logic 4.103ns (63.052%)  route 2.404ns (36.948%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.879     1.335    q7seg/ps[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.459 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     2.984    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.507 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.507    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.515ns  (logic 1.580ns (28.654%)  route 3.935ns (71.346%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.935     5.391    uart/receiver/D[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     5.515    uart/receiver/received_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.290ns  (logic 1.456ns (27.528%)  route 3.834ns (72.472%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.834     5.290    uart/receiver/D[0]
    SLICE_X9Y24          FDRE                                         r  uart/receiver/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.290ns  (logic 1.456ns (27.528%)  route 3.834ns (72.472%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.834     5.290    uart/receiver/D[0]
    SLICE_X8Y24          FDRE                                         r  uart/receiver/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.157ns  (logic 1.580ns (30.640%)  route 3.577ns (69.360%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.577     5.033    uart/receiver/D[0]
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.157 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     5.157    uart/receiver/receiving_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.086ns  (logic 1.456ns (28.634%)  route 3.629ns (71.366%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.629     5.086    uart/receiver/D[0]
    SLICE_X10Y25         FDRE                                         r  uart/receiver/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.812%)  route 0.119ns (48.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/data_in_reg[7]/Q
                         net (fo=1, routed)           0.119     0.247    uart/transmitter/Q[7]
    SLICE_X10Y28         FDRE                                         r  uart/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  uart/data_in_reg[0]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[0]/Q
                         net (fo=1, routed)           0.114     0.255    uart/transmitter/Q[0]
    SLICE_X11Y28         FDRE                                         r  uart/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  uart/transmitter/count_reg[7]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  uart/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.073     0.237    uart/transmitter/count_reg[7]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.045     0.282 r  uart/transmitter/sending_i_1/O
                         net (fo=1, routed)           0.000     0.282    uart/transmitter/sending_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  uart/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.774%)  route 0.142ns (50.226%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=4, routed)           0.142     0.283    uart/received
    SLICE_X9Y25          FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart/receiver/last_bit
    SLICE_X9Y26          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart/receiver/receiving_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE                         0.000     0.000 r  uart/last_rec_reg/C
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/last_rec_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart/receiver/last_rec
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.099     0.296 r  uart/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart/receiver_n_1
    SLICE_X9Y25          FDRE                                         r  uart/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart/receiver/last_bit
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart/receiver/received_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.804%)  route 0.167ns (54.196%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[5]/Q
                         net (fo=1, routed)           0.167     0.308    uart/transmitter/Q[5]
    SLICE_X10Y28         FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.930%)  route 0.173ns (55.070%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[2]/Q
                         net (fo=1, routed)           0.173     0.314    uart/transmitter/Q[2]
    SLICE_X11Y28         FDRE                                         r  uart/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.930%)  route 0.173ns (55.070%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[3]/Q
                         net (fo=1, routed)           0.173     0.314    uart/transmitter/Q[3]
    SLICE_X11Y28         FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.671ns  (logic 3.986ns (59.759%)  route 2.684ns (40.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.684     8.282    rgb_reg_reg[7]_lopt_replica_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.812 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.812    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 3.959ns (60.578%)  route 2.577ns (39.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.566     5.087    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y11         FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.577     8.120    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.623 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.623    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.330ns  (logic 3.981ns (62.885%)  route 2.349ns (37.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.349     7.960    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.484 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.484    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 3.953ns (62.853%)  route 2.336ns (37.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.636     5.157    vga_unit/v_sync_reg_reg_0
    SLICE_X0Y10          FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.336     7.949    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.446 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.446    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 3.961ns (63.433%)  route 2.284ns (36.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.284     7.881    rgb_reg_reg[7]_lopt_replica_3_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.386 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.386    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 3.980ns (63.726%)  route 2.265ns (36.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.265     7.861    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.384 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.384    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.148ns  (logic 3.985ns (64.816%)  route 2.163ns (35.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.163     7.760    rgb_reg_reg[7]_lopt_replica_2_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.290 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.290    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 3.975ns (65.378%)  route 2.105ns (34.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.105     7.700    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.220 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.220    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 3.977ns (65.467%)  route 2.098ns (34.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.098     7.695    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.216 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.216    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.029ns  (logic 3.959ns (65.676%)  route 2.069ns (34.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  rgb_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.069     7.665    rgb_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.168 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.168    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y10         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=25, routed)          0.123     1.711    vga_unit/Q[5]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.756    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X10Y10         FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.190ns (58.559%)  route 0.134ns (41.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.591     1.474    vga_unit/v_sync_reg_reg_0
    SLICE_X5Y10          FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.134     1.750    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.049     1.799 r  vga_unit/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga_unit/h_count_next_0[1]
    SLICE_X4Y10          FDCE                                         r  vga_unit/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.674%)  route 0.174ns (48.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y10         FDCE                                         r  vga_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  vga_unit/v_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.174     1.762    vga_unit/Q[9]
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X10Y11         FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.755%)  route 0.188ns (50.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y10         FDCE                                         r  vga_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_unit/v_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.188     1.776    vga_unit/Q[9]
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  vga_unit/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.821    vga_unit/v_count_next[9]_i_2_n_0
    SLICE_X10Y10         FDCE                                         r  vga_unit/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.677%)  route 0.161ns (46.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.594     1.477    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y8           FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=15, routed)          0.161     1.779    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.045     1.824 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.824    vga_unit/h_count_next_0[9]
    SLICE_X1Y9           FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/row_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.141ns (36.417%)  route 0.246ns (63.583%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X9Y11          FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=23, routed)          0.246     1.834    text_unit/addr_reg_reg_0[1]
    SLICE_X9Y10          LDCE                                         r  text_unit/row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/bit_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.141ns (38.341%)  route 0.227ns (61.659%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.591     1.474    vga_unit/v_sync_reg_reg_0
    SLICE_X5Y10          FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.227     1.842    text_unit/Q[0]
    SLICE_X5Y9           LDCE                                         r  text_unit/bit_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.298%)  route 0.216ns (53.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.591     1.474    vga_unit/v_sync_reg_reg_0
    SLICE_X5Y10          FDCE                                         r  vga_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_unit/h_count_reg_reg[7]/Q
                         net (fo=30, routed)          0.216     1.831    vga_unit/h_count_reg_reg[9]_0[7]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.045     1.876 r  vga_unit/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.876    vga_unit/h_count_next_0[7]
    SLICE_X4Y10          FDCE                                         r  vga_unit/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.523%)  route 0.262ns (58.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y10         FDCE                                         r  vga_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  vga_unit/v_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.262     1.850    vga_unit/Q[9]
    SLICE_X10Y11         LUT5 (Prop_lut5_I2_O)        0.045     1.895 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X10Y11         FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.187ns (41.653%)  route 0.262ns (58.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y10         FDCE                                         r  vga_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  vga_unit/v_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.262     1.850    vga_unit/Q[9]
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.046     1.896 r  vga_unit/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    vga_unit/v_count_next[2]_i_1_n_0
    SLICE_X10Y11         FDCE                                         r  vga_unit/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text_unit/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.183ns (24.404%)  route 3.665ns (75.596%))
  Logic Levels:           4  (LDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[0]/G
    SLICE_X5Y9           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  text_unit/bit_addr_reg[0]/Q
                         net (fo=2, routed)           1.201     1.760    text_unit/ascii_unit/Q[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124     1.884 r  text_unit/ascii_unit/rgb_reg[11]_i_12/O
                         net (fo=2, routed)           0.670     2.554    text_unit/ascii_unit/rgb_reg[11]_i_12_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.152     2.706 f  text_unit/ascii_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.830     3.536    vga_unit/rgb_reg_reg[3]
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.348     3.884 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.964     4.848    vga_unit_n_15
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.183ns (24.404%)  route 3.665ns (75.596%))
  Logic Levels:           4  (LDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[0]/G
    SLICE_X5Y9           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  text_unit/bit_addr_reg[0]/Q
                         net (fo=2, routed)           1.201     1.760    text_unit/ascii_unit/Q[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124     1.884 r  text_unit/ascii_unit/rgb_reg[11]_i_12/O
                         net (fo=2, routed)           0.670     2.554    text_unit/ascii_unit/rgb_reg[11]_i_12_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.152     2.706 f  text_unit/ascii_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.830     3.536    vga_unit/rgb_reg_reg[3]
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.348     3.884 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.964     4.848    vga_unit_n_15
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 uart/received_char_player1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.843ns  (logic 1.192ns (24.612%)  route 3.651ns (75.388%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  uart/received_char_player1_reg[1]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uart/received_char_player1_reg[1]/Q
                         net (fo=3, routed)           1.704     2.123    uart/player_received[1]
    SLICE_X9Y13          LUT6 (Prop_lut6_I4_O)        0.297     2.420 f  uart/FSM_onehot_state_reg[2]_i_12/O
                         net (fo=1, routed)           0.864     3.284    timer_unit/FSM_onehot_state_reg_reg[2]
    SLICE_X9Y10          LUT4 (Prop_lut4_I3_O)        0.150     3.434 r  timer_unit/FSM_onehot_state_reg[2]_i_5/O
                         net (fo=3, routed)           1.083     4.517    graph_unit/FSM_onehot_state_reg_reg[2]_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.326     4.843 r  graph_unit/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.843    graph_unit_n_25
    SLICE_X7Y10          FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.515     4.856    clk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  FSM_onehot_state_reg_reg[1]/C

Slack:                    inf
  Source:                 uart/received_char_player1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.841ns  (logic 1.192ns (24.622%)  route 3.649ns (75.378%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  uart/received_char_player1_reg[1]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/received_char_player1_reg[1]/Q
                         net (fo=3, routed)           1.704     2.123    uart/player_received[1]
    SLICE_X9Y13          LUT6 (Prop_lut6_I4_O)        0.297     2.420 r  uart/FSM_onehot_state_reg[2]_i_12/O
                         net (fo=1, routed)           0.864     3.284    timer_unit/FSM_onehot_state_reg_reg[2]
    SLICE_X9Y10          LUT4 (Prop_lut4_I3_O)        0.150     3.434 f  timer_unit/FSM_onehot_state_reg[2]_i_5/O
                         net (fo=3, routed)           1.081     4.515    graph_unit/FSM_onehot_state_reg_reg[2]_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I4_O)        0.326     4.841 r  graph_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.841    graph_unit_n_26
    SLICE_X7Y10          FDPE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.515     4.856    clk_IBUF_BUFG
    SLICE_X7Y10          FDPE                                         r  FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.815ns  (logic 0.955ns (19.834%)  route 3.860ns (80.166%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[0]/G
    SLICE_X5Y9           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  text_unit/bit_addr_reg[0]/Q
                         net (fo=2, routed)           1.138     1.697    text_unit/ascii_unit/Q[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  text_unit/ascii_unit/rgb_reg[11]_i_13/O
                         net (fo=2, routed)           0.733     2.554    text_unit/ascii_unit/rgb_reg[11]_i_13_n_0
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.678 r  text_unit/ascii_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.894     3.571    vga_unit/rgb_reg_reg[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.148     3.719 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.096     4.815    vga_unit_n_14
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.502     4.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 0.955ns (19.859%)  route 3.854ns (80.140%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[0]/G
    SLICE_X5Y9           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  text_unit/bit_addr_reg[0]/Q
                         net (fo=2, routed)           1.138     1.697    text_unit/ascii_unit/Q[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  text_unit/ascii_unit/rgb_reg[11]_i_13/O
                         net (fo=2, routed)           0.733     2.554    text_unit/ascii_unit/rgb_reg[11]_i_13_n_0
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.678 r  text_unit/ascii_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.894     3.571    vga_unit/rgb_reg_reg[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.148     3.719 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.090     4.809    vga_unit_n_14
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.502     4.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.807ns  (logic 1.183ns (24.609%)  route 3.624ns (75.391%))
  Logic Levels:           4  (LDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[0]/G
    SLICE_X5Y9           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  text_unit/bit_addr_reg[0]/Q
                         net (fo=2, routed)           1.201     1.760    text_unit/ascii_unit/Q[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124     1.884 r  text_unit/ascii_unit/rgb_reg[11]_i_12/O
                         net (fo=2, routed)           0.670     2.554    text_unit/ascii_unit/rgb_reg[11]_i_12_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.152     2.706 f  text_unit/ascii_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.830     3.536    vga_unit/rgb_reg_reg[3]
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.348     3.884 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.923     4.807    vga_unit_n_15
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 0.955ns (19.891%)  route 3.846ns (80.108%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[0]/G
    SLICE_X5Y9           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  text_unit/bit_addr_reg[0]/Q
                         net (fo=2, routed)           1.138     1.697    text_unit/ascii_unit/Q[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  text_unit/ascii_unit/rgb_reg[11]_i_13/O
                         net (fo=2, routed)           0.733     2.554    text_unit/ascii_unit/rgb_reg[11]_i_13_n_0
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.678 r  text_unit/ascii_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.894     3.571    vga_unit/rgb_reg_reg[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.148     3.719 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.082     4.801    vga_unit_n_14
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.502     4.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.183ns (24.778%)  route 3.591ns (75.222%))
  Logic Levels:           4  (LDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[0]/G
    SLICE_X5Y9           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  text_unit/bit_addr_reg[0]/Q
                         net (fo=2, routed)           1.201     1.760    text_unit/ascii_unit/Q[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124     1.884 r  text_unit/ascii_unit/rgb_reg[11]_i_12/O
                         net (fo=2, routed)           0.670     2.554    text_unit/ascii_unit/rgb_reg[11]_i_12_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.152     2.706 f  text_unit/ascii_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.830     3.536    vga_unit/rgb_reg_reg[3]
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.348     3.884 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.891     4.774    vga_unit_n_15
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.773ns  (logic 0.955ns (20.010%)  route 3.818ns (79.990%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[0]/G
    SLICE_X5Y9           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  text_unit/bit_addr_reg[0]/Q
                         net (fo=2, routed)           1.138     1.697    text_unit/ascii_unit/Q[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  text_unit/ascii_unit/rgb_reg[11]_i_13/O
                         net (fo=2, routed)           0.733     2.554    text_unit/ascii_unit/rgb_reg[11]_i_13_n_0
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.678 r  text_unit/ascii_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.894     3.571    vga_unit/rgb_reg_reg[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.148     3.719 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.053     4.773    vga_unit_n_14
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.502     4.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[6]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.112     0.253    vga_unit/h_count_next[6]
    SLICE_X1Y11          FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     1.991    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y11          FDCE                                         r  vga_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[1]/C
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.118     0.259    vga_unit/h_count_next[1]
    SLICE_X5Y10          FDCE                                         r  vga_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.862     1.989    vga_unit/v_sync_reg_reg_0
    SLICE_X5Y10          FDCE                                         r  vga_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[8]/C
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.110     0.274    vga_unit/v_count_next[8]
    SLICE_X10Y12         FDCE                                         r  vga_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.832     1.959    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y12         FDCE                                         r  vga_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.112     0.276    vga_unit/v_count_next[1]
    SLICE_X8Y13          FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    vga_unit/v_sync_reg_reg_0
    SLICE_X8Y13          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/v_count_next[9]
    SLICE_X11Y10         FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.834     1.961    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y10         FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.046%)  route 0.159ns (52.954%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.159     0.300    vga_unit/h_count_next[5]
    SLICE_X3Y9           FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y9           FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[0]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.170     0.311    vga_unit/h_count_next[0]
    SLICE_X1Y8           FDCE                                         r  vga_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y8           FDCE                                         r  vga_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[9]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.170     0.311    vga_unit/h_count_next[9]
    SLICE_X1Y8           FDCE                                         r  vga_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y8           FDCE                                         r  vga_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[7]/C
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.174     0.315    vga_unit/h_count_next[7]
    SLICE_X5Y10          FDCE                                         r  vga_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.862     1.989    vga_unit/v_sync_reg_reg_0
    SLICE_X5Y10          FDCE                                         r  vga_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.711%)  route 0.182ns (56.289%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[8]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.182     0.323    vga_unit/h_count_next[8]
    SLICE_X0Y10          FDCE                                         r  vga_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     1.991    vga_unit/v_sync_reg_reg_0
    SLICE_X0Y10          FDCE                                         r  vga_unit/h_count_reg_reg[8]/C





