// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s (
        ap_ready,
        p_read1,
        p_read2,
        ap_return_0,
        ap_return_1
);


output   ap_ready;
input  [15:0] p_read1;
input  [15:0] p_read2;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;

wire   [2:0] trunc_ln727_fu_92_p1;
wire   [0:0] tmp_fu_76_p3;
wire   [0:0] icmp_ln727_fu_96_p2;
wire   [0:0] or_ln412_fu_110_p2;
wire   [0:0] tmp_6_fu_84_p3;
wire   [0:0] and_ln412_fu_116_p2;
wire   [7:0] trunc_ln1_fu_66_p4;
wire   [7:0] zext_ln415_fu_122_p1;
wire   [7:0] add_ln415_fu_126_p2;
wire   [3:0] p_Result_29_1_fu_140_p4;
wire   [0:0] tmp_8_fu_132_p3;
wire   [0:0] icmp_ln777_fu_156_p2;
wire   [0:0] icmp_ln1049_fu_150_p2;
wire   [0:0] tmp_7_fu_102_p3;
wire   [0:0] select_ln787_fu_162_p3;
wire   [0:0] select_ln403_fu_170_p3;
wire   [0:0] icmp_ln1547_fu_60_p2;
wire   [7:0] select_ln394_fu_178_p3;
wire   [2:0] trunc_ln727_1_fu_226_p1;
wire   [0:0] tmp_9_fu_210_p3;
wire   [0:0] icmp_ln727_1_fu_230_p2;
wire   [0:0] or_ln412_1_fu_244_p2;
wire   [0:0] tmp_10_fu_218_p3;
wire   [0:0] and_ln412_1_fu_250_p2;
wire   [7:0] trunc_ln717_2_fu_200_p4;
wire   [7:0] zext_ln415_1_fu_256_p1;
wire   [7:0] add_ln415_1_fu_260_p2;
wire   [3:0] p_Result_29_2_fu_274_p4;
wire   [0:0] tmp_12_fu_266_p3;
wire   [0:0] icmp_ln777_1_fu_290_p2;
wire   [0:0] icmp_ln1049_1_fu_284_p2;
wire   [0:0] tmp_11_fu_236_p3;
wire   [0:0] select_ln787_1_fu_296_p3;
wire   [0:0] select_ln403_1_fu_304_p3;
wire   [0:0] icmp_ln1547_1_fu_194_p2;
wire   [7:0] select_ln394_1_fu_312_p3;
wire   [7:0] select_ln1547_fu_186_p3;
wire   [7:0] select_ln1547_1_fu_320_p3;
wire    ap_ce_reg;

assign add_ln415_1_fu_260_p2 = (trunc_ln717_2_fu_200_p4 + zext_ln415_1_fu_256_p1);

assign add_ln415_fu_126_p2 = (trunc_ln1_fu_66_p4 + zext_ln415_fu_122_p1);

assign and_ln412_1_fu_250_p2 = (tmp_10_fu_218_p3 & or_ln412_1_fu_244_p2);

assign and_ln412_fu_116_p2 = (tmp_6_fu_84_p3 & or_ln412_fu_110_p2);

assign ap_ready = 1'b1;

assign ap_return_0 = select_ln1547_fu_186_p3;

assign ap_return_1 = select_ln1547_1_fu_320_p3;

assign icmp_ln1049_1_fu_284_p2 = ((p_Result_29_2_fu_274_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_150_p2 = ((p_Result_29_1_fu_140_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln1547_1_fu_194_p2 = (($signed(p_read2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_fu_60_p2 = (($signed(p_read1) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln727_1_fu_230_p2 = ((trunc_ln727_1_fu_226_p1 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_fu_96_p2 = ((trunc_ln727_fu_92_p1 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_1_fu_290_p2 = ((p_Result_29_2_fu_274_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_156_p2 = ((p_Result_29_1_fu_140_p4 == 4'd0) ? 1'b1 : 1'b0);

assign or_ln412_1_fu_244_p2 = (tmp_9_fu_210_p3 | icmp_ln727_1_fu_230_p2);

assign or_ln412_fu_110_p2 = (tmp_fu_76_p3 | icmp_ln727_fu_96_p2);

assign p_Result_29_1_fu_140_p4 = {{p_read1[15:12]}};

assign p_Result_29_2_fu_274_p4 = {{p_read2[15:12]}};

assign select_ln1547_1_fu_320_p3 = ((icmp_ln1547_1_fu_194_p2[0:0] == 1'b1) ? select_ln394_1_fu_312_p3 : 8'd0);

assign select_ln1547_fu_186_p3 = ((icmp_ln1547_fu_60_p2[0:0] == 1'b1) ? select_ln394_fu_178_p3 : 8'd0);

assign select_ln394_1_fu_312_p3 = ((select_ln403_1_fu_304_p3[0:0] == 1'b1) ? add_ln415_1_fu_260_p2 : 8'd255);

assign select_ln394_fu_178_p3 = ((select_ln403_fu_170_p3[0:0] == 1'b1) ? add_ln415_fu_126_p2 : 8'd255);

assign select_ln403_1_fu_304_p3 = ((tmp_11_fu_236_p3[0:0] == 1'b1) ? select_ln787_1_fu_296_p3 : icmp_ln777_1_fu_290_p2);

assign select_ln403_fu_170_p3 = ((tmp_7_fu_102_p3[0:0] == 1'b1) ? select_ln787_fu_162_p3 : icmp_ln777_fu_156_p2);

assign select_ln787_1_fu_296_p3 = ((tmp_12_fu_266_p3[0:0] == 1'b1) ? icmp_ln777_1_fu_290_p2 : icmp_ln1049_1_fu_284_p2);

assign select_ln787_fu_162_p3 = ((tmp_8_fu_132_p3[0:0] == 1'b1) ? icmp_ln777_fu_156_p2 : icmp_ln1049_fu_150_p2);

assign tmp_10_fu_218_p3 = p_read2[32'd3];

assign tmp_11_fu_236_p3 = p_read2[32'd11];

assign tmp_12_fu_266_p3 = add_ln415_1_fu_260_p2[32'd7];

assign tmp_6_fu_84_p3 = p_read1[32'd3];

assign tmp_7_fu_102_p3 = p_read1[32'd11];

assign tmp_8_fu_132_p3 = add_ln415_fu_126_p2[32'd7];

assign tmp_9_fu_210_p3 = p_read2[32'd4];

assign tmp_fu_76_p3 = p_read1[32'd4];

assign trunc_ln1_fu_66_p4 = {{p_read1[11:4]}};

assign trunc_ln717_2_fu_200_p4 = {{p_read2[11:4]}};

assign trunc_ln727_1_fu_226_p1 = p_read2[2:0];

assign trunc_ln727_fu_92_p1 = p_read1[2:0];

assign zext_ln415_1_fu_256_p1 = and_ln412_1_fu_250_p2;

assign zext_ln415_fu_122_p1 = and_ln412_fu_116_p2;

endmodule //myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s
