

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x11f855c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd65e8c7f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd65e8c7f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd65e8c7ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd65e8c7e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x402145 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16mb_sad_calc_nvm2PtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16mb_sad_calc_nvm2PtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16mb_sad_calc_nvm2PtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16mb_sad_calc_nvm2PtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16mb_sad_calc_nvm2PtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16mb_sad_calc_nvm2PtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16mb_sad_calc_nvm2PtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21f8 (sad.1.sm_70.ptx:1327) @%p3 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c8 (sad.1.sm_70.ptx:1532) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2238 (sad.1.sm_70.ptx:1336) @%p4 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (sad.1.sm_70.ptx:1500) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2728 (sad.1.sm_70.ptx:1497) @%p5 bra BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (sad.1.sm_70.ptx:1500) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2780 (sad.1.sm_70.ptx:1510) @%p6 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a0 (sad.1.sm_70.ptx:1520) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16mb_sad_calc_nvm2PtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16mb_sad_calc_nvm2PtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z16mb_sad_calc_nvm2PtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: CTA/core = 21, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z16mb_sad_calc_nvm2PtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16mb_sad_calc_nvm2PtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 179363
gpu_sim_insn = 235608912
gpu_ipc =    1313.5870
gpu_tot_sim_cycle = 179363
gpu_tot_sim_insn = 235608912
gpu_tot_ipc =    1313.5870
gpu_tot_issued_cta = 1584
gpu_occupancy = 48.4748% 
gpu_tot_occupancy = 48.4748% 
max_total_param_size = 0
gpu_stall_dramfull = 2526196
gpu_stall_icnt2sh    = 676
partiton_level_parallism =      11.6651
partiton_level_parallism_total  =      11.6651
partiton_level_parallism_util =      12.6342
partiton_level_parallism_util_total  =      12.6342
L2_BW  =     431.9658 GB/Sec
L2_BW_total  =     431.9658 GB/Sec
gpu_total_sim_rate=144722
############## bottleneck_stats #############
cycles: core 179363, icnt 179363, l2 179363, dram 134680
gpu_ipc	1313.587
gpu_tot_issued_cta = 1584, average cycles = 113
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 241228 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.136	80
L1D data util	0.552	80	0.559	1
L1D tag util	0.184	80	0.193	57
L2 data util	0.068	64	0.070	11
L2 tag util	0.160	64	0.162	11
n_l2_access	 1834749
icnt s2m util	0.000	0	0.000	11	flits per packet: -nan
icnt m2s util	0.000	0	0.000	11	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.224	32	0.228	27

latency_l1_hit:	16485123, num_l1_reqs:	823886
L1 hit latency:	20
latency_l2_hit:	843068380, num_l2_reqs:	782054
L2 hit latency:	1078
latency_dram:	221828046, num_dram_reqs:	1052695
DRAM latency:	210

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.656
TB slot    	0.656
L1I tag util	0.274	80	0.277	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.133	80	0.134	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.021	80	0.021	0

smem port	0.000	0

n_reg_bank	16
reg port	0.216	16	0.235	11
L1D tag util	0.184	80	0.193	57
L1D fill util	0.003	80	0.004	1
n_l1d_mshr	4096
L1D mshr util	0.001	80
n_l1d_missq	16
L1D missq util	0.008	80
L1D hit rate	0.312
L1D miss rate	0.686
L1D rsfail rate	0.003
L2 tag util	0.160	64	0.162	11
L2 fill util	0.000	0	0.000	11
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	11
L2 missq util	0.001	64	0.001	52
L2 hit rate	0.426
L2 miss rate	0.574
L2 rsfail rate	0.000

dram activity	0.311	32	0.317	25

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 1824768, load_transaction_bytes 29196288, icnt_m2s_bytes 0
n_gmem_load_insns 912384, n_gmem_load_accesses 912384
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.471

run 0.030, fetch 0.000, sync 0.044, control 0.000, data 0.923, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33300, Miss = 22802, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33300, Miss = 23083, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33300, Miss = 22866, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33300, Miss = 22985, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33300, Miss = 22874, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33300, Miss = 22949, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 33300, Miss = 23088, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 33300, Miss = 22940, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33300, Miss = 22911, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 33300, Miss = 22977, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 33300, Miss = 22960, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 33300, Miss = 22915, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 33300, Miss = 22865, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 33300, Miss = 22969, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 33300, Miss = 22862, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 33300, Miss = 22953, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 33300, Miss = 22926, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 33300, Miss = 22816, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 33300, Miss = 22904, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 33300, Miss = 22949, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 33300, Miss = 22811, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 33300, Miss = 22991, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 33300, Miss = 22902, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 33300, Miss = 22887, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 33300, Miss = 22878, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 33300, Miss = 22812, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 707
	L1D_cache_core[26]: Access = 33300, Miss = 22947, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 33300, Miss = 22890, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 33300, Miss = 22793, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 33300, Miss = 23033, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 33300, Miss = 22992, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 33300, Miss = 22838, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 33300, Miss = 22873, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 33300, Miss = 22946, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 33300, Miss = 22933, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 33300, Miss = 23011, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 33300, Miss = 22890, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 33300, Miss = 22874, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 33300, Miss = 22955, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 33300, Miss = 22969, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 33300, Miss = 22932, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 33300, Miss = 22914, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 33300, Miss = 22934, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 33300, Miss = 23014, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 33300, Miss = 23024, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 33300, Miss = 22798, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 33300, Miss = 22998, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 33300, Miss = 22913, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 33300, Miss = 23004, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 33300, Miss = 23006, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 33300, Miss = 22847, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 33300, Miss = 22862, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 33300, Miss = 22976, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 33300, Miss = 22922, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 33300, Miss = 22851, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 33300, Miss = 22872, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 33300, Miss = 22875, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 33300, Miss = 22941, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 1368
	L1D_cache_core[58]: Access = 33300, Miss = 22765, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 33300, Miss = 22802, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 33300, Miss = 22988, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 33300, Miss = 22737, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 33300, Miss = 22857, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 310
	L1D_cache_core[63]: Access = 33300, Miss = 22865, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 31635, Miss = 21598, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 367
	L1D_cache_core[65]: Access = 31635, Miss = 21693, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 589
	L1D_cache_core[66]: Access = 31635, Miss = 21758, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 1243
	L1D_cache_core[67]: Access = 31635, Miss = 21675, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 31635, Miss = 21578, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 31635, Miss = 21653, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 293
	L1D_cache_core[70]: Access = 31635, Miss = 21645, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 31635, Miss = 21746, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 31635, Miss = 21732, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 734
	L1D_cache_core[73]: Access = 31635, Miss = 21658, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 31635, Miss = 21709, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 31635, Miss = 21719, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 31635, Miss = 21655, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 31635, Miss = 21693, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 31635, Miss = 21810, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 31635, Miss = 21636, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 1794
	L1D_total_cache_accesses = 2637360
	L1D_total_cache_misses = 1813474
	L1D_total_cache_miss_rate = 0.6876
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7405
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 823886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 40837
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1724976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 580
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6825
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 2464, 2461, 
gpgpu_n_tot_thrd_icount = 249638400
gpgpu_n_tot_w_icount = 7801200
gpgpu_n_stall_shd_mem = 9314067
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 47661
gpgpu_n_mem_write_global = 2029104
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27599616
gpgpu_n_store_insn = 1823184
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1674826
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 299376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24915216	W0_Idle:1046202	W0_Scoreboard:21020890	W1:4752	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1896048	W29:2002176	W30:0	W31:0	W32:3898224
single_issue_nums: WS0:1971200	WS1:1968800	WS2:1931776	WS3:1929424	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 381288 {8:47661,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71432064 {8:304128,40:1724976,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1906440 {40:47661,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16232832 {8:2029104,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 7400 
max_icnt2mem_latency = 6592 
maxmrqlatency = 2203 
max_icnt2sh_latency = 875 
averagemflatency = 753 
avg_icnt2mem_latency = 345 
avg_mrq_latency = 110 
avg_icnt2sh_latency = 23 
mrq_lat_table:46605 	38536 	3944 	26619 	12111 	31258 	23085 	24183 	21688 	11435 	1752 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1233712 	192903 	222770 	285017 	142578 	61897 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	67597 	20160 	8954 	1081183 	296180 	67646 	80564 	131658 	130721 	85110 	90693 	31827 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1480992 	155971 	129736 	120632 	98489 	70924 	34219 	23972 	23942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	189 	32 	42 	50 	20 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        11        12        17        27        14        18        16        16        20        16        16        16 
dram[1]:        16        17        18        16        11        14        16        17        16        23        16        16        21        16        16        16 
dram[2]:        16        19        17        16        16        13        15        16        16        12        16        16        24        16        16        16 
dram[3]:        16        18        16        16        12        14        12        18        17        15        16        19        23        16        16        16 
dram[4]:        16        16        16        17        10        12        14        16        18        16        16        20        27        16        16        16 
dram[5]:        16        16        16        17        13        12        13        16        16        16        16        16        24        16        16        16 
dram[6]:        18        16        16        16        14        12        16        16        16        15        16        16        20        16        16        17 
dram[7]:        16        16        16        16        15        12        15        16        15        16        16        16        19        16        16        22 
dram[8]:        17        16        16        17        13        13        13        30        16        16        16        16        17        16        16        18 
dram[9]:        16        16        16        18        11        13        16        30        23        14        16        16        18        18        16        20 
dram[10]:        16        16        16        16        13        14        16        26        16        18        16        16        19        16        16        24 
dram[11]:        16        16        16        17        14        13        17        24        14        18        16        16        16        16        16        16 
dram[12]:        16        16        16        16        17        13        16        26        14        15        16        16        21        16        16        16 
dram[13]:        16        16        16        16        17        11        16        24        15        13        16        16        23        16        16        16 
dram[14]:        16        16        16        16        16        14        15        23        16        16        17        16        17        16        17        16 
dram[15]:        16        16        16        16        19        15        14        24        16        12        16        16        16        16        16        16 
dram[16]:        16        16        16        16        16        14        14        23        15        13        16        16        16        16        16        16 
dram[17]:        16        16        16        16        14        14        19        24        20        18        16        16        16        16        16        16 
dram[18]:        16        16        16        16        14        13        16        24        16        20        16        16        16        16        16        16 
dram[19]:        16        17        16        16        15        13        16        22        16        20        16        16        18        17        16        16 
dram[20]:        16        16        16        16        14        13        11        24        16        16        16        16        16        16        16        16 
dram[21]:        16        16        16        16        14        14        12        23        14        16        16        16        16        16        21        16 
dram[22]:        16        16        16        16        15        16        13        24        16        18        16        16        16        18        16        16 
dram[23]:        16        16        16        16        16        15        16        25        15        18        16        16        16        17        16        16 
dram[24]:        16        16        16        16        11        15        16        27        23        17        16        16        16        17        17        16 
dram[25]:        16        16        16        16        14        14        13        24        13        16        16        16        16        18        22        16 
dram[26]:        16        16        19        16        13        16        16        24        14        20        16        16        16        16        20        16 
dram[27]:        16        16        16        16        11        16        14        16        13        17        16        18        21        20        22        16 
dram[28]:        16        16        16        16        14        16        15        21        15        13        16        21        17        19        21        16 
dram[29]:        16        16        16        17        13        14        16        18        16        16        18        16        16        19        16        16 
dram[30]:        16        16        16        16        10        15        14        22        20        17        16        16        16        19        16        16 
dram[31]:        16        16        16        16        12        16        16        20        13        18        16        16        16        18        16        16 
maximum service time to same row:
dram[0]:     94456     94420     94464     94427     94459     94419     94473     94425     94451     94424     94461     94423     94469     94428     94453     94421 
dram[1]:     94455     94420     94460     94428     94457     94419     94471     94425     94449     94424     94463     94423     94468     94429     94452     94421 
dram[2]:     94453     94419     94461     94428     94456     94416     94469     94423     94448     94424     94463     94421     94467     94425     94451     94420 
dram[3]:     94449     94417     94457     94427     94455     94416     94465     94421     94447     94423     94460     94420     94463     94424     94452     94419 
dram[4]:     94449     94416     94457     94425     94455     94415     94468     94420     94447     94421     94460     94419     94463     94423     94452     94417 
dram[5]:     94448     94417     94456     94425     94453     94415     94464     94421     94445     94423     94459     94419     94461     94424     94451     94416 
dram[6]:     94444     94416     94455     94424     94452     94412     94463     94423     94447     94420     94457     94417     94460     94421     94449     94415 
dram[7]:     94445     94415     94451     94423     94453     94412     94464     94421     94443     94417     94459     94416     94456     94420     94448     94413 
dram[8]:     94445     94413     94451     94421     94456     94411     94461     94420     94444     94416     94459     94415     94453     94419     94448     94412 
dram[9]:     94444     94413     94449     94421     94455     94411     94460     94420     94441     94416     94457     94415     94452     94419     94447     94412 
dram[10]:     94443     94412     94448     94421     94453     94408     94459     94413     94441     94416     94456     94415     94451     94417     94445     94411 
dram[11]:     94441     94411     94447     94420     94452     94408     94457     94412     94439     94415     94456     94413     94449     94416     94444     94409 
dram[12]:     94441     94409     94465     94419     94447     94407     94449     94411     94440     94413     94455     94412     94452     94415     94444     94408 
dram[13]:     94440     94408     94459     94419     94445     94407     94448     94411     94437     94413     94455     94412     94451     94415     94443     94409 
dram[14]:     94439     94407     94457     94420     94444     94404     94447     94409     94437     94412     94452     94411     94449     94415     94441     94408 
dram[15]:     94435     94405     94453     94419     94443     94404     94445     94407     94456     94412     94441     94409     94448     94411     94437     94408 
dram[16]:     94437     94404     94459     94417     94435     94403     94445     94405     94453     94411     94443     94408     94451     94409     94440     94407 
dram[17]:     94436     94404     94457     94417     94433     94403     94444     94405     94452     94411     94441     94408     94449     94409     94440     94407 
dram[18]:     94435     94403     94456     94416     94432     94400     94443     94405     94453     94409     94440     94404     94449     94408     94437     94407 
dram[19]:     94439     94401     94455     94415     94431     94400     94441     94403     94452     94408     94436     94404     94447     94405     94433     94407 
dram[20]:     94439     94400     94461     94413     94431     94399     94443     94401     94452     94404     94433     94403     94447     94405     94436     94407 
dram[21]:     94437     94400     94459     94413     94429     94399     94444     94401     94451     94404     94432     94403     94445     94405     94435     94407 
dram[22]:     94436     94405     94457     94412     94428     94396     94444     94401     94449     94403     94431     94400     94447     94404     94433     94399 
dram[23]:     94435     94401     94456     94409     94427     94395     94443     94399     94448     94400     94429     94397     94445     94403     94432     94396 
dram[24]:     94435     94401     94457     94407     94431     94395     94440     94399     94445     94400     94432     94397     94443     94403     94427     94396 
dram[25]:     94433     94400     94455     94405     94428     94392     94441     94397     94444     94399     94431     94396     94439     94401     94425     94395 
dram[26]:     94432     94399     94451     94403     94428     94392     94443     94395     94437     94397     94429     94393     94440     94400     94424     94396 
dram[27]:     94431     94396     94449     94401     94425     94391     94443     94399     94436     94395     94428     94392     94439     94397     94423     94393 
dram[28]:     94423     94395     94449     94400     94427     94391     94441     94397     94436     94405     94431     94392     94439     94396     94428     94393 
dram[29]:     94424     94393     94437     94399     94421     94388     94440     94395     94435     94405     94429     94391     94443     94396     94427     94392 
dram[30]:     94423     94392     94437     94397     94420     94388     94433     94393     94431     94404     94428     94389     94439     94395     94425     94391 
dram[31]:     94421     94388     94436     94397     94419     94387     94432     94392     94429     94401     94427     94389     94437     94393     94424     94391 
average row accesses per activate:
dram[0]:  5.958333  5.916667  4.750000  4.978495  4.693694  4.982301  4.628788  5.575472  4.007246  4.883495  6.705883  6.147541  7.250000  4.909091  6.086957  6.477612 
dram[1]:  5.468354  5.708861  4.685185  4.970000  4.800000  5.081081  4.863248  5.084746  4.112676  5.051021  6.500000  5.900000  7.408163  5.039474  5.172840  6.548387 
dram[2]:  5.215909  5.734177  4.357798  5.099010  4.982456  5.252427  4.887931  4.780488  4.576271  4.170940  6.052631  6.267857  6.961538  5.012821  5.558442  5.971831 
dram[3]:  5.848101  5.697369  4.403670  4.807693  5.125000  5.510204  4.609756  5.342857  4.801802  4.372881  6.339286  6.280702  6.222222  5.388889  5.608108  5.717949 
dram[4]:  5.641026  5.562500  3.983193  5.355556  4.824074  5.009259  4.526316  4.912281  4.280303  4.684685  6.547170  6.910714  7.054545  5.458333  5.341772  6.352941 
dram[5]:  6.304348  4.505155  4.881188  5.104167  4.652174  4.887931  4.687500  4.629032  4.507812  4.931373  6.400000  6.491228  6.271186  5.422535  6.283582  6.044117 
dram[6]:  6.444445  5.127907  5.168421  4.697248  4.931035  5.056604  4.640000  5.032520  4.585366  4.587156  6.615385  7.085106  5.806452  5.691176  6.983871  6.042857 
dram[7]:  6.181818  5.620253  4.730769  5.275510  5.562500  4.546218  4.770492  4.710744  4.418033  4.811321  7.347826  6.653846  4.800000  6.468750  6.761905  6.394366 
dram[8]:  6.152778  5.164706  4.843137  5.223404  5.000000  4.900000  4.813008  4.931035  4.064748  4.727273  7.886364  6.031746  5.500000  6.516129  6.171429  7.177419 
dram[9]:  5.777778  5.180723  5.284211  5.314607  5.000000  4.972973  4.942623  4.561539  4.625000  4.518182  6.400000  7.120000  5.309859  6.200000  6.919355  6.507692 
dram[10]:  5.644737  5.397590  5.154639  5.010204  4.946903  5.200000  4.811475  4.544117  4.304348  4.368421  6.750000  7.583333  5.424242  5.753623  6.666667  7.436364 
dram[11]:  5.043011  6.338235  5.000000  4.790909  4.782609  4.918919  4.865546  5.068376  3.913043  4.704762  6.634615  6.566038  6.169491  5.805970  6.202899  5.917808 
dram[12]:  5.416667  5.881579  4.574074  4.833333  5.019048  4.891892  5.401869  4.929204  3.829787  4.288136  6.053571  6.169491  4.937500  5.514286  6.289855  6.246575 
dram[13]:  5.370370  4.922222  4.883495  4.333333  5.364583  5.000000  5.226087  4.701613  4.223881  4.970000  6.321429  6.131147  6.593220  5.623188  6.569231  6.454545 
dram[14]:  4.829545  5.152941  5.041237  4.203540  4.754386  5.495049  5.243243  4.500000  4.338235  4.738318  6.473684  5.900000  6.428571  6.360656  6.000000  5.941176 
dram[15]:  4.977528  5.304878  5.347826  4.410256  4.725000  5.152381  4.925000  4.507576  4.239669  4.214876  6.446429  5.661017  5.553846  5.507042  6.147059  5.567567 
dram[16]:  5.155556  4.886364  4.433628  4.722222  4.471075  5.163462  4.768000  4.504000  4.084033  3.912699  6.236363  5.060606  4.705883  6.245902  5.928571  5.604939 
dram[17]:  5.958904  6.211267  4.545455  4.948453  4.155738  5.018518  4.750000  4.619835  4.122951  5.358696  6.000000  5.597015  5.162500  5.909091  5.544304  6.164383 
dram[18]:  5.760000  5.645570  4.920000  4.401869  3.917293  5.639175  5.008547  4.724410  4.095588  5.406593  7.078432  5.774194  5.306667  5.346667  6.108108  5.742857 
dram[19]:  5.104651  5.556962  4.514019  4.023622  4.445312  5.687500  4.852459  4.976562  4.534483  5.140000  7.211538  6.035714  4.682927  5.647887  6.101449  5.561644 
dram[20]:  5.043478  5.905406  4.318584  4.849057  4.483871  5.539216  4.374046  4.698413  4.188525  4.526786  6.185185  5.909091  5.131579  6.758621  6.287879  5.139535 
dram[21]:  5.137931  4.810526  4.310925  4.603774  5.049020  5.666667  4.368421  4.496000  4.358974  4.574074  7.000000  5.682539  5.421052  7.070176  6.263889  5.769231 
dram[22]:  5.222222  4.708333  4.415929  4.767677  4.601770  6.340909  4.183824  4.373134  4.299212  4.682243  6.528302  5.656250  5.342466  7.471698  5.701299  5.610390 
dram[23]:  5.000000  5.216867  4.810000  4.360360  4.280303  5.956522  4.427481  4.528572  4.483333  5.153061  5.952381  5.390625  5.081081  6.725806  6.112676  5.657534 
dram[24]:  5.116279  5.538462  4.710280  4.896226  4.747899  5.570000  4.576923  5.072581  4.413793  5.170000  5.836066  5.661290  4.658823  6.377049  7.000000  5.283951 
dram[25]:  5.250000  5.637500  4.878505  4.960000  4.462810  5.660000  4.666667  4.640000  4.344538  4.669725  5.900000  5.507692  5.202532  6.754386  7.603448  5.612500 
dram[26]:  5.536585  7.093750  4.350000  5.122222  4.675214  5.946237  5.243478  4.760331  4.037594  4.938776  5.656716  6.396552  6.042253  7.178571  6.148649  5.986301 
dram[27]:  5.102273  6.632353  4.861386  4.171171  4.528455  6.088889  4.653543  4.430657  3.794702  4.635514  5.906250  6.464286  5.479452  7.642857  6.661765  6.238806 
dram[28]:  5.068965  6.750000  5.172043  4.759259  4.148936  6.295455  5.120690  4.866142  4.161290  4.180328  6.271186  6.711538  4.792683  8.142858  6.761905  5.602740 
dram[29]:  5.215909  6.742424  4.910891  4.757010  4.793103  5.475728  5.219298  4.796748  4.504348  3.939850  6.826923  6.160714  4.545455  7.509804  5.901409  5.289156 
dram[30]:  5.405063  6.528572  4.322034  4.816327  4.433333  5.424528  5.330275  4.593496  4.089431  4.286956  6.400000  6.033898  5.036585  8.083333  5.370370  5.625000 
dram[31]:  5.371795  6.838235  4.490741  4.689321  4.750000  5.065421  5.509615  4.335766  4.328000  4.049181  5.903226  5.983333  5.189189  7.660378  6.375000  5.392405 
average row locality = 241228/46737 = 5.161393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      1716      1704      1976      1852      2084      2252      2444      2364      2212      2012      1368      1500      1508      1512      1680      1736 
dram[1]:      1728      1804      2024      1988      2208      2256      2276      2400      2336      1980      1352      1416      1452      1532      1676      1624 
dram[2]:      1836      1812      1900      2060      2272      2164      2268      2352      2160      1952      1380      1404      1448      1564      1712      1696 
dram[3]:      1848      1732      1920      2000      2132      2160      2268      2244      2132      2064      1420      1432      1568      1552      1660      1784 
dram[4]:      1760      1780      1896      1928      2084      2164      2408      2240      2260      2080      1388      1548      1552      1572      1688      1728 
dram[5]:      1740      1748      1972      1960      2140      2268      2400      2296      2308      2012      1408      1480      1480      1540      1684      1644 
dram[6]:      1856      1764      1964      2048      2288      2144      2320      2476      2256      2000      1376      1332      1440      1548      1732      1692 
dram[7]:      1904      1776      1968      2068      2136      2164      2328      2280      2156      2040      1352      1384      1536      1656      1704      1816 
dram[8]:      1772      1756      1976      1964      2020      2156      2368      2288      2260      2080      1388      1520      1584      1616      1728      1780 
dram[9]:      1664      1720      2008      1892      2100      2208      2412      2372      2368      1988      1408      1424      1508      1612      1716      1692 
dram[10]:      1716      1792      2000      1964      2236      2184      2348      2472      2376      1992      1404      1456      1432      1588      1680      1636 
dram[11]:      1876      1724      1940      2108      2200      2184      2316      2372      2160      1976      1380      1392      1456      1556      1712      1728 
dram[12]:      1820      1788      1976      1972      2108      2172      2312      2228      2160      2024      1356      1456      1580      1544      1736      1824 
dram[13]:      1740      1772      2012      1872      2060      2180      2404      2332      2264      1988      1416      1496      1556      1552      1708      1704 
dram[14]:      1700      1752      1956      1900      2168      2220      2328      2412      2360      2028      1476      1416      1440      1552      1704      1616 
dram[15]:      1772      1740      1968      2064      2268      2164      2364      2380      2052      2040      1444      1336      1444      1564      1672      1648 
dram[16]:      1856      1720      2004      2040      2164      2148      2384      2252      1944      1972      1372      1336      1600      1524      1660      1816 
dram[17]:      1740      1764      2000      1920      2028      2168      2356      2236      2012      1972      1416      1500      1652      1560      1752      1800 
dram[18]:      1728      1784      1968      1884      2084      2188      2344      2400      2228      1968      1444      1432      1592      1604      1808      1608 
dram[19]:      1756      1756      1932      2044      2276      2184      2368      2548      2104      2056      1500      1352      1536      1604      1684      1624 
dram[20]:      1856      1748      1952      2056      2224      2260      2292      2368      2044      2028      1336      1300      1560      1568      1660      1768 
dram[21]:      1788      1828      2052      1952      2060      2244      2324      2248      2040      1976      1344      1432      1648      1612      1804      1800 
dram[22]:      1692      1808      1996      1888      2080      2232      2276      2344      2184      2004      1384      1448      1560      1584      1756      1728 
dram[23]:      1660      1732      1924      1936      2260      2192      2320      2536      2152      2020      1500      1380      1504      1668      1736      1652 
dram[24]:      1760      1728      2016      2076      2260      2228      2380      2516      2048      2068      1424      1404      1584      1556      1652      1712 
dram[25]:      1848      1804      2088      1984      2160      2264      2464      2320      2068      2036      1416      1432      1644      1540      1764      1796 
dram[26]:      1816      1816      2088      1844      2188      2212      2412      2304      2148      1936      1516      1484      1716      1608      1820      1748 
dram[27]:      1796      1804      1964      1852      2228      2192      2364      2428      2292      1984      1512      1448      1600      1712      1812      1672 
dram[28]:      1764      1728      1924      2056      2340      2216      2376      2472      2064      2040      1480      1396      1572      1596      1704      1636 
dram[29]:      1836      1780      1984      2036      2224      2256      2380      2360      2072      2096      1420      1380      1600      1532      1676      1756 
dram[30]:      1708      1828      2040      1888      2128      2300      2324      2260      2012      1972      1408      1424      1652      1552      1740      1800 
dram[31]:      1676      1860      1940      1932      2128      2168      2292      2376      2164      1976      1464      1436      1536      1624      1836      1704 
total dram writes = 964912
bank skew: 2548/1300 = 1.96
chip skew: 30660/29792 = 1.03
average mf latency per bank:
dram[0]:       6927      6579       921       931      1026       940       952       966       981       946      1192       996      1093      1068      1029       956
dram[1]:       6912      6309       894       884       974       974      1002       976       953       948      1218      1097      1151      1055      1008      1028
dram[2]:       6423      6211       939       858       953       990      1011       984      1018       946      1238      1096      1142       997       997       923
dram[3]:       6306      6608       943       889      1009       975      1019      1043      1041       947      1234      1120      1071      1028      1039       900
dram[4]:       6887      6631       962       914      1050      1005       982      1046       970       971      1266      1055      1088      1028      1035       942
dram[5]:       6808      6801       956       907      1016       967       999      1049       934      1017      1191      1127      1153      1048      1035      1008
dram[6]:       6314      6548       966       853       941      1024      1049       961       933      1016      1228      1201      1177      1061      1064      1012
dram[7]:       6404      6577       986       850       988      1025      1060      1036       982       979      1281      1215      1135      1029      1096       954
dram[8]:       6796      6599       970       914      1042      1031      1034      1055       943       975      1206      1118      1068      1070      1076       992
dram[9]:       7163      6621       950       936      1021      1014      1011       994       907      1036      1185      1195      1126      1072      1072      1056
dram[10]:       7064      6372       962       885       986      1000      1051       937       921      1031      1204      1220      1196      1065      1119      1059
dram[11]:       6372      6643       996       826      1020       992      1044       969       998      1044      1231      1258      1146      1052      1100      1000
dram[12]:       6595      6392       954       875      1069       999      1035      1041       989      1024      1256      1208      1040      1034      1086       947
dram[13]:       6976      6148       945       903      1118       989      1026       958       932      1016      1239      1134      1096      1012      1098       984
dram[14]:       7135      6253       979       881      1046       952      1053       918       901       991      1183      1163      1189       982      1085       993
dram[15]:       6736      6303       926       817       962       972      1034       923      1000       981      1144      1207      1184      1024      1090       961
dram[16]:       6468      6390       915       862      1005       953      1017       958      1027      1000      1229      1229      1060      1034      1093       888
dram[17]:       7022      6352       947       936      1068       938       996      1003       995       998      1189      1108      1041      1013      1052       919
dram[18]:       6881      6338       964       937      1024       947       985       947       903      1010      1190      1181      1080      1034      1025      1030
dram[19]:       6822      6387       968       885       958       954       980       896       956       968      1137      1244      1082      1071      1105      1010
dram[20]:       6329      6391       930       859       991       944       992       936       979       955      1233      1304      1061      1102      1109       943
dram[21]:       6791      6226       912       882      1076       996      1001       988      1046       985      1230      1198      1030      1087      1057       963
dram[22]:       7110      6381       934       909      1080      1025      1031       958       995       967      1207      1179      1073      1126      1100      1002
dram[23]:       7144      6663       971       903      1000      1042      1012       911       993       963      1131      1263      1113      1087      1107      1060
dram[24]:       6962      6604       971       846      1033      1010      1046       947      1069       983      1278      1202      1112      1135      1183      1044
dram[25]:       6585      6425       949       882      1090       989      1029       990      1048      1007      1296      1187      1077      1134      1091       997
dram[26]:       6779      6296       914       930      1059       984      1064       976       994      1062      1141      1118      1046      1077      1042      1056
dram[27]:       6773      6307       974       941      1085      1018      1074       911       974      1049      1122      1146      1135       980      1047      1099
dram[28]:       6786      6454       945       863       985       996      1013       872      1057       976      1100      1125      1107       996      1079      1084
dram[29]:       6492      6282       909       864      1029       950      1021       923      1039       918      1125      1131      1122      1029      1084      1022
dram[30]:       6736      6069       872       927      1053       939      1021       933      1039       992      1129      1107      1092       996      1021       962
dram[31]:       6964      6048       930       879      1048       996      1039       931       936       971      1077      1083      1144       975       956       965
maximum mf latency per bank:
dram[0]:       7314      6642      5402      5016      6375      5750      6581      5790      5560      5813      6089      5984      6203      6026      6076      5916
dram[1]:       7269      6839      5339      5519      6358      5400      6378      5161      5638      5987      6003      6133      6169      5611      5609      6013
dram[2]:       7244      6616      5341      5745      5111      5213      5310      4993      5624      5697      6173      5947      6193      5369      5637      5837
dram[3]:       7272      6757      5352      5855      5058      5315      6292      5595      5659      5783      6039      5957      6122      5470      5565      5843
dram[4]:       7301      6806      5206      5886      5814      5487      6312      5653      5748      5828      6117      5967      6112      6402      5636      5697
dram[5]:       7229      6910      5639      5913      5795      5584      6181      5948      5631      5943      6079      5831      6110      6532      5688      5742
dram[6]:       7234      6876      5639      5827      5810      5544      6250      5882      5557      5925      6172      5806      6048      6512      5728      5658
dram[7]:       7393      6878      5787      5040      5846      5556      6394      5888      5671      5647      6303      5818      6452      6532      5764      5692
dram[8]:       7339      6951      5736      5135      5961      6089      6341      5907      6436      6015      6237      5942      6394      6547      5679      5789
dram[9]:       7223      7019      6830      5355      5842      6380      6232      5849      6307      6021      6123      5867      6288      6539      5556      5843
dram[10]:       7255      6979      6855      5344      5864      6354      6256      5717      6367      5893      6497      5818      6322      6105      6627      5802
dram[11]:       7257      6897      6803      5335      6370      6263      6214      5211      6390      5977      6504      5856      6353      6173      6578      5843
dram[12]:       7168      6975      6741      5402      6250      6343      5747      5554      6457      5956      6426      5931      5675      6211      6496      5841
dram[13]:       7347      6695      6913      5191      6429      5932      5922      5496      6636      5755      6528      5730      5799      5888      6686      5769
dram[14]:       7396      6667      6332      5683      6474      5195      5891      5497      6678      5467      6528      5713      5793      5597      6669      5767
dram[15]:       7267      6651      6044      5609      6320      5186      5775      5397      6517      5706      5517      5700      5874      5554      6166      5487
dram[16]:       7218      6650      5920      5639      6564      5186      5725      5441      6473      5745      5473      5753      5820      5559      6146      5507
dram[17]:       7309      6809      5804      5813      6579      5215      5813      5602      6264      5769      5557      5970      5765      5594      6144      5540
dram[18]:       7265      6937      5729      5983      6568      5334      5769      5724      6234      5886      5476      6118      5783      6319      6124      5671
dram[19]:       7225      6977      5734      5596      6572      5177      5757      5656      6254      5883      5361      6077      5665      6323      5621      5670
dram[20]:       7132      6971      5977      5563      6434      5211      5409      6107      6165      4747      5242      6164      6021      6295      5600      5644
dram[21]:       7322      7036      6549      5372      6378      6182      5627      6143      6383      4846      5504      6224      6259      6198      6313      5648
dram[22]:       7342      7033      6540      5565      6378      6134      6495      6104      6426      4858      5621      6226      6268      6634      6316      5602
dram[23]:       7227      7104      6406      5730      6609      6269      6386      6773      6292      6459      5810      6277      6171      6699      6180      5635
dram[24]:       7400      7007      6501      5693      6726      6219      6545      6682      6402      6349      6037      6201      6337      6488      6328      6372
dram[25]:       7379      6951      6497      5501      6813      6336      6549      6614      6399      6279      5992      5618      6677      6366      6279      6234
dram[26]:       7263      6872      6092      5451      6786      6237      6654      6550      7107      6177      6045      5412      6575      6304      6226      6141
dram[27]:       7304      6887      5900      5475      6868      6243      6734      6564      7062      6191      6182      5431      6626      5785      6365      6172
dram[28]:       7111      6768      5773      5337      6419      6116      6494      5654      6771      5131      5834      5308      6439      5630      6242      5844
dram[29]:       7143      6697      5831      4996      6462      6026      6535      6306      6786      5099      5836      5712      6494      5532      6297      5801
dram[30]:       7055      6718      5447      5011      6239      6333      6417      6316      6705      5176      5791      5730      6454      5558      6347      5811
dram[31]:       6990      6677      5395      4975      6123      6282      6166      6270      6196      5105      5865      5704      6399      5791      6290      5764
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103788 n_act=1421 n_pre=1405 n_ref_event=0 n_req=7480 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=29920 bw_util=0.2222
n_activity=45435 dram_eff=0.6585
bk0: 0a 123045i bk1: 0a 123134i bk2: 0a 121996i bk3: 0a 121841i bk4: 0a 120120i bk5: 0a 119439i bk6: 0a 117850i bk7: 0a 119083i bk8: 0a 118560i bk9: 0a 120367i bk10: 0a 123697i bk11: 0a 123040i bk12: 0a 124062i bk13: 0a 123038i bk14: 0a 122888i bk15: 0a 122943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810027
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.810027
Bank_Level_Parallism = 5.202141
Bank_Level_Parallism_Col = 4.977003
Bank_Level_Parallism_Ready = 4.174398
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.364869 

BW Util details:
bwutil = 0.222156 
total_CMD = 134680 
util_bw = 29920 
Wasted_Col = 8883 
Wasted_Row = 2960 
Idle = 92917 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4030 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7806 
rwq = 0 
CCDLc_limit_alone = 7806 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103788 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 29920 
n_act = 1421 
n_pre = 1405 
n_ref = 0 
n_req = 7480 
total_req = 29920 

Dual Bus Interface Util: 
issued_total_row = 2826 
issued_total_col = 29920 
Row_Bus_Util =  0.020983 
CoL_Bus_Util = 0.222156 
Either_Row_CoL_Bus_Util = 0.229373 
Issued_on_Two_Bus_Simul_Util = 0.013766 
issued_two_Eff = 0.060016 
queue_avg = 4.526990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.52699
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103638 n_act=1447 n_pre=1431 n_ref_event=0 n_req=7513 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30052 bw_util=0.2231
n_activity=45412 dram_eff=0.6618
bk0: 0a 123071i bk1: 0a 123234i bk2: 0a 121848i bk3: 0a 121163i bk4: 0a 119603i bk5: 0a 119494i bk6: 0a 118505i bk7: 0a 118158i bk8: 0a 117444i bk9: 0a 119524i bk10: 0a 123621i bk11: 0a 124186i bk12: 0a 124542i bk13: 0a 123297i bk14: 0a 123289i bk15: 0a 124211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807401
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.807401
Bank_Level_Parallism = 5.187309
Bank_Level_Parallism_Col = 4.934598
Bank_Level_Parallism_Ready = 4.138393
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.379843 

BW Util details:
bwutil = 0.223136 
total_CMD = 134680 
util_bw = 30052 
Wasted_Col = 8933 
Wasted_Row = 2887 
Idle = 92808 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4037 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7763 
rwq = 0 
CCDLc_limit_alone = 7763 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103638 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30052 
n_act = 1447 
n_pre = 1431 
n_ref = 0 
n_req = 7513 
total_req = 30052 

Dual Bus Interface Util: 
issued_total_row = 2878 
issued_total_col = 30052 
Row_Bus_Util =  0.021369 
CoL_Bus_Util = 0.223136 
Either_Row_CoL_Bus_Util = 0.230487 
Issued_on_Two_Bus_Simul_Util = 0.014018 
issued_two_Eff = 0.060821 
queue_avg = 4.520797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5208
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103662 n_act=1459 n_pre=1443 n_ref_event=0 n_req=7495 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=29980 bw_util=0.2226
n_activity=45943 dram_eff=0.6525
bk0: 0a 122726i bk1: 0a 123059i bk2: 0a 122118i bk3: 0a 120957i bk4: 0a 119111i bk5: 0a 120025i bk6: 0a 118535i bk7: 0a 118273i bk8: 0a 118671i bk9: 0a 119536i bk10: 0a 123563i bk11: 0a 124962i bk12: 0a 124745i bk13: 0a 123735i bk14: 0a 123156i bk15: 0a 123276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805337
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.805337
Bank_Level_Parallism = 5.112392
Bank_Level_Parallism_Col = 4.854167
Bank_Level_Parallism_Ready = 4.102735
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.338845 

BW Util details:
bwutil = 0.222602 
total_CMD = 134680 
util_bw = 29980 
Wasted_Col = 9398 
Wasted_Row = 2858 
Idle = 92444 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4219 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8572 
rwq = 0 
CCDLc_limit_alone = 8572 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103662 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 29980 
n_act = 1459 
n_pre = 1443 
n_ref = 0 
n_req = 7495 
total_req = 29980 

Dual Bus Interface Util: 
issued_total_row = 2902 
issued_total_col = 29980 
Row_Bus_Util =  0.021547 
CoL_Bus_Util = 0.222602 
Either_Row_CoL_Bus_Util = 0.230309 
Issued_on_Two_Bus_Simul_Util = 0.013840 
issued_two_Eff = 0.060094 
queue_avg = 4.539947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53995
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103794 n_act=1427 n_pre=1411 n_ref_event=0 n_req=7479 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=29916 bw_util=0.2221
n_activity=45571 dram_eff=0.6565
bk0: 0a 122822i bk1: 0a 123778i bk2: 0a 121826i bk3: 0a 121492i bk4: 0a 119914i bk5: 0a 120048i bk6: 0a 118871i bk7: 0a 118901i bk8: 0a 119422i bk9: 0a 118814i bk10: 0a 123009i bk11: 0a 124519i bk12: 0a 123780i bk13: 0a 123617i bk14: 0a 123539i bk15: 0a 122444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809199
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.809199
Bank_Level_Parallism = 5.152203
Bank_Level_Parallism_Col = 4.889426
Bank_Level_Parallism_Ready = 4.130967
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.347784 

BW Util details:
bwutil = 0.222127 
total_CMD = 134680 
util_bw = 29916 
Wasted_Col = 9237 
Wasted_Row = 2686 
Idle = 92841 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4092 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8165 
rwq = 0 
CCDLc_limit_alone = 8165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 29916 
n_act = 1427 
n_pre = 1411 
n_ref = 0 
n_req = 7479 
total_req = 29916 

Dual Bus Interface Util: 
issued_total_row = 2838 
issued_total_col = 29916 
Row_Bus_Util =  0.021072 
CoL_Bus_Util = 0.222127 
Either_Row_CoL_Bus_Util = 0.229329 
Issued_on_Two_Bus_Simul_Util = 0.013870 
issued_two_Eff = 0.060480 
queue_avg = 4.456103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4561
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103696 n_act=1456 n_pre=1440 n_ref_event=0 n_req=7519 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30076 bw_util=0.2233
n_activity=45210 dram_eff=0.6653
bk0: 0a 123490i bk1: 0a 123193i bk2: 0a 122091i bk3: 0a 121898i bk4: 0a 120361i bk5: 0a 120074i bk6: 0a 118340i bk7: 0a 119037i bk8: 0a 118526i bk9: 0a 119365i bk10: 0a 123688i bk11: 0a 123621i bk12: 0a 124225i bk13: 0a 123312i bk14: 0a 122882i bk15: 0a 122846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806357
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.806357
Bank_Level_Parallism = 5.184695
Bank_Level_Parallism_Col = 4.903470
Bank_Level_Parallism_Ready = 4.093696
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.383223 

BW Util details:
bwutil = 0.223315 
total_CMD = 134680 
util_bw = 30076 
Wasted_Col = 8824 
Wasted_Row = 2655 
Idle = 93125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3829 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7856 
rwq = 0 
CCDLc_limit_alone = 7856 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30076 
n_act = 1456 
n_pre = 1440 
n_ref = 0 
n_req = 7519 
total_req = 30076 

Dual Bus Interface Util: 
issued_total_row = 2896 
issued_total_col = 30076 
Row_Bus_Util =  0.021503 
CoL_Bus_Util = 0.223315 
Either_Row_CoL_Bus_Util = 0.230056 
Issued_on_Two_Bus_Simul_Util = 0.014761 
issued_two_Eff = 0.064162 
queue_avg = 4.550809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55081
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103657 n_act=1453 n_pre=1437 n_ref_event=0 n_req=7520 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30080 bw_util=0.2233
n_activity=44753 dram_eff=0.6721
bk0: 0a 123283i bk1: 0a 122936i bk2: 0a 122166i bk3: 0a 121718i bk4: 0a 119700i bk5: 0a 119262i bk6: 0a 118646i bk7: 0a 118802i bk8: 0a 118503i bk9: 0a 119516i bk10: 0a 123820i bk11: 0a 123674i bk12: 0a 124341i bk13: 0a 123365i bk14: 0a 122605i bk15: 0a 123285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806782
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.806782
Bank_Level_Parallism = 5.239601
Bank_Level_Parallism_Col = 4.924881
Bank_Level_Parallism_Ready = 4.115592
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.376964 

BW Util details:
bwutil = 0.223344 
total_CMD = 134680 
util_bw = 30080 
Wasted_Col = 8898 
Wasted_Row = 2395 
Idle = 93307 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4031 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8118 
rwq = 0 
CCDLc_limit_alone = 8118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103657 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30080 
n_act = 1453 
n_pre = 1437 
n_ref = 0 
n_req = 7520 
total_req = 30080 

Dual Bus Interface Util: 
issued_total_row = 2890 
issued_total_col = 30080 
Row_Bus_Util =  0.021458 
CoL_Bus_Util = 0.223344 
Either_Row_CoL_Bus_Util = 0.230346 
Issued_on_Two_Bus_Simul_Util = 0.014456 
issued_two_Eff = 0.062760 
queue_avg = 4.488632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48863
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103581 n_act=1425 n_pre=1409 n_ref_event=0 n_req=7559 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30236 bw_util=0.2245
n_activity=45330 dram_eff=0.667
bk0: 0a 122932i bk1: 0a 122499i bk2: 0a 121556i bk3: 0a 120902i bk4: 0a 118940i bk5: 0a 119788i bk6: 0a 118241i bk7: 0a 118225i bk8: 0a 118891i bk9: 0a 119385i bk10: 0a 123394i bk11: 0a 124390i bk12: 0a 124210i bk13: 0a 123333i bk14: 0a 123401i bk15: 0a 122842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811483
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.811483
Bank_Level_Parallism = 5.276810
Bank_Level_Parallism_Col = 5.018781
Bank_Level_Parallism_Ready = 4.189972
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.410363 

BW Util details:
bwutil = 0.224503 
total_CMD = 134680 
util_bw = 30236 
Wasted_Col = 8636 
Wasted_Row = 2727 
Idle = 93081 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3775 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7671 
rwq = 0 
CCDLc_limit_alone = 7671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103581 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30236 
n_act = 1425 
n_pre = 1409 
n_ref = 0 
n_req = 7559 
total_req = 30236 

Dual Bus Interface Util: 
issued_total_row = 2834 
issued_total_col = 30236 
Row_Bus_Util =  0.021042 
CoL_Bus_Util = 0.224503 
Either_Row_CoL_Bus_Util = 0.230910 
Issued_on_Two_Bus_Simul_Util = 0.014635 
issued_two_Eff = 0.063378 
queue_avg = 4.693652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.69365
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103488 n_act=1420 n_pre=1404 n_ref_event=0 n_req=7567 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30268 bw_util=0.2247
n_activity=45523 dram_eff=0.6649
bk0: 0a 123023i bk1: 0a 123164i bk2: 0a 121999i bk3: 0a 121088i bk4: 0a 120361i bk5: 0a 119647i bk6: 0a 118352i bk7: 0a 119184i bk8: 0a 119105i bk9: 0a 119292i bk10: 0a 124087i bk11: 0a 124244i bk12: 0a 123434i bk13: 0a 123277i bk14: 0a 123717i bk15: 0a 123303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812343
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.812343
Bank_Level_Parallism = 5.145023
Bank_Level_Parallism_Col = 4.873945
Bank_Level_Parallism_Ready = 4.070867
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.371366 

BW Util details:
bwutil = 0.224740 
total_CMD = 134680 
util_bw = 30268 
Wasted_Col = 8929 
Wasted_Row = 2624 
Idle = 92859 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3905 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8042 
rwq = 0 
CCDLc_limit_alone = 8042 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103488 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30268 
n_act = 1420 
n_pre = 1404 
n_ref = 0 
n_req = 7567 
total_req = 30268 

Dual Bus Interface Util: 
issued_total_row = 2824 
issued_total_col = 30268 
Row_Bus_Util =  0.020968 
CoL_Bus_Util = 0.224740 
Either_Row_CoL_Bus_Util = 0.231601 
Issued_on_Two_Bus_Simul_Util = 0.014108 
issued_two_Eff = 0.060913 
queue_avg = 4.575980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57598
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103524 n_act=1425 n_pre=1409 n_ref_event=0 n_req=7564 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30256 bw_util=0.2247
n_activity=45480 dram_eff=0.6653
bk0: 0a 123424i bk1: 0a 122695i bk2: 0a 121480i bk3: 0a 121587i bk4: 0a 120637i bk5: 0a 119586i bk6: 0a 118676i bk7: 0a 119084i bk8: 0a 118445i bk9: 0a 119226i bk10: 0a 124302i bk11: 0a 123731i bk12: 0a 123161i bk13: 0a 123790i bk14: 0a 122683i bk15: 0a 122937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811608
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.811608
Bank_Level_Parallism = 5.215594
Bank_Level_Parallism_Col = 4.949306
Bank_Level_Parallism_Ready = 4.115085
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.385724 

BW Util details:
bwutil = 0.224651 
total_CMD = 134680 
util_bw = 30256 
Wasted_Col = 8693 
Wasted_Row = 2657 
Idle = 93074 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3680 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7657 
rwq = 0 
CCDLc_limit_alone = 7657 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103524 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30256 
n_act = 1425 
n_pre = 1409 
n_ref = 0 
n_req = 7564 
total_req = 30256 

Dual Bus Interface Util: 
issued_total_row = 2834 
issued_total_col = 30256 
Row_Bus_Util =  0.021042 
CoL_Bus_Util = 0.224651 
Either_Row_CoL_Bus_Util = 0.231334 
Issued_on_Two_Bus_Simul_Util = 0.014360 
issued_two_Eff = 0.062075 
queue_avg = 4.597297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5973
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103695 n_act=1413 n_pre=1397 n_ref_event=0 n_req=7523 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30092 bw_util=0.2234
n_activity=44996 dram_eff=0.6688
bk0: 0a 123482i bk1: 0a 123027i bk2: 0a 122229i bk3: 0a 121821i bk4: 0a 120420i bk5: 0a 119101i bk6: 0a 118695i bk7: 0a 118393i bk8: 0a 117872i bk9: 0a 119054i bk10: 0a 123418i bk11: 0a 124626i bk12: 0a 123452i bk13: 0a 123550i bk14: 0a 123629i bk15: 0a 123525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812176
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.812176
Bank_Level_Parallism = 5.219898
Bank_Level_Parallism_Col = 4.946394
Bank_Level_Parallism_Ready = 4.125449
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.370711 

BW Util details:
bwutil = 0.223433 
total_CMD = 134680 
util_bw = 30092 
Wasted_Col = 8731 
Wasted_Row = 2578 
Idle = 93279 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3823 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7751 
rwq = 0 
CCDLc_limit_alone = 7751 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103695 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30092 
n_act = 1413 
n_pre = 1397 
n_ref = 0 
n_req = 7523 
total_req = 30092 

Dual Bus Interface Util: 
issued_total_row = 2810 
issued_total_col = 30092 
Row_Bus_Util =  0.020864 
CoL_Bus_Util = 0.223433 
Either_Row_CoL_Bus_Util = 0.230064 
Issued_on_Two_Bus_Simul_Util = 0.014234 
issued_two_Eff = 0.061869 
queue_avg = 4.499681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49968
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103521 n_act=1435 n_pre=1419 n_ref_event=0 n_req=7569 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30276 bw_util=0.2248
n_activity=45245 dram_eff=0.6692
bk0: 0a 122483i bk1: 0a 122658i bk2: 0a 121281i bk3: 0a 121580i bk4: 0a 119842i bk5: 0a 119001i bk6: 0a 118785i bk7: 0a 117533i bk8: 0a 117856i bk9: 0a 119584i bk10: 0a 123448i bk11: 0a 124622i bk12: 0a 123410i bk13: 0a 122831i bk14: 0a 123247i bk15: 0a 123548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810411
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.810411
Bank_Level_Parallism = 5.302171
Bank_Level_Parallism_Col = 5.023579
Bank_Level_Parallism_Ready = 4.202834
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.387382 

BW Util details:
bwutil = 0.224800 
total_CMD = 134680 
util_bw = 30276 
Wasted_Col = 8789 
Wasted_Row = 2567 
Idle = 93048 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3818 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7678 
rwq = 0 
CCDLc_limit_alone = 7678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103521 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30276 
n_act = 1435 
n_pre = 1419 
n_ref = 0 
n_req = 7569 
total_req = 30276 

Dual Bus Interface Util: 
issued_total_row = 2854 
issued_total_col = 30276 
Row_Bus_Util =  0.021191 
CoL_Bus_Util = 0.224800 
Either_Row_CoL_Bus_Util = 0.231356 
Issued_on_Two_Bus_Simul_Util = 0.014635 
issued_two_Eff = 0.063256 
queue_avg = 4.541409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54141
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103703 n_act=1446 n_pre=1430 n_ref_event=0 n_req=7520 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30080 bw_util=0.2233
n_activity=45216 dram_eff=0.6653
bk0: 0a 122002i bk1: 0a 123544i bk2: 0a 121519i bk3: 0a 120189i bk4: 0a 119281i bk5: 0a 119162i bk6: 0a 118593i bk7: 0a 118634i bk8: 0a 118357i bk9: 0a 119493i bk10: 0a 123522i bk11: 0a 124369i bk12: 0a 124049i bk13: 0a 123445i bk14: 0a 123627i bk15: 0a 122882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807713
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.807713
Bank_Level_Parallism = 5.289903
Bank_Level_Parallism_Col = 4.988137
Bank_Level_Parallism_Ready = 4.188265
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.362953 

BW Util details:
bwutil = 0.223344 
total_CMD = 134680 
util_bw = 30080 
Wasted_Col = 8991 
Wasted_Row = 2467 
Idle = 93142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3940 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8057 
rwq = 0 
CCDLc_limit_alone = 8057 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103703 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30080 
n_act = 1446 
n_pre = 1430 
n_ref = 0 
n_req = 7520 
total_req = 30080 

Dual Bus Interface Util: 
issued_total_row = 2876 
issued_total_col = 30080 
Row_Bus_Util =  0.021354 
CoL_Bus_Util = 0.223344 
Either_Row_CoL_Bus_Util = 0.230004 
Issued_on_Two_Bus_Simul_Util = 0.014694 
issued_two_Eff = 0.063886 
queue_avg = 4.543637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54364
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103675 n_act=1472 n_pre=1456 n_ref_event=0 n_req=7514 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30056 bw_util=0.2232
n_activity=45236 dram_eff=0.6644
bk0: 0a 122580i bk1: 0a 123024i bk2: 0a 121970i bk3: 0a 121366i bk4: 0a 120078i bk5: 0a 119200i bk6: 0a 118764i bk7: 0a 118702i bk8: 0a 118136i bk9: 0a 118943i bk10: 0a 124259i bk11: 0a 124813i bk12: 0a 123851i bk13: 0a 124190i bk14: 0a 123434i bk15: 0a 123149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804099
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.804099
Bank_Level_Parallism = 5.201874
Bank_Level_Parallism_Col = 4.908418
Bank_Level_Parallism_Ready = 4.071567
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.375207 

BW Util details:
bwutil = 0.223166 
total_CMD = 134680 
util_bw = 30056 
Wasted_Col = 8795 
Wasted_Row = 2660 
Idle = 93169 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3927 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7829 
rwq = 0 
CCDLc_limit_alone = 7829 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103675 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30056 
n_act = 1472 
n_pre = 1456 
n_ref = 0 
n_req = 7514 
total_req = 30056 

Dual Bus Interface Util: 
issued_total_row = 2928 
issued_total_col = 30056 
Row_Bus_Util =  0.021740 
CoL_Bus_Util = 0.223166 
Either_Row_CoL_Bus_Util = 0.230212 
Issued_on_Two_Bus_Simul_Util = 0.014694 
issued_two_Eff = 0.063828 
queue_avg = 4.499866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49987
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103754 n_act=1436 n_pre=1420 n_ref_event=0 n_req=7514 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30056 bw_util=0.2232
n_activity=45212 dram_eff=0.6648
bk0: 0a 122752i bk1: 0a 122804i bk2: 0a 122069i bk3: 0a 122296i bk4: 0a 120950i bk5: 0a 120036i bk6: 0a 118620i bk7: 0a 118629i bk8: 0a 118170i bk9: 0a 119552i bk10: 0a 123358i bk11: 0a 123928i bk12: 0a 123478i bk13: 0a 123386i bk14: 0a 123239i bk15: 0a 123289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808890
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.808890
Bank_Level_Parallism = 5.199412
Bank_Level_Parallism_Col = 4.908624
Bank_Level_Parallism_Ready = 4.094457
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.365375 

BW Util details:
bwutil = 0.223166 
total_CMD = 134680 
util_bw = 30056 
Wasted_Col = 8901 
Wasted_Row = 2555 
Idle = 93168 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3720 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8241 
rwq = 0 
CCDLc_limit_alone = 8241 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103754 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30056 
n_act = 1436 
n_pre = 1420 
n_ref = 0 
n_req = 7514 
total_req = 30056 

Dual Bus Interface Util: 
issued_total_row = 2856 
issued_total_col = 30056 
Row_Bus_Util =  0.021206 
CoL_Bus_Util = 0.223166 
Either_Row_CoL_Bus_Util = 0.229626 
Issued_on_Two_Bus_Simul_Util = 0.014746 
issued_two_Eff = 0.064218 
queue_avg = 4.566751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56675
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103704 n_act=1459 n_pre=1443 n_ref_event=0 n_req=7507 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30028 bw_util=0.223
n_activity=45329 dram_eff=0.6624
bk0: 0a 122563i bk1: 0a 123064i bk2: 0a 122444i bk3: 0a 121916i bk4: 0a 120425i bk5: 0a 120091i bk6: 0a 119290i bk7: 0a 117758i bk8: 0a 117838i bk9: 0a 119347i bk10: 0a 123157i bk11: 0a 124768i bk12: 0a 123708i bk13: 0a 123876i bk14: 0a 123289i bk15: 0a 123508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805648
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.805648
Bank_Level_Parallism = 5.162044
Bank_Level_Parallism_Col = 4.883873
Bank_Level_Parallism_Ready = 4.087718
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.360404 

BW Util details:
bwutil = 0.222958 
total_CMD = 134680 
util_bw = 30028 
Wasted_Col = 9034 
Wasted_Row = 2655 
Idle = 92963 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3965 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8283 
rwq = 0 
CCDLc_limit_alone = 8283 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103704 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30028 
n_act = 1459 
n_pre = 1443 
n_ref = 0 
n_req = 7507 
total_req = 30028 

Dual Bus Interface Util: 
issued_total_row = 2902 
issued_total_col = 30028 
Row_Bus_Util =  0.021547 
CoL_Bus_Util = 0.222958 
Either_Row_CoL_Bus_Util = 0.229997 
Issued_on_Two_Bus_Simul_Util = 0.014508 
issued_two_Eff = 0.063081 
queue_avg = 4.611056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.61106
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103807 n_act=1492 n_pre=1476 n_ref_event=0 n_req=7480 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=29920 bw_util=0.2222
n_activity=45441 dram_eff=0.6584
bk0: 0a 122445i bk1: 0a 123147i bk2: 0a 122300i bk3: 0a 120925i bk4: 0a 118859i bk5: 0a 120133i bk6: 0a 118825i bk7: 0a 118009i bk8: 0a 118817i bk9: 0a 119239i bk10: 0a 123297i bk11: 0a 125836i bk12: 0a 124301i bk13: 0a 124413i bk14: 0a 123695i bk15: 0a 123590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800535
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.800535
Bank_Level_Parallism = 5.156203
Bank_Level_Parallism_Col = 4.855238
Bank_Level_Parallism_Ready = 4.054813
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.357456 

BW Util details:
bwutil = 0.222156 
total_CMD = 134680 
util_bw = 29920 
Wasted_Col = 9082 
Wasted_Row = 2604 
Idle = 93074 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4071 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8283 
rwq = 0 
CCDLc_limit_alone = 8283 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 29920 
n_act = 1492 
n_pre = 1476 
n_ref = 0 
n_req = 7480 
total_req = 29920 

Dual Bus Interface Util: 
issued_total_row = 2968 
issued_total_col = 29920 
Row_Bus_Util =  0.022037 
CoL_Bus_Util = 0.222156 
Either_Row_CoL_Bus_Util = 0.229232 
Issued_on_Two_Bus_Simul_Util = 0.014961 
issued_two_Eff = 0.065267 
queue_avg = 4.528572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.52857
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103824 n_act=1537 n_pre=1521 n_ref_event=0 n_req=7448 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=29792 bw_util=0.2212
n_activity=45472 dram_eff=0.6552
bk0: 0a 121420i bk1: 0a 122765i bk2: 0a 121231i bk3: 0a 120669i bk4: 0a 119427i bk5: 0a 119763i bk6: 0a 118486i bk7: 0a 118578i bk8: 0a 119653i bk9: 0a 119180i bk10: 0a 124053i bk11: 0a 124396i bk12: 0a 123039i bk13: 0a 123996i bk14: 0a 123448i bk15: 0a 122027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793636
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.793636
Bank_Level_Parallism = 5.262709
Bank_Level_Parallism_Col = 4.989312
Bank_Level_Parallism_Ready = 4.176423
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.361025 

BW Util details:
bwutil = 0.221206 
total_CMD = 134680 
util_bw = 29792 
Wasted_Col = 9095 
Wasted_Row = 2954 
Idle = 92839 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4415 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8003 
rwq = 0 
CCDLc_limit_alone = 8003 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103824 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 29792 
n_act = 1537 
n_pre = 1521 
n_ref = 0 
n_req = 7448 
total_req = 29792 

Dual Bus Interface Util: 
issued_total_row = 3058 
issued_total_col = 29792 
Row_Bus_Util =  0.022706 
CoL_Bus_Util = 0.221206 
Either_Row_CoL_Bus_Util = 0.229106 
Issued_on_Two_Bus_Simul_Util = 0.014805 
issued_two_Eff = 0.064623 
queue_avg = 4.578274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57827
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103810 n_act=1464 n_pre=1448 n_ref_event=0 n_req=7469 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=29876 bw_util=0.2218
n_activity=45586 dram_eff=0.6554
bk0: 0a 122611i bk1: 0a 123167i bk2: 0a 121606i bk3: 0a 121746i bk4: 0a 119489i bk5: 0a 119962i bk6: 0a 118832i bk7: 0a 118985i bk8: 0a 119101i bk9: 0a 120495i bk10: 0a 123916i bk11: 0a 123793i bk12: 0a 123763i bk13: 0a 124145i bk14: 0a 122678i bk15: 0a 123018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803990
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.803990
Bank_Level_Parallism = 5.141593
Bank_Level_Parallism_Col = 4.880279
Bank_Level_Parallism_Ready = 4.081035
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.349361 

BW Util details:
bwutil = 0.221830 
total_CMD = 134680 
util_bw = 29876 
Wasted_Col = 9113 
Wasted_Row = 2835 
Idle = 92856 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4209 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8244 
rwq = 0 
CCDLc_limit_alone = 8244 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 29876 
n_act = 1464 
n_pre = 1448 
n_ref = 0 
n_req = 7469 
total_req = 29876 

Dual Bus Interface Util: 
issued_total_row = 2912 
issued_total_col = 29876 
Row_Bus_Util =  0.021622 
CoL_Bus_Util = 0.221830 
Either_Row_CoL_Bus_Util = 0.229210 
Issued_on_Two_Bus_Simul_Util = 0.014241 
issued_two_Eff = 0.062132 
queue_avg = 4.605205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.60521
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103678 n_act=1469 n_pre=1453 n_ref_event=0 n_req=7516 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30064 bw_util=0.2232
n_activity=45863 dram_eff=0.6555
bk0: 0a 122292i bk1: 0a 122445i bk2: 0a 121984i bk3: 0a 121595i bk4: 0a 119258i bk5: 0a 119940i bk6: 0a 118945i bk7: 0a 117818i bk8: 0a 117642i bk9: 0a 120021i bk10: 0a 123213i bk11: 0a 124542i bk12: 0a 123714i bk13: 0a 123083i bk14: 0a 122613i bk15: 0a 123509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804550
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.804550
Bank_Level_Parallism = 5.230041
Bank_Level_Parallism_Col = 4.972241
Bank_Level_Parallism_Ready = 4.169738
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.356350 

BW Util details:
bwutil = 0.223225 
total_CMD = 134680 
util_bw = 30064 
Wasted_Col = 9124 
Wasted_Row = 2835 
Idle = 92657 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4185 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8217 
rwq = 0 
CCDLc_limit_alone = 8217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103678 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30064 
n_act = 1469 
n_pre = 1453 
n_ref = 0 
n_req = 7516 
total_req = 30064 

Dual Bus Interface Util: 
issued_total_row = 2922 
issued_total_col = 30064 
Row_Bus_Util =  0.021696 
CoL_Bus_Util = 0.223225 
Either_Row_CoL_Bus_Util = 0.230190 
Issued_on_Two_Bus_Simul_Util = 0.014731 
issued_two_Eff = 0.063996 
queue_avg = 4.662474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.66247
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103426 n_act=1492 n_pre=1476 n_ref_event=0 n_req=7581 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30324 bw_util=0.2252
n_activity=45961 dram_eff=0.6598
bk0: 0a 122171i bk1: 0a 122481i bk2: 0a 121471i bk3: 0a 120062i bk4: 0a 118239i bk5: 0a 119456i bk6: 0a 118412i bk7: 0a 116865i bk8: 0a 118979i bk9: 0a 119269i bk10: 0a 123369i bk11: 0a 124570i bk12: 0a 123346i bk13: 0a 123042i bk14: 0a 122501i bk15: 0a 123553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803192
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.803192
Bank_Level_Parallism = 5.323926
Bank_Level_Parallism_Col = 5.083436
Bank_Level_Parallism_Ready = 4.256464
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.405342 

BW Util details:
bwutil = 0.225156 
total_CMD = 134680 
util_bw = 30324 
Wasted_Col = 8852 
Wasted_Row = 3025 
Idle = 92479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3927 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7743 
rwq = 0 
CCDLc_limit_alone = 7743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103426 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30324 
n_act = 1492 
n_pre = 1476 
n_ref = 0 
n_req = 7581 
total_req = 30324 

Dual Bus Interface Util: 
issued_total_row = 2968 
issued_total_col = 30324 
Row_Bus_Util =  0.022037 
CoL_Bus_Util = 0.225156 
Either_Row_CoL_Bus_Util = 0.232061 
Issued_on_Two_Bus_Simul_Util = 0.015132 
issued_two_Eff = 0.065208 
queue_avg = 4.704937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.70494
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103727 n_act=1497 n_pre=1481 n_ref_event=0 n_req=7505 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30020 bw_util=0.2229
n_activity=45056 dram_eff=0.6663
bk0: 0a 120996i bk1: 0a 122764i bk2: 0a 121101i bk3: 0a 120232i bk4: 0a 118474i bk5: 0a 119213i bk6: 0a 118492i bk7: 0a 118150i bk8: 0a 118985i bk9: 0a 119510i bk10: 0a 123945i bk11: 0a 124810i bk12: 0a 123499i bk13: 0a 124168i bk14: 0a 122866i bk15: 0a 122775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800533
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.800533
Bank_Level_Parallism = 5.367175
Bank_Level_Parallism_Col = 5.094167
Bank_Level_Parallism_Ready = 4.236742
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.419172 

BW Util details:
bwutil = 0.222899 
total_CMD = 134680 
util_bw = 30020 
Wasted_Col = 8634 
Wasted_Row = 2784 
Idle = 93242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4029 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7557 
rwq = 0 
CCDLc_limit_alone = 7557 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103727 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30020 
n_act = 1497 
n_pre = 1481 
n_ref = 0 
n_req = 7505 
total_req = 30020 

Dual Bus Interface Util: 
issued_total_row = 2978 
issued_total_col = 30020 
Row_Bus_Util =  0.022112 
CoL_Bus_Util = 0.222899 
Either_Row_CoL_Bus_Util = 0.229826 
Issued_on_Two_Bus_Simul_Util = 0.015184 
issued_two_Eff = 0.066068 
queue_avg = 4.671228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.67123
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103563 n_act=1485 n_pre=1469 n_ref_event=0 n_req=7538 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30152 bw_util=0.2239
n_activity=46091 dram_eff=0.6542
bk0: 0a 121913i bk1: 0a 122149i bk2: 0a 120676i bk3: 0a 121041i bk4: 0a 119913i bk5: 0a 119667i bk6: 0a 118041i bk7: 0a 118780i bk8: 0a 119314i bk9: 0a 120379i bk10: 0a 123929i bk11: 0a 124448i bk12: 0a 123540i bk13: 0a 123594i bk14: 0a 122204i bk15: 0a 123528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802998
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.802998
Bank_Level_Parallism = 5.176979
Bank_Level_Parallism_Col = 4.912019
Bank_Level_Parallism_Ready = 4.144004
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.325921 

BW Util details:
bwutil = 0.223879 
total_CMD = 134680 
util_bw = 30152 
Wasted_Col = 9397 
Wasted_Row = 2812 
Idle = 92319 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4226 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8600 
rwq = 0 
CCDLc_limit_alone = 8600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30152 
n_act = 1485 
n_pre = 1469 
n_ref = 0 
n_req = 7538 
total_req = 30152 

Dual Bus Interface Util: 
issued_total_row = 2954 
issued_total_col = 30152 
Row_Bus_Util =  0.021933 
CoL_Bus_Util = 0.223879 
Either_Row_CoL_Bus_Util = 0.231044 
Issued_on_Two_Bus_Simul_Util = 0.014768 
issued_two_Eff = 0.063920 
queue_avg = 4.653267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65327
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103741 n_act=1491 n_pre=1475 n_ref_event=0 n_req=7491 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=29964 bw_util=0.2225
n_activity=45767 dram_eff=0.6547
bk0: 0a 122272i bk1: 0a 122132i bk2: 0a 121640i bk3: 0a 121268i bk4: 0a 120101i bk5: 0a 119924i bk6: 0a 118493i bk7: 0a 117954i bk8: 0a 118484i bk9: 0a 119775i bk10: 0a 123739i bk11: 0a 124333i bk12: 0a 123810i bk13: 0a 123497i bk14: 0a 122212i bk15: 0a 122724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800961
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.800961
Bank_Level_Parallism = 5.240651
Bank_Level_Parallism_Col = 4.980125
Bank_Level_Parallism_Ready = 4.186924
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.338441 

BW Util details:
bwutil = 0.222483 
total_CMD = 134680 
util_bw = 29964 
Wasted_Col = 9171 
Wasted_Row = 2847 
Idle = 92698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4112 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8363 
rwq = 0 
CCDLc_limit_alone = 8363 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103741 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 29964 
n_act = 1491 
n_pre = 1475 
n_ref = 0 
n_req = 7491 
total_req = 29964 

Dual Bus Interface Util: 
issued_total_row = 2966 
issued_total_col = 29964 
Row_Bus_Util =  0.022023 
CoL_Bus_Util = 0.222483 
Either_Row_CoL_Bus_Util = 0.229722 
Issued_on_Two_Bus_Simul_Util = 0.014783 
issued_two_Eff = 0.064352 
queue_avg = 4.585009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.58501
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103564 n_act=1497 n_pre=1481 n_ref_event=0 n_req=7543 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30172 bw_util=0.224
n_activity=45529 dram_eff=0.6627
bk0: 0a 122383i bk1: 0a 122674i bk2: 0a 122057i bk3: 0a 121317i bk4: 0a 119197i bk5: 0a 120161i bk6: 0a 118368i bk7: 0a 117516i bk8: 0a 119012i bk9: 0a 119946i bk10: 0a 122599i bk11: 0a 124753i bk12: 0a 123886i bk13: 0a 123153i bk14: 0a 123347i bk15: 0a 123683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801538
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.801538
Bank_Level_Parallism = 5.215328
Bank_Level_Parallism_Col = 4.905364
Bank_Level_Parallism_Ready = 4.093365
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.345788 

BW Util details:
bwutil = 0.224027 
total_CMD = 134680 
util_bw = 30172 
Wasted_Col = 9132 
Wasted_Row = 2567 
Idle = 92809 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4101 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8187 
rwq = 0 
CCDLc_limit_alone = 8187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103564 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30172 
n_act = 1497 
n_pre = 1481 
n_ref = 0 
n_req = 7543 
total_req = 30172 

Dual Bus Interface Util: 
issued_total_row = 2978 
issued_total_col = 30172 
Row_Bus_Util =  0.022112 
CoL_Bus_Util = 0.224027 
Either_Row_CoL_Bus_Util = 0.231037 
Issued_on_Two_Bus_Simul_Util = 0.015102 
issued_two_Eff = 0.065368 
queue_avg = 4.624005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.624
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103347 n_act=1475 n_pre=1459 n_ref_event=0 n_req=7603 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30412 bw_util=0.2258
n_activity=46140 dram_eff=0.6591
bk0: 0a 122200i bk1: 0a 122671i bk2: 0a 121755i bk3: 0a 120498i bk4: 0a 118514i bk5: 0a 119599i bk6: 0a 118472i bk7: 0a 117797i bk8: 0a 119179i bk9: 0a 119360i bk10: 0a 123230i bk11: 0a 124401i bk12: 0a 123351i bk13: 0a 123552i bk14: 0a 124378i bk15: 0a 123255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805998
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.805998
Bank_Level_Parallism = 5.197032
Bank_Level_Parallism_Col = 4.914247
Bank_Level_Parallism_Ready = 4.126365
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.341468 

BW Util details:
bwutil = 0.225809 
total_CMD = 134680 
util_bw = 30412 
Wasted_Col = 9269 
Wasted_Row = 2703 
Idle = 92296 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4000 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8489 
rwq = 0 
CCDLc_limit_alone = 8489 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103347 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30412 
n_act = 1475 
n_pre = 1459 
n_ref = 0 
n_req = 7603 
total_req = 30412 

Dual Bus Interface Util: 
issued_total_row = 2934 
issued_total_col = 30412 
Row_Bus_Util =  0.021785 
CoL_Bus_Util = 0.225809 
Either_Row_CoL_Bus_Util = 0.232648 
Issued_on_Two_Bus_Simul_Util = 0.014947 
issued_two_Eff = 0.064245 
queue_avg = 4.618258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.61826
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103078 n_act=1480 n_pre=1464 n_ref_event=0 n_req=7657 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30628 bw_util=0.2274
n_activity=46256 dram_eff=0.6621
bk0: 0a 121567i bk1: 0a 122423i bk2: 0a 121128i bk3: 0a 120924i bk4: 0a 119208i bk5: 0a 119880i bk6: 0a 117892i bk7: 0a 117897i bk8: 0a 118865i bk9: 0a 119210i bk10: 0a 123001i bk11: 0a 124489i bk12: 0a 123314i bk13: 0a 124019i bk14: 0a 123296i bk15: 0a 122933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806713
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.806713
Bank_Level_Parallism = 5.206173
Bank_Level_Parallism_Col = 4.938293
Bank_Level_Parallism_Ready = 4.150189
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.365731 

BW Util details:
bwutil = 0.227413 
total_CMD = 134680 
util_bw = 30628 
Wasted_Col = 9320 
Wasted_Row = 2788 
Idle = 91944 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4079 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8317 
rwq = 0 
CCDLc_limit_alone = 8317 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103078 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30628 
n_act = 1480 
n_pre = 1464 
n_ref = 0 
n_req = 7657 
total_req = 30628 

Dual Bus Interface Util: 
issued_total_row = 2944 
issued_total_col = 30628 
Row_Bus_Util =  0.021859 
CoL_Bus_Util = 0.227413 
Either_Row_CoL_Bus_Util = 0.234645 
Issued_on_Two_Bus_Simul_Util = 0.014627 
issued_two_Eff = 0.062338 
queue_avg = 4.625936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62594
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103105 n_act=1432 n_pre=1416 n_ref_event=0 n_req=7664 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30656 bw_util=0.2276
n_activity=46336 dram_eff=0.6616
bk0: 0a 121750i bk1: 0a 122476i bk2: 0a 120546i bk3: 0a 121620i bk4: 0a 118418i bk5: 0a 120211i bk6: 0a 118755i bk7: 0a 118176i bk8: 0a 118507i bk9: 0a 119938i bk10: 0a 122396i bk11: 0a 124375i bk12: 0a 121787i bk13: 0a 122848i bk14: 0a 122563i bk15: 0a 122573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813152
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.813152
Bank_Level_Parallism = 5.304733
Bank_Level_Parallism_Col = 5.054190
Bank_Level_Parallism_Ready = 4.252316
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.369654 

BW Util details:
bwutil = 0.227621 
total_CMD = 134680 
util_bw = 30656 
Wasted_Col = 9156 
Wasted_Row = 2717 
Idle = 92151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3988 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8107 
rwq = 0 
CCDLc_limit_alone = 8107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103105 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30656 
n_act = 1432 
n_pre = 1416 
n_ref = 0 
n_req = 7664 
total_req = 30656 

Dual Bus Interface Util: 
issued_total_row = 2848 
issued_total_col = 30656 
Row_Bus_Util =  0.021146 
CoL_Bus_Util = 0.227621 
Either_Row_CoL_Bus_Util = 0.234445 
Issued_on_Two_Bus_Simul_Util = 0.014323 
issued_two_Eff = 0.061093 
queue_avg = 4.691736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.69174
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103059 n_act=1487 n_pre=1471 n_ref_event=0 n_req=7665 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30660 bw_util=0.2277
n_activity=46418 dram_eff=0.6605
bk0: 0a 122523i bk1: 0a 123218i bk2: 0a 121845i bk3: 0a 121498i bk4: 0a 118555i bk5: 0a 120569i bk6: 0a 118801i bk7: 0a 117636i bk8: 0a 117218i bk9: 0a 120059i bk10: 0a 123043i bk11: 0a 125405i bk12: 0a 123057i bk13: 0a 123216i bk14: 0a 123527i bk15: 0a 123812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806001
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.806001
Bank_Level_Parallism = 5.130105
Bank_Level_Parallism_Col = 4.847189
Bank_Level_Parallism_Ready = 4.039041
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.362663 

BW Util details:
bwutil = 0.227651 
total_CMD = 134680 
util_bw = 30660 
Wasted_Col = 9151 
Wasted_Row = 2793 
Idle = 92076 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4158 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8228 
rwq = 0 
CCDLc_limit_alone = 8228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103059 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30660 
n_act = 1487 
n_pre = 1471 
n_ref = 0 
n_req = 7665 
total_req = 30660 

Dual Bus Interface Util: 
issued_total_row = 2958 
issued_total_col = 30660 
Row_Bus_Util =  0.021963 
CoL_Bus_Util = 0.227651 
Either_Row_CoL_Bus_Util = 0.234786 
Issued_on_Two_Bus_Simul_Util = 0.014828 
issued_two_Eff = 0.063154 
queue_avg = 4.571198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5712
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103375 n_act=1448 n_pre=1432 n_ref_event=0 n_req=7591 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30364 bw_util=0.2255
n_activity=46201 dram_eff=0.6572
bk0: 0a 122488i bk1: 0a 123962i bk2: 0a 122780i bk3: 0a 120712i bk4: 0a 118566i bk5: 0a 120324i bk6: 0a 119561i bk7: 0a 117767i bk8: 0a 119043i bk9: 0a 120057i bk10: 0a 123600i bk11: 0a 124102i bk12: 0a 122884i bk13: 0a 123733i bk14: 0a 123467i bk15: 0a 123774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809248
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.809248
Bank_Level_Parallism = 5.077247
Bank_Level_Parallism_Col = 4.813046
Bank_Level_Parallism_Ready = 4.042715
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.340238 

BW Util details:
bwutil = 0.225453 
total_CMD = 134680 
util_bw = 30364 
Wasted_Col = 9308 
Wasted_Row = 2802 
Idle = 92206 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3962 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8292 
rwq = 0 
CCDLc_limit_alone = 8292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103375 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30364 
n_act = 1448 
n_pre = 1432 
n_ref = 0 
n_req = 7591 
total_req = 30364 

Dual Bus Interface Util: 
issued_total_row = 2880 
issued_total_col = 30364 
Row_Bus_Util =  0.021384 
CoL_Bus_Util = 0.225453 
Either_Row_CoL_Bus_Util = 0.232440 
Issued_on_Two_Bus_Simul_Util = 0.014397 
issued_two_Eff = 0.061939 
queue_avg = 4.445471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44547
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103331 n_act=1467 n_pre=1451 n_ref_event=0 n_req=7597 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30388 bw_util=0.2256
n_activity=46022 dram_eff=0.6603
bk0: 0a 122843i bk1: 0a 123606i bk2: 0a 122037i bk3: 0a 121317i bk4: 0a 119898i bk5: 0a 119749i bk6: 0a 119285i bk7: 0a 117760i bk8: 0a 119426i bk9: 0a 118988i bk10: 0a 124003i bk11: 0a 125164i bk12: 0a 123255i bk13: 0a 124918i bk14: 0a 123825i bk15: 0a 122797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806897
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.806897
Bank_Level_Parallism = 5.040374
Bank_Level_Parallism_Col = 4.758331
Bank_Level_Parallism_Ready = 3.978972
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.341692 

BW Util details:
bwutil = 0.225631 
total_CMD = 134680 
util_bw = 30388 
Wasted_Col = 9249 
Wasted_Row = 2742 
Idle = 92301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4107 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8103 
rwq = 0 
CCDLc_limit_alone = 8103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30388 
n_act = 1467 
n_pre = 1451 
n_ref = 0 
n_req = 7597 
total_req = 30388 

Dual Bus Interface Util: 
issued_total_row = 2918 
issued_total_col = 30388 
Row_Bus_Util =  0.021666 
CoL_Bus_Util = 0.225631 
Either_Row_CoL_Bus_Util = 0.232767 
Issued_on_Two_Bus_Simul_Util = 0.014531 
issued_two_Eff = 0.062426 
queue_avg = 4.489962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48996
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103664 n_act=1466 n_pre=1450 n_ref_event=0 n_req=7509 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30036 bw_util=0.223
n_activity=45796 dram_eff=0.6559
bk0: 0a 123565i bk1: 0a 122783i bk2: 0a 120872i bk3: 0a 121823i bk4: 0a 120244i bk5: 0a 120012i bk6: 0a 119309i bk7: 0a 118457i bk8: 0a 118795i bk9: 0a 119917i bk10: 0a 124043i bk11: 0a 124192i bk12: 0a 122976i bk13: 0a 124460i bk14: 0a 123291i bk15: 0a 123269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804768
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.804768
Bank_Level_Parallism = 5.098725
Bank_Level_Parallism_Col = 4.815716
Bank_Level_Parallism_Ready = 4.063557
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.346698 

BW Util details:
bwutil = 0.223018 
total_CMD = 134680 
util_bw = 30036 
Wasted_Col = 9370 
Wasted_Row = 2640 
Idle = 92634 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4218 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8449 
rwq = 0 
CCDLc_limit_alone = 8449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103664 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30036 
n_act = 1466 
n_pre = 1450 
n_ref = 0 
n_req = 7509 
total_req = 30036 

Dual Bus Interface Util: 
issued_total_row = 2916 
issued_total_col = 30036 
Row_Bus_Util =  0.021651 
CoL_Bus_Util = 0.223018 
Either_Row_CoL_Bus_Util = 0.230294 
Issued_on_Two_Bus_Simul_Util = 0.014375 
issued_two_Eff = 0.062419 
queue_avg = 4.560061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56006
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134680 n_nop=103626 n_act=1464 n_pre=1448 n_ref_event=0 n_req=7528 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30112 bw_util=0.2236
n_activity=45471 dram_eff=0.6622
bk0: 0a 123541i bk1: 0a 122929i bk2: 0a 121528i bk3: 0a 121709i bk4: 0a 119589i bk5: 0a 119836i bk6: 0a 119396i bk7: 0a 117510i bk8: 0a 118281i bk9: 0a 120149i bk10: 0a 123539i bk11: 0a 124282i bk12: 0a 124030i bk13: 0a 124062i bk14: 0a 122957i bk15: 0a 123079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805526
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.805526
Bank_Level_Parallism = 5.148895
Bank_Level_Parallism_Col = 4.867691
Bank_Level_Parallism_Ready = 4.088104
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.346871 

BW Util details:
bwutil = 0.223582 
total_CMD = 134680 
util_bw = 30112 
Wasted_Col = 9175 
Wasted_Row = 2662 
Idle = 92731 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4006 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8459 
rwq = 0 
CCDLc_limit_alone = 8459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134680 
n_nop = 103626 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30112 
n_act = 1464 
n_pre = 1448 
n_ref = 0 
n_req = 7528 
total_req = 30112 

Dual Bus Interface Util: 
issued_total_row = 2912 
issued_total_col = 30112 
Row_Bus_Util =  0.021622 
CoL_Bus_Util = 0.223582 
Either_Row_CoL_Bus_Util = 0.230576 
Issued_on_Two_Bus_Simul_Util = 0.014627 
issued_two_Eff = 0.063438 
queue_avg = 4.472936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.47294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28588, Miss = 16448, Miss_rate = 0.575, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 28959, Miss = 16501, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28615, Miss = 16429, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 28872, Miss = 16494, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28602, Miss = 16458, Miss_rate = 0.575, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28900, Miss = 16500, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 28563, Miss = 16449, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28900, Miss = 16487, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 28588, Miss = 16462, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 28941, Miss = 16463, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 28598, Miss = 16457, Miss_rate = 0.575, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28973, Miss = 16460, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 28531, Miss = 16438, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 28866, Miss = 16439, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 28622, Miss = 16394, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 28897, Miss = 16462, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28598, Miss = 16373, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 28899, Miss = 16488, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 28629, Miss = 16345, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 28596, Miss = 16511, Miss_rate = 0.577, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 28714, Miss = 16334, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 28430, Miss = 16505, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 28676, Miss = 16356, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 28462, Miss = 16511, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 28756, Miss = 16383, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 28414, Miss = 16525, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 28763, Miss = 16405, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 28400, Miss = 16527, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 28771, Miss = 16395, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 28401, Miss = 16563, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 28768, Miss = 16355, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 28418, Miss = 16572, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 28685, Miss = 16289, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 28420, Miss = 16585, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 28694, Miss = 16268, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 28440, Miss = 16568, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 28745, Miss = 16252, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 28427, Miss = 16557, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 28724, Miss = 16265, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 28400, Miss = 16552, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 28829, Miss = 16404, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 28403, Miss = 16506, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 28884, Miss = 16445, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 28470, Miss = 16485, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 28867, Miss = 16484, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 28498, Miss = 16451, Miss_rate = 0.577, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 28889, Miss = 16496, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 28474, Miss = 16406, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 28848, Miss = 16438, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 28473, Miss = 16408, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 28872, Miss = 16395, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 28521, Miss = 16440, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 28882, Miss = 16394, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 28523, Miss = 16473, Miss_rate = 0.578, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 28874, Miss = 16373, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 28542, Miss = 16514, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 28883, Miss = 16394, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 28497, Miss = 16541, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 28864, Miss = 16415, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 28521, Miss = 16514, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 28850, Miss = 16446, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 28550, Miss = 16493, Miss_rate = 0.578, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 28913, Miss = 16494, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 28577, Miss = 16461, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1834749
L2_total_cache_misses = 1052695
L2_total_cache_miss_rate = 0.5738
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 672281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1025568
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47661
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2138877
icnt_total_pkts_simt_to_mem=2092293
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2092293
Req_Network_cycles = 179363
Req_Network_injected_packets_per_cycle =      11.6651 
Req_Network_conflicts_per_cycle =       5.5214
Req_Network_conflicts_per_cycle_util =       5.8532
Req_Bank_Level_Parallism =      12.3660
Req_Network_in_buffer_full_per_cycle =       0.1273
Req_Network_in_buffer_avg_util =      10.1990
Req_Network_out_buffer_full_per_cycle =       0.3361
Req_Network_out_buffer_avg_util =      48.2404

Reply_Network_injected_packets_num = 2138877
Reply_Network_cycles = 179363
Reply_Network_injected_packets_per_cycle =       11.9249
Reply_Network_conflicts_per_cycle =        7.4851
Reply_Network_conflicts_per_cycle_util =       8.0132
Reply_Bank_Level_Parallism =      12.7662
Reply_Network_in_buffer_full_per_cycle =       0.0038
Reply_Network_in_buffer_avg_util =       3.9210
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1491
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 8 sec (1628 sec)
gpgpu_simulation_rate = 144722 (inst/sec)
gpgpu_simulation_rate = 110 (cycle/sec)
gpgpu_silicon_slowdown = 10290909x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
