# 30 Days of RTL Design Discipline

This repository documents my structured 30-day journey of mastering Verilog RTL design.

Each day includes:
- Problem Statement
- RTL Code
- Testbench
- Simulation Results
- Key Engineering Insights
