Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot game_of_whack_a_mole_tb_behav xil_defaultlib.game_of_whack_a_mole_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [D:/Project/FPGA/FPGA_Whac_A_Mole/FPGA_Whac_A_Mole.srcs/sources_1/new/Display_seven_segment.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Random_number
Compiling module xil_defaultlib.Led_display
Compiling module xil_defaultlib.Button_debuncing
Compiling module xil_defaultlib.Score_count
Compiling module xil_defaultlib.Binary_to_bcd
Compiling module xil_defaultlib.Bcd_to_sevensegment
Compiling module xil_defaultlib.sevensegment_select
Compiling module xil_defaultlib.Display_seven_segment
Compiling module xil_defaultlib.Top_game_of_whack_a_mole
Compiling module xil_defaultlib.game_of_whack_a_mole_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot game_of_whack_a_mole_tb_behav
