
RTOS_SensorHub_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e04  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08003ec4  08003ec4  00004ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f60  08003f60  00005060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003f60  08003f60  00004f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f68  08003f68  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f68  08003f68  00004f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f6c  08003f6c  00004f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003f70  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001210  20000060  08003fd0  00005060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001270  08003fd0  00005270  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011324  00000000  00000000  00005088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000278b  00000000  00000000  000163ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f60  00000000  00000000  00018b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000be1  00000000  00000000  00019a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015d3e  00000000  00000000  0001a679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011d76  00000000  00000000  000303b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087d86  00000000  00000000  0004212d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9eb3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003964  00000000  00000000  000c9ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  000cd85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003eac 	.word	0x08003eac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08003eac 	.word	0x08003eac

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8d8 	bl	8000434 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8d3 	bl	8000434 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzsi2>:
 80003f8:	211c      	movs	r1, #28
 80003fa:	2301      	movs	r3, #1
 80003fc:	041b      	lsls	r3, r3, #16
 80003fe:	4298      	cmp	r0, r3
 8000400:	d301      	bcc.n	8000406 <__clzsi2+0xe>
 8000402:	0c00      	lsrs	r0, r0, #16
 8000404:	3910      	subs	r1, #16
 8000406:	0a1b      	lsrs	r3, r3, #8
 8000408:	4298      	cmp	r0, r3
 800040a:	d301      	bcc.n	8000410 <__clzsi2+0x18>
 800040c:	0a00      	lsrs	r0, r0, #8
 800040e:	3908      	subs	r1, #8
 8000410:	091b      	lsrs	r3, r3, #4
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0x22>
 8000416:	0900      	lsrs	r0, r0, #4
 8000418:	3904      	subs	r1, #4
 800041a:	a202      	add	r2, pc, #8	@ (adr r2, 8000424 <__clzsi2+0x2c>)
 800041c:	5c10      	ldrb	r0, [r2, r0]
 800041e:	1840      	adds	r0, r0, r1
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			@ (mov r8, r8)
 8000424:	02020304 	.word	0x02020304
 8000428:	01010101 	.word	0x01010101
	...

08000434 <__clzdi2>:
 8000434:	b510      	push	{r4, lr}
 8000436:	2900      	cmp	r1, #0
 8000438:	d103      	bne.n	8000442 <__clzdi2+0xe>
 800043a:	f7ff ffdd 	bl	80003f8 <__clzsi2>
 800043e:	3020      	adds	r0, #32
 8000440:	e002      	b.n	8000448 <__clzdi2+0x14>
 8000442:	0008      	movs	r0, r1
 8000444:	f7ff ffd8 	bl	80003f8 <__clzsi2>
 8000448:	bd10      	pop	{r4, pc}
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af00      	add	r7, sp, #0
 8000452:	60f8      	str	r0, [r7, #12]
 8000454:	60b9      	str	r1, [r7, #8]
 8000456:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	4a06      	ldr	r2, [pc, #24]	@ (8000474 <vApplicationGetIdleTaskMemory+0x28>)
 800045c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800045e:	68bb      	ldr	r3, [r7, #8]
 8000460:	4a05      	ldr	r2, [pc, #20]	@ (8000478 <vApplicationGetIdleTaskMemory+0x2c>)
 8000462:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	2280      	movs	r2, #128	@ 0x80
 8000468:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800046a:	46c0      	nop			@ (mov r8, r8)
 800046c:	46bd      	mov	sp, r7
 800046e:	b004      	add	sp, #16
 8000470:	bd80      	pop	{r7, pc}
 8000472:	46c0      	nop			@ (mov r8, r8)
 8000474:	2000007c 	.word	0x2000007c
 8000478:	2000011c 	.word	0x2000011c

0800047c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800047c:	b590      	push	{r4, r7, lr}
 800047e:	b089      	sub	sp, #36	@ 0x24
 8000480:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000482:	f000 fa5f 	bl	8000944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000486:	f000 f81d 	bl	80004c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048a:	f000 f8b7 	bl	80005fc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800048e:	f000 f885 	bl	800059c <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000492:	1d3b      	adds	r3, r7, #4
 8000494:	4a09      	ldr	r2, [pc, #36]	@ (80004bc <main+0x40>)
 8000496:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000498:	c313      	stmia	r3!, {r0, r1, r4}
 800049a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800049c:	c313      	stmia	r3!, {r0, r1, r4}
 800049e:	6812      	ldr	r2, [r2, #0]
 80004a0:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	2100      	movs	r1, #0
 80004a6:	0018      	movs	r0, r3
 80004a8:	f002 fb55 	bl	8002b56 <osThreadCreate>
 80004ac:	0002      	movs	r2, r0
 80004ae:	4b04      	ldr	r3, [pc, #16]	@ (80004c0 <main+0x44>)
 80004b0:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80004b2:	f002 fb48 	bl	8002b46 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004b6:	46c0      	nop			@ (mov r8, r8)
 80004b8:	e7fd      	b.n	80004b6 <main+0x3a>
 80004ba:	46c0      	nop			@ (mov r8, r8)
 80004bc:	08003ed0 	.word	0x08003ed0
 80004c0:	200003a4 	.word	0x200003a4

080004c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c4:	b590      	push	{r4, r7, lr}
 80004c6:	b09d      	sub	sp, #116	@ 0x74
 80004c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ca:	2438      	movs	r4, #56	@ 0x38
 80004cc:	193b      	adds	r3, r7, r4
 80004ce:	0018      	movs	r0, r3
 80004d0:	2338      	movs	r3, #56	@ 0x38
 80004d2:	001a      	movs	r2, r3
 80004d4:	2100      	movs	r1, #0
 80004d6:	f003 fbf7 	bl	8003cc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004da:	2324      	movs	r3, #36	@ 0x24
 80004dc:	18fb      	adds	r3, r7, r3
 80004de:	0018      	movs	r0, r3
 80004e0:	2314      	movs	r3, #20
 80004e2:	001a      	movs	r2, r3
 80004e4:	2100      	movs	r1, #0
 80004e6:	f003 fbef 	bl	8003cc8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ea:	003b      	movs	r3, r7
 80004ec:	0018      	movs	r0, r3
 80004ee:	2324      	movs	r3, #36	@ 0x24
 80004f0:	001a      	movs	r2, r3
 80004f2:	2100      	movs	r1, #0
 80004f4:	f003 fbe8 	bl	8003cc8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004f8:	4b26      	ldr	r3, [pc, #152]	@ (8000594 <SystemClock_Config+0xd0>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a26      	ldr	r2, [pc, #152]	@ (8000598 <SystemClock_Config+0xd4>)
 80004fe:	401a      	ands	r2, r3
 8000500:	4b24      	ldr	r3, [pc, #144]	@ (8000594 <SystemClock_Config+0xd0>)
 8000502:	2180      	movs	r1, #128	@ 0x80
 8000504:	0109      	lsls	r1, r1, #4
 8000506:	430a      	orrs	r2, r1
 8000508:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800050a:	0021      	movs	r1, r4
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2210      	movs	r2, #16
 8000510:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2201      	movs	r2, #1
 8000516:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000518:	187b      	adds	r3, r7, r1
 800051a:	2200      	movs	r2, #0
 800051c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800051e:	187b      	adds	r3, r7, r1
 8000520:	22a0      	movs	r2, #160	@ 0xa0
 8000522:	0212      	lsls	r2, r2, #8
 8000524:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2200      	movs	r2, #0
 800052a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800052c:	187b      	adds	r3, r7, r1
 800052e:	0018      	movs	r0, r3
 8000530:	f000 fc86 	bl	8000e40 <HAL_RCC_OscConfig>
 8000534:	1e03      	subs	r3, r0, #0
 8000536:	d001      	beq.n	800053c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000538:	f000 f8de 	bl	80006f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800053c:	2124      	movs	r1, #36	@ 0x24
 800053e:	187b      	adds	r3, r7, r1
 8000540:	220f      	movs	r2, #15
 8000542:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000544:	187b      	adds	r3, r7, r1
 8000546:	2200      	movs	r2, #0
 8000548:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000550:	187b      	adds	r3, r7, r1
 8000552:	2200      	movs	r2, #0
 8000554:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2200      	movs	r2, #0
 800055a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2100      	movs	r1, #0
 8000560:	0018      	movs	r0, r3
 8000562:	f001 f831 	bl	80015c8 <HAL_RCC_ClockConfig>
 8000566:	1e03      	subs	r3, r0, #0
 8000568:	d001      	beq.n	800056e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800056a:	f000 f8c5 	bl	80006f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800056e:	003b      	movs	r3, r7
 8000570:	2202      	movs	r2, #2
 8000572:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000574:	003b      	movs	r3, r7
 8000576:	2200      	movs	r2, #0
 8000578:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800057a:	003b      	movs	r3, r7
 800057c:	0018      	movs	r0, r3
 800057e:	f001 fa59 	bl	8001a34 <HAL_RCCEx_PeriphCLKConfig>
 8000582:	1e03      	subs	r3, r0, #0
 8000584:	d001      	beq.n	800058a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000586:	f000 f8b7 	bl	80006f8 <Error_Handler>
  }
}
 800058a:	46c0      	nop			@ (mov r8, r8)
 800058c:	46bd      	mov	sp, r7
 800058e:	b01d      	add	sp, #116	@ 0x74
 8000590:	bd90      	pop	{r4, r7, pc}
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	40007000 	.word	0x40007000
 8000598:	ffffe7ff 	.word	0xffffe7ff

0800059c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005a0:	4b14      	ldr	r3, [pc, #80]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005a2:	4a15      	ldr	r2, [pc, #84]	@ (80005f8 <MX_USART2_UART_Init+0x5c>)
 80005a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005a6:	4b13      	ldr	r3, [pc, #76]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005a8:	22e1      	movs	r2, #225	@ 0xe1
 80005aa:	0252      	lsls	r2, r2, #9
 80005ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005ae:	4b11      	ldr	r3, [pc, #68]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005b4:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005ba:	4b0e      	ldr	r3, [pc, #56]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005bc:	2200      	movs	r2, #0
 80005be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005c0:	4b0c      	ldr	r3, [pc, #48]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005c2:	220c      	movs	r2, #12
 80005c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005c6:	4b0b      	ldr	r3, [pc, #44]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005cc:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005d2:	4b08      	ldr	r3, [pc, #32]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005d8:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005da:	2200      	movs	r2, #0
 80005dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005de:	4b05      	ldr	r3, [pc, #20]	@ (80005f4 <MX_USART2_UART_Init+0x58>)
 80005e0:	0018      	movs	r0, r3
 80005e2:	f001 fd8f 	bl	8002104 <HAL_UART_Init>
 80005e6:	1e03      	subs	r3, r0, #0
 80005e8:	d001      	beq.n	80005ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005ea:	f000 f885 	bl	80006f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005ee:	46c0      	nop			@ (mov r8, r8)
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	2000031c 	.word	0x2000031c
 80005f8:	40004400 	.word	0x40004400

080005fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005fc:	b590      	push	{r4, r7, lr}
 80005fe:	b089      	sub	sp, #36	@ 0x24
 8000600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000602:	240c      	movs	r4, #12
 8000604:	193b      	adds	r3, r7, r4
 8000606:	0018      	movs	r0, r3
 8000608:	2314      	movs	r3, #20
 800060a:	001a      	movs	r2, r3
 800060c:	2100      	movs	r1, #0
 800060e:	f003 fb5b 	bl	8003cc8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000612:	4b2a      	ldr	r3, [pc, #168]	@ (80006bc <MX_GPIO_Init+0xc0>)
 8000614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000616:	4b29      	ldr	r3, [pc, #164]	@ (80006bc <MX_GPIO_Init+0xc0>)
 8000618:	2104      	movs	r1, #4
 800061a:	430a      	orrs	r2, r1
 800061c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800061e:	4b27      	ldr	r3, [pc, #156]	@ (80006bc <MX_GPIO_Init+0xc0>)
 8000620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000622:	2204      	movs	r2, #4
 8000624:	4013      	ands	r3, r2
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800062a:	4b24      	ldr	r3, [pc, #144]	@ (80006bc <MX_GPIO_Init+0xc0>)
 800062c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800062e:	4b23      	ldr	r3, [pc, #140]	@ (80006bc <MX_GPIO_Init+0xc0>)
 8000630:	2180      	movs	r1, #128	@ 0x80
 8000632:	430a      	orrs	r2, r1
 8000634:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000636:	4b21      	ldr	r3, [pc, #132]	@ (80006bc <MX_GPIO_Init+0xc0>)
 8000638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800063a:	2280      	movs	r2, #128	@ 0x80
 800063c:	4013      	ands	r3, r2
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000642:	4b1e      	ldr	r3, [pc, #120]	@ (80006bc <MX_GPIO_Init+0xc0>)
 8000644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000646:	4b1d      	ldr	r3, [pc, #116]	@ (80006bc <MX_GPIO_Init+0xc0>)
 8000648:	2101      	movs	r1, #1
 800064a:	430a      	orrs	r2, r1
 800064c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800064e:	4b1b      	ldr	r3, [pc, #108]	@ (80006bc <MX_GPIO_Init+0xc0>)
 8000650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000652:	2201      	movs	r2, #1
 8000654:	4013      	ands	r3, r2
 8000656:	603b      	str	r3, [r7, #0]
 8000658:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800065a:	23a0      	movs	r3, #160	@ 0xa0
 800065c:	05db      	lsls	r3, r3, #23
 800065e:	2200      	movs	r2, #0
 8000660:	2120      	movs	r1, #32
 8000662:	0018      	movs	r0, r3
 8000664:	f000 fbce 	bl	8000e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000668:	193b      	adds	r3, r7, r4
 800066a:	2280      	movs	r2, #128	@ 0x80
 800066c:	0192      	lsls	r2, r2, #6
 800066e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000670:	193b      	adds	r3, r7, r4
 8000672:	2284      	movs	r2, #132	@ 0x84
 8000674:	0392      	lsls	r2, r2, #14
 8000676:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000678:	193b      	adds	r3, r7, r4
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800067e:	193b      	adds	r3, r7, r4
 8000680:	4a0f      	ldr	r2, [pc, #60]	@ (80006c0 <MX_GPIO_Init+0xc4>)
 8000682:	0019      	movs	r1, r3
 8000684:	0010      	movs	r0, r2
 8000686:	f000 fa47 	bl	8000b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800068a:	0021      	movs	r1, r4
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2220      	movs	r2, #32
 8000690:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2201      	movs	r2, #1
 8000696:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2200      	movs	r2, #0
 80006a2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006a4:	187a      	adds	r2, r7, r1
 80006a6:	23a0      	movs	r3, #160	@ 0xa0
 80006a8:	05db      	lsls	r3, r3, #23
 80006aa:	0011      	movs	r1, r2
 80006ac:	0018      	movs	r0, r3
 80006ae:	f000 fa33 	bl	8000b18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006b2:	46c0      	nop			@ (mov r8, r8)
 80006b4:	46bd      	mov	sp, r7
 80006b6:	b009      	add	sp, #36	@ 0x24
 80006b8:	bd90      	pop	{r4, r7, pc}
 80006ba:	46c0      	nop			@ (mov r8, r8)
 80006bc:	40021000 	.word	0x40021000
 80006c0:	50000800 	.word	0x50000800

080006c4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006cc:	2001      	movs	r0, #1
 80006ce:	f002 fa8f 	bl	8002bf0 <osDelay>
 80006d2:	e7fb      	b.n	80006cc <StartDefaultTask+0x8>

080006d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a04      	ldr	r2, [pc, #16]	@ (80006f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d101      	bne.n	80006ea <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80006e6:	f000 f94d 	bl	8000984 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006ea:	46c0      	nop			@ (mov r8, r8)
 80006ec:	46bd      	mov	sp, r7
 80006ee:	b002      	add	sp, #8
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	46c0      	nop			@ (mov r8, r8)
 80006f4:	40001000 	.word	0x40001000

080006f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006fc:	b672      	cpsid	i
}
 80006fe:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000700:	46c0      	nop			@ (mov r8, r8)
 8000702:	e7fd      	b.n	8000700 <Error_Handler+0x8>

08000704 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000708:	4b0b      	ldr	r3, [pc, #44]	@ (8000738 <HAL_MspInit+0x34>)
 800070a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800070c:	4b0a      	ldr	r3, [pc, #40]	@ (8000738 <HAL_MspInit+0x34>)
 800070e:	2101      	movs	r1, #1
 8000710:	430a      	orrs	r2, r1
 8000712:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <HAL_MspInit+0x34>)
 8000716:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000718:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <HAL_MspInit+0x34>)
 800071a:	2180      	movs	r1, #128	@ 0x80
 800071c:	0549      	lsls	r1, r1, #21
 800071e:	430a      	orrs	r2, r1
 8000720:	639a      	str	r2, [r3, #56]	@ 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000722:	2302      	movs	r3, #2
 8000724:	425b      	negs	r3, r3
 8000726:	2200      	movs	r2, #0
 8000728:	2103      	movs	r1, #3
 800072a:	0018      	movs	r0, r3
 800072c:	f000 f9ce 	bl	8000acc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000730:	46c0      	nop			@ (mov r8, r8)
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	46c0      	nop			@ (mov r8, r8)
 8000738:	40021000 	.word	0x40021000

0800073c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800073c:	b590      	push	{r4, r7, lr}
 800073e:	b089      	sub	sp, #36	@ 0x24
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000744:	240c      	movs	r4, #12
 8000746:	193b      	adds	r3, r7, r4
 8000748:	0018      	movs	r0, r3
 800074a:	2314      	movs	r3, #20
 800074c:	001a      	movs	r2, r3
 800074e:	2100      	movs	r1, #0
 8000750:	f003 faba 	bl	8003cc8 <memset>
  if(huart->Instance==USART2)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a18      	ldr	r2, [pc, #96]	@ (80007bc <HAL_UART_MspInit+0x80>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d129      	bne.n	80007b2 <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800075e:	4b18      	ldr	r3, [pc, #96]	@ (80007c0 <HAL_UART_MspInit+0x84>)
 8000760:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000762:	4b17      	ldr	r3, [pc, #92]	@ (80007c0 <HAL_UART_MspInit+0x84>)
 8000764:	2180      	movs	r1, #128	@ 0x80
 8000766:	0289      	lsls	r1, r1, #10
 8000768:	430a      	orrs	r2, r1
 800076a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800076c:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <HAL_UART_MspInit+0x84>)
 800076e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <HAL_UART_MspInit+0x84>)
 8000772:	2101      	movs	r1, #1
 8000774:	430a      	orrs	r2, r1
 8000776:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <HAL_UART_MspInit+0x84>)
 800077a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800077c:	2201      	movs	r2, #1
 800077e:	4013      	ands	r3, r2
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000784:	0021      	movs	r1, r4
 8000786:	187b      	adds	r3, r7, r1
 8000788:	220c      	movs	r2, #12
 800078a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078c:	187b      	adds	r3, r7, r1
 800078e:	2202      	movs	r2, #2
 8000790:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	187b      	adds	r3, r7, r1
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000798:	187b      	adds	r3, r7, r1
 800079a:	2203      	movs	r2, #3
 800079c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800079e:	187b      	adds	r3, r7, r1
 80007a0:	2204      	movs	r2, #4
 80007a2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a4:	187a      	adds	r2, r7, r1
 80007a6:	23a0      	movs	r3, #160	@ 0xa0
 80007a8:	05db      	lsls	r3, r3, #23
 80007aa:	0011      	movs	r1, r2
 80007ac:	0018      	movs	r0, r3
 80007ae:	f000 f9b3 	bl	8000b18 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80007b2:	46c0      	nop			@ (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b009      	add	sp, #36	@ 0x24
 80007b8:	bd90      	pop	{r4, r7, pc}
 80007ba:	46c0      	nop			@ (mov r8, r8)
 80007bc:	40004400 	.word	0x40004400
 80007c0:	40021000 	.word	0x40021000

080007c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007c4:	b5b0      	push	{r4, r5, r7, lr}
 80007c6:	b08c      	sub	sp, #48	@ 0x30
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	2200      	movs	r2, #0
 80007d0:	0019      	movs	r1, r3
 80007d2:	2011      	movs	r0, #17
 80007d4:	f000 f97a 	bl	8000acc <HAL_NVIC_SetPriority>
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80007d8:	2011      	movs	r0, #17
 80007da:	f000 f98c 	bl	8000af6 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80007de:	4b32      	ldr	r3, [pc, #200]	@ (80008a8 <HAL_InitTick+0xe4>)
 80007e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007e2:	4b31      	ldr	r3, [pc, #196]	@ (80008a8 <HAL_InitTick+0xe4>)
 80007e4:	2110      	movs	r1, #16
 80007e6:	430a      	orrs	r2, r1
 80007e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007ea:	2308      	movs	r3, #8
 80007ec:	18fa      	adds	r2, r7, r3
 80007ee:	240c      	movs	r4, #12
 80007f0:	193b      	adds	r3, r7, r4
 80007f2:	0011      	movs	r1, r2
 80007f4:	0018      	movs	r0, r3
 80007f6:	f001 f8eb 	bl	80019d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80007fa:	193b      	adds	r3, r7, r4
 80007fc:	68db      	ldr	r3, [r3, #12]
 80007fe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000802:	2b00      	cmp	r3, #0
 8000804:	d104      	bne.n	8000810 <HAL_InitTick+0x4c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000806:	f001 f8b7 	bl	8001978 <HAL_RCC_GetPCLK1Freq>
 800080a:	0003      	movs	r3, r0
 800080c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800080e:	e004      	b.n	800081a <HAL_InitTick+0x56>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000810:	f001 f8b2 	bl	8001978 <HAL_RCC_GetPCLK1Freq>
 8000814:	0003      	movs	r3, r0
 8000816:	005b      	lsls	r3, r3, #1
 8000818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800081a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800081c:	4923      	ldr	r1, [pc, #140]	@ (80008ac <HAL_InitTick+0xe8>)
 800081e:	0018      	movs	r0, r3
 8000820:	f7ff fc72 	bl	8000108 <__udivsi3>
 8000824:	0003      	movs	r3, r0
 8000826:	3b01      	subs	r3, #1
 8000828:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800082a:	4b21      	ldr	r3, [pc, #132]	@ (80008b0 <HAL_InitTick+0xec>)
 800082c:	4a21      	ldr	r2, [pc, #132]	@ (80008b4 <HAL_InitTick+0xf0>)
 800082e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000830:	4b1f      	ldr	r3, [pc, #124]	@ (80008b0 <HAL_InitTick+0xec>)
 8000832:	4a21      	ldr	r2, [pc, #132]	@ (80008b8 <HAL_InitTick+0xf4>)
 8000834:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000836:	4b1e      	ldr	r3, [pc, #120]	@ (80008b0 <HAL_InitTick+0xec>)
 8000838:	6a3a      	ldr	r2, [r7, #32]
 800083a:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 800083c:	4b1c      	ldr	r3, [pc, #112]	@ (80008b0 <HAL_InitTick+0xec>)
 800083e:	2200      	movs	r2, #0
 8000840:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000842:	4b1b      	ldr	r3, [pc, #108]	@ (80008b0 <HAL_InitTick+0xec>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000848:	252b      	movs	r5, #43	@ 0x2b
 800084a:	197c      	adds	r4, r7, r5
 800084c:	4b18      	ldr	r3, [pc, #96]	@ (80008b0 <HAL_InitTick+0xec>)
 800084e:	0018      	movs	r0, r3
 8000850:	f001 fa7e 	bl	8001d50 <HAL_TIM_Base_Init>
 8000854:	0003      	movs	r3, r0
 8000856:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000858:	197b      	adds	r3, r7, r5
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d11b      	bne.n	8000898 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000860:	197c      	adds	r4, r7, r5
 8000862:	4b13      	ldr	r3, [pc, #76]	@ (80008b0 <HAL_InitTick+0xec>)
 8000864:	0018      	movs	r0, r3
 8000866:	f001 fabb 	bl	8001de0 <HAL_TIM_Base_Start_IT>
 800086a:	0003      	movs	r3, r0
 800086c:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800086e:	197b      	adds	r3, r7, r5
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d110      	bne.n	8000898 <HAL_InitTick+0xd4>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2b03      	cmp	r3, #3
 800087a:	d809      	bhi.n	8000890 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2200      	movs	r2, #0
 8000880:	0019      	movs	r1, r3
 8000882:	2011      	movs	r0, #17
 8000884:	f000 f922 	bl	8000acc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000888:	4b0c      	ldr	r3, [pc, #48]	@ (80008bc <HAL_InitTick+0xf8>)
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	e003      	b.n	8000898 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000890:	232b      	movs	r3, #43	@ 0x2b
 8000892:	18fb      	adds	r3, r7, r3
 8000894:	2201      	movs	r2, #1
 8000896:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000898:	232b      	movs	r3, #43	@ 0x2b
 800089a:	18fb      	adds	r3, r7, r3
 800089c:	781b      	ldrb	r3, [r3, #0]
}
 800089e:	0018      	movs	r0, r3
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b00c      	add	sp, #48	@ 0x30
 80008a4:	bdb0      	pop	{r4, r5, r7, pc}
 80008a6:	46c0      	nop			@ (mov r8, r8)
 80008a8:	40021000 	.word	0x40021000
 80008ac:	000f4240 	.word	0x000f4240
 80008b0:	200003a8 	.word	0x200003a8
 80008b4:	40001000 	.word	0x40001000
 80008b8:	000003e7 	.word	0x000003e7
 80008bc:	20000004 	.word	0x20000004

080008c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008c4:	46c0      	nop			@ (mov r8, r8)
 80008c6:	e7fd      	b.n	80008c4 <NMI_Handler+0x4>

080008c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008cc:	46c0      	nop			@ (mov r8, r8)
 80008ce:	e7fd      	b.n	80008cc <HardFault_Handler+0x4>

080008d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80008d4:	4b03      	ldr	r3, [pc, #12]	@ (80008e4 <TIM6_DAC_IRQHandler+0x14>)
 80008d6:	0018      	movs	r0, r3
 80008d8:	f001 face 	bl	8001e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80008dc:	46c0      	nop			@ (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	46c0      	nop			@ (mov r8, r8)
 80008e4:	200003a8 	.word	0x200003a8

080008e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80008e8:	480d      	ldr	r0, [pc, #52]	@ (8000920 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ea:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008ec:	f000 f825 	bl	800093a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008f0:	480c      	ldr	r0, [pc, #48]	@ (8000924 <LoopForever+0x6>)
  ldr r1, =_edata
 80008f2:	490d      	ldr	r1, [pc, #52]	@ (8000928 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008f4:	4a0d      	ldr	r2, [pc, #52]	@ (800092c <LoopForever+0xe>)
  movs r3, #0
 80008f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008f8:	e002      	b.n	8000900 <LoopCopyDataInit>

080008fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008fe:	3304      	adds	r3, #4

08000900 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000900:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000902:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000904:	d3f9      	bcc.n	80008fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000906:	4a0a      	ldr	r2, [pc, #40]	@ (8000930 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000908:	4c0a      	ldr	r4, [pc, #40]	@ (8000934 <LoopForever+0x16>)
  movs r3, #0
 800090a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800090c:	e001      	b.n	8000912 <LoopFillZerobss>

0800090e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800090e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000910:	3204      	adds	r2, #4

08000912 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000912:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000914:	d3fb      	bcc.n	800090e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000916:	f003 fa49 	bl	8003dac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800091a:	f7ff fdaf 	bl	800047c <main>

0800091e <LoopForever>:

LoopForever:
    b LoopForever
 800091e:	e7fe      	b.n	800091e <LoopForever>
  ldr   r0, =_estack
 8000920:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000924:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000928:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800092c:	08003f70 	.word	0x08003f70
  ldr r2, =_sbss
 8000930:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000934:	20001270 	.word	0x20001270

08000938 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000938:	e7fe      	b.n	8000938 <ADC1_COMP_IRQHandler>

0800093a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800093a:	b580      	push	{r7, lr}
 800093c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800093e:	46c0      	nop			@ (mov r8, r8)
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}

08000944 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800094a:	1dfb      	adds	r3, r7, #7
 800094c:	2200      	movs	r2, #0
 800094e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000950:	4b0b      	ldr	r3, [pc, #44]	@ (8000980 <HAL_Init+0x3c>)
 8000952:	681a      	ldr	r2, [r3, #0]
 8000954:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <HAL_Init+0x3c>)
 8000956:	2140      	movs	r1, #64	@ 0x40
 8000958:	430a      	orrs	r2, r1
 800095a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800095c:	2003      	movs	r0, #3
 800095e:	f7ff ff31 	bl	80007c4 <HAL_InitTick>
 8000962:	1e03      	subs	r3, r0, #0
 8000964:	d003      	beq.n	800096e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000966:	1dfb      	adds	r3, r7, #7
 8000968:	2201      	movs	r2, #1
 800096a:	701a      	strb	r2, [r3, #0]
 800096c:	e001      	b.n	8000972 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800096e:	f7ff fec9 	bl	8000704 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000972:	1dfb      	adds	r3, r7, #7
 8000974:	781b      	ldrb	r3, [r3, #0]
}
 8000976:	0018      	movs	r0, r3
 8000978:	46bd      	mov	sp, r7
 800097a:	b002      	add	sp, #8
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			@ (mov r8, r8)
 8000980:	40022000 	.word	0x40022000

08000984 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000988:	4b05      	ldr	r3, [pc, #20]	@ (80009a0 <HAL_IncTick+0x1c>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	001a      	movs	r2, r3
 800098e:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <HAL_IncTick+0x20>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	18d2      	adds	r2, r2, r3
 8000994:	4b03      	ldr	r3, [pc, #12]	@ (80009a4 <HAL_IncTick+0x20>)
 8000996:	601a      	str	r2, [r3, #0]
}
 8000998:	46c0      	nop			@ (mov r8, r8)
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	20000008 	.word	0x20000008
 80009a4:	200003e8 	.word	0x200003e8

080009a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  return uwTick;
 80009ac:	4b02      	ldr	r3, [pc, #8]	@ (80009b8 <HAL_GetTick+0x10>)
 80009ae:	681b      	ldr	r3, [r3, #0]
}
 80009b0:	0018      	movs	r0, r3
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	46c0      	nop			@ (mov r8, r8)
 80009b8:	200003e8 	.word	0x200003e8

080009bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	0002      	movs	r2, r0
 80009c4:	1dfb      	adds	r3, r7, #7
 80009c6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009c8:	1dfb      	adds	r3, r7, #7
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80009ce:	d809      	bhi.n	80009e4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009d0:	1dfb      	adds	r3, r7, #7
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	001a      	movs	r2, r3
 80009d6:	231f      	movs	r3, #31
 80009d8:	401a      	ands	r2, r3
 80009da:	4b04      	ldr	r3, [pc, #16]	@ (80009ec <__NVIC_EnableIRQ+0x30>)
 80009dc:	2101      	movs	r1, #1
 80009de:	4091      	lsls	r1, r2
 80009e0:	000a      	movs	r2, r1
 80009e2:	601a      	str	r2, [r3, #0]
  }
}
 80009e4:	46c0      	nop			@ (mov r8, r8)
 80009e6:	46bd      	mov	sp, r7
 80009e8:	b002      	add	sp, #8
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	e000e100 	.word	0xe000e100

080009f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009f0:	b590      	push	{r4, r7, lr}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	0002      	movs	r2, r0
 80009f8:	6039      	str	r1, [r7, #0]
 80009fa:	1dfb      	adds	r3, r7, #7
 80009fc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009fe:	1dfb      	adds	r3, r7, #7
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a04:	d828      	bhi.n	8000a58 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a06:	4a2f      	ldr	r2, [pc, #188]	@ (8000ac4 <__NVIC_SetPriority+0xd4>)
 8000a08:	1dfb      	adds	r3, r7, #7
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	b25b      	sxtb	r3, r3
 8000a0e:	089b      	lsrs	r3, r3, #2
 8000a10:	33c0      	adds	r3, #192	@ 0xc0
 8000a12:	009b      	lsls	r3, r3, #2
 8000a14:	589b      	ldr	r3, [r3, r2]
 8000a16:	1dfa      	adds	r2, r7, #7
 8000a18:	7812      	ldrb	r2, [r2, #0]
 8000a1a:	0011      	movs	r1, r2
 8000a1c:	2203      	movs	r2, #3
 8000a1e:	400a      	ands	r2, r1
 8000a20:	00d2      	lsls	r2, r2, #3
 8000a22:	21ff      	movs	r1, #255	@ 0xff
 8000a24:	4091      	lsls	r1, r2
 8000a26:	000a      	movs	r2, r1
 8000a28:	43d2      	mvns	r2, r2
 8000a2a:	401a      	ands	r2, r3
 8000a2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	019b      	lsls	r3, r3, #6
 8000a32:	22ff      	movs	r2, #255	@ 0xff
 8000a34:	401a      	ands	r2, r3
 8000a36:	1dfb      	adds	r3, r7, #7
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	4003      	ands	r3, r0
 8000a40:	00db      	lsls	r3, r3, #3
 8000a42:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a44:	481f      	ldr	r0, [pc, #124]	@ (8000ac4 <__NVIC_SetPriority+0xd4>)
 8000a46:	1dfb      	adds	r3, r7, #7
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	b25b      	sxtb	r3, r3
 8000a4c:	089b      	lsrs	r3, r3, #2
 8000a4e:	430a      	orrs	r2, r1
 8000a50:	33c0      	adds	r3, #192	@ 0xc0
 8000a52:	009b      	lsls	r3, r3, #2
 8000a54:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a56:	e031      	b.n	8000abc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a58:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac8 <__NVIC_SetPriority+0xd8>)
 8000a5a:	1dfb      	adds	r3, r7, #7
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	0019      	movs	r1, r3
 8000a60:	230f      	movs	r3, #15
 8000a62:	400b      	ands	r3, r1
 8000a64:	3b08      	subs	r3, #8
 8000a66:	089b      	lsrs	r3, r3, #2
 8000a68:	3306      	adds	r3, #6
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	18d3      	adds	r3, r2, r3
 8000a6e:	3304      	adds	r3, #4
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	1dfa      	adds	r2, r7, #7
 8000a74:	7812      	ldrb	r2, [r2, #0]
 8000a76:	0011      	movs	r1, r2
 8000a78:	2203      	movs	r2, #3
 8000a7a:	400a      	ands	r2, r1
 8000a7c:	00d2      	lsls	r2, r2, #3
 8000a7e:	21ff      	movs	r1, #255	@ 0xff
 8000a80:	4091      	lsls	r1, r2
 8000a82:	000a      	movs	r2, r1
 8000a84:	43d2      	mvns	r2, r2
 8000a86:	401a      	ands	r2, r3
 8000a88:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	019b      	lsls	r3, r3, #6
 8000a8e:	22ff      	movs	r2, #255	@ 0xff
 8000a90:	401a      	ands	r2, r3
 8000a92:	1dfb      	adds	r3, r7, #7
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	0018      	movs	r0, r3
 8000a98:	2303      	movs	r3, #3
 8000a9a:	4003      	ands	r3, r0
 8000a9c:	00db      	lsls	r3, r3, #3
 8000a9e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aa0:	4809      	ldr	r0, [pc, #36]	@ (8000ac8 <__NVIC_SetPriority+0xd8>)
 8000aa2:	1dfb      	adds	r3, r7, #7
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	001c      	movs	r4, r3
 8000aa8:	230f      	movs	r3, #15
 8000aaa:	4023      	ands	r3, r4
 8000aac:	3b08      	subs	r3, #8
 8000aae:	089b      	lsrs	r3, r3, #2
 8000ab0:	430a      	orrs	r2, r1
 8000ab2:	3306      	adds	r3, #6
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	18c3      	adds	r3, r0, r3
 8000ab8:	3304      	adds	r3, #4
 8000aba:	601a      	str	r2, [r3, #0]
}
 8000abc:	46c0      	nop			@ (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b003      	add	sp, #12
 8000ac2:	bd90      	pop	{r4, r7, pc}
 8000ac4:	e000e100 	.word	0xe000e100
 8000ac8:	e000ed00 	.word	0xe000ed00

08000acc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60b9      	str	r1, [r7, #8]
 8000ad4:	607a      	str	r2, [r7, #4]
 8000ad6:	210f      	movs	r1, #15
 8000ad8:	187b      	adds	r3, r7, r1
 8000ada:	1c02      	adds	r2, r0, #0
 8000adc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000ade:	68ba      	ldr	r2, [r7, #8]
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	b25b      	sxtb	r3, r3
 8000ae6:	0011      	movs	r1, r2
 8000ae8:	0018      	movs	r0, r3
 8000aea:	f7ff ff81 	bl	80009f0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000aee:	46c0      	nop			@ (mov r8, r8)
 8000af0:	46bd      	mov	sp, r7
 8000af2:	b004      	add	sp, #16
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b082      	sub	sp, #8
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	0002      	movs	r2, r0
 8000afe:	1dfb      	adds	r3, r7, #7
 8000b00:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b02:	1dfb      	adds	r3, r7, #7
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	b25b      	sxtb	r3, r3
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f7ff ff57 	bl	80009bc <__NVIC_EnableIRQ>
}
 8000b0e:	46c0      	nop			@ (mov r8, r8)
 8000b10:	46bd      	mov	sp, r7
 8000b12:	b002      	add	sp, #8
 8000b14:	bd80      	pop	{r7, pc}
	...

08000b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000b22:	2300      	movs	r3, #0
 8000b24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000b26:	2300      	movs	r3, #0
 8000b28:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000b2e:	e14f      	b.n	8000dd0 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2101      	movs	r1, #1
 8000b36:	697a      	ldr	r2, [r7, #20]
 8000b38:	4091      	lsls	r1, r2
 8000b3a:	000a      	movs	r2, r1
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d100      	bne.n	8000b48 <HAL_GPIO_Init+0x30>
 8000b46:	e140      	b.n	8000dca <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	2203      	movs	r2, #3
 8000b4e:	4013      	ands	r3, r2
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d005      	beq.n	8000b60 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	2203      	movs	r2, #3
 8000b5a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d130      	bne.n	8000bc2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	689b      	ldr	r3, [r3, #8]
 8000b64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	2203      	movs	r2, #3
 8000b6c:	409a      	lsls	r2, r3
 8000b6e:	0013      	movs	r3, r2
 8000b70:	43da      	mvns	r2, r3
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	4013      	ands	r3, r2
 8000b76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	68da      	ldr	r2, [r3, #12]
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	005b      	lsls	r3, r3, #1
 8000b80:	409a      	lsls	r2, r3
 8000b82:	0013      	movs	r3, r2
 8000b84:	693a      	ldr	r2, [r7, #16]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b96:	2201      	movs	r2, #1
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	409a      	lsls	r2, r3
 8000b9c:	0013      	movs	r3, r2
 8000b9e:	43da      	mvns	r2, r3
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	091b      	lsrs	r3, r3, #4
 8000bac:	2201      	movs	r2, #1
 8000bae:	401a      	ands	r2, r3
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	409a      	lsls	r2, r3
 8000bb4:	0013      	movs	r3, r2
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	2203      	movs	r2, #3
 8000bc8:	4013      	ands	r3, r2
 8000bca:	2b03      	cmp	r3, #3
 8000bcc:	d017      	beq.n	8000bfe <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	68db      	ldr	r3, [r3, #12]
 8000bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	2203      	movs	r2, #3
 8000bda:	409a      	lsls	r2, r3
 8000bdc:	0013      	movs	r3, r2
 8000bde:	43da      	mvns	r2, r3
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	4013      	ands	r3, r2
 8000be4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	689a      	ldr	r2, [r3, #8]
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	409a      	lsls	r2, r3
 8000bf0:	0013      	movs	r3, r2
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	2203      	movs	r2, #3
 8000c04:	4013      	ands	r3, r2
 8000c06:	2b02      	cmp	r3, #2
 8000c08:	d123      	bne.n	8000c52 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	08da      	lsrs	r2, r3, #3
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	3208      	adds	r2, #8
 8000c12:	0092      	lsls	r2, r2, #2
 8000c14:	58d3      	ldr	r3, [r2, r3]
 8000c16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	2207      	movs	r2, #7
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	009b      	lsls	r3, r3, #2
 8000c20:	220f      	movs	r2, #15
 8000c22:	409a      	lsls	r2, r3
 8000c24:	0013      	movs	r3, r2
 8000c26:	43da      	mvns	r2, r3
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	691a      	ldr	r2, [r3, #16]
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	2107      	movs	r1, #7
 8000c36:	400b      	ands	r3, r1
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	409a      	lsls	r2, r3
 8000c3c:	0013      	movs	r3, r2
 8000c3e:	693a      	ldr	r2, [r7, #16]
 8000c40:	4313      	orrs	r3, r2
 8000c42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	08da      	lsrs	r2, r3, #3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	3208      	adds	r2, #8
 8000c4c:	0092      	lsls	r2, r2, #2
 8000c4e:	6939      	ldr	r1, [r7, #16]
 8000c50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	2203      	movs	r2, #3
 8000c5e:	409a      	lsls	r2, r3
 8000c60:	0013      	movs	r3, r2
 8000c62:	43da      	mvns	r2, r3
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	4013      	ands	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	2203      	movs	r2, #3
 8000c70:	401a      	ands	r2, r3
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	005b      	lsls	r3, r3, #1
 8000c76:	409a      	lsls	r2, r3
 8000c78:	0013      	movs	r3, r2
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685a      	ldr	r2, [r3, #4]
 8000c8a:	23c0      	movs	r3, #192	@ 0xc0
 8000c8c:	029b      	lsls	r3, r3, #10
 8000c8e:	4013      	ands	r3, r2
 8000c90:	d100      	bne.n	8000c94 <HAL_GPIO_Init+0x17c>
 8000c92:	e09a      	b.n	8000dca <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c94:	4b54      	ldr	r3, [pc, #336]	@ (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000c96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c98:	4b53      	ldr	r3, [pc, #332]	@ (8000de8 <HAL_GPIO_Init+0x2d0>)
 8000c9a:	2101      	movs	r1, #1
 8000c9c:	430a      	orrs	r2, r1
 8000c9e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ca0:	4a52      	ldr	r2, [pc, #328]	@ (8000dec <HAL_GPIO_Init+0x2d4>)
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	089b      	lsrs	r3, r3, #2
 8000ca6:	3302      	adds	r3, #2
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	589b      	ldr	r3, [r3, r2]
 8000cac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	2203      	movs	r2, #3
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	009b      	lsls	r3, r3, #2
 8000cb6:	220f      	movs	r2, #15
 8000cb8:	409a      	lsls	r2, r3
 8000cba:	0013      	movs	r3, r2
 8000cbc:	43da      	mvns	r2, r3
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000cc4:	687a      	ldr	r2, [r7, #4]
 8000cc6:	23a0      	movs	r3, #160	@ 0xa0
 8000cc8:	05db      	lsls	r3, r3, #23
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d019      	beq.n	8000d02 <HAL_GPIO_Init+0x1ea>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4a47      	ldr	r2, [pc, #284]	@ (8000df0 <HAL_GPIO_Init+0x2d8>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d013      	beq.n	8000cfe <HAL_GPIO_Init+0x1e6>
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4a46      	ldr	r2, [pc, #280]	@ (8000df4 <HAL_GPIO_Init+0x2dc>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d00d      	beq.n	8000cfa <HAL_GPIO_Init+0x1e2>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4a45      	ldr	r2, [pc, #276]	@ (8000df8 <HAL_GPIO_Init+0x2e0>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d007      	beq.n	8000cf6 <HAL_GPIO_Init+0x1de>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4a44      	ldr	r2, [pc, #272]	@ (8000dfc <HAL_GPIO_Init+0x2e4>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d101      	bne.n	8000cf2 <HAL_GPIO_Init+0x1da>
 8000cee:	2305      	movs	r3, #5
 8000cf0:	e008      	b.n	8000d04 <HAL_GPIO_Init+0x1ec>
 8000cf2:	2306      	movs	r3, #6
 8000cf4:	e006      	b.n	8000d04 <HAL_GPIO_Init+0x1ec>
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	e004      	b.n	8000d04 <HAL_GPIO_Init+0x1ec>
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	e002      	b.n	8000d04 <HAL_GPIO_Init+0x1ec>
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e000      	b.n	8000d04 <HAL_GPIO_Init+0x1ec>
 8000d02:	2300      	movs	r3, #0
 8000d04:	697a      	ldr	r2, [r7, #20]
 8000d06:	2103      	movs	r1, #3
 8000d08:	400a      	ands	r2, r1
 8000d0a:	0092      	lsls	r2, r2, #2
 8000d0c:	4093      	lsls	r3, r2
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000d14:	4935      	ldr	r1, [pc, #212]	@ (8000dec <HAL_GPIO_Init+0x2d4>)
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	089b      	lsrs	r3, r3, #2
 8000d1a:	3302      	adds	r3, #2
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d22:	4b37      	ldr	r3, [pc, #220]	@ (8000e00 <HAL_GPIO_Init+0x2e8>)
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685a      	ldr	r2, [r3, #4]
 8000d36:	2380      	movs	r3, #128	@ 0x80
 8000d38:	035b      	lsls	r3, r3, #13
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	d003      	beq.n	8000d46 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	4313      	orrs	r3, r2
 8000d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d46:	4b2e      	ldr	r3, [pc, #184]	@ (8000e00 <HAL_GPIO_Init+0x2e8>)
 8000d48:	693a      	ldr	r2, [r7, #16]
 8000d4a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000d4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000e00 <HAL_GPIO_Init+0x2e8>)
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	43da      	mvns	r2, r3
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	685a      	ldr	r2, [r3, #4]
 8000d60:	2380      	movs	r3, #128	@ 0x80
 8000d62:	039b      	lsls	r3, r3, #14
 8000d64:	4013      	ands	r3, r2
 8000d66:	d003      	beq.n	8000d70 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d70:	4b23      	ldr	r3, [pc, #140]	@ (8000e00 <HAL_GPIO_Init+0x2e8>)
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000d76:	4b22      	ldr	r3, [pc, #136]	@ (8000e00 <HAL_GPIO_Init+0x2e8>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	4013      	ands	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685a      	ldr	r2, [r3, #4]
 8000d8a:	2380      	movs	r3, #128	@ 0x80
 8000d8c:	029b      	lsls	r3, r3, #10
 8000d8e:	4013      	ands	r3, r2
 8000d90:	d003      	beq.n	8000d9a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d9a:	4b19      	ldr	r3, [pc, #100]	@ (8000e00 <HAL_GPIO_Init+0x2e8>)
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000da0:	4b17      	ldr	r3, [pc, #92]	@ (8000e00 <HAL_GPIO_Init+0x2e8>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	43da      	mvns	r2, r3
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	4013      	ands	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685a      	ldr	r2, [r3, #4]
 8000db4:	2380      	movs	r3, #128	@ 0x80
 8000db6:	025b      	lsls	r3, r3, #9
 8000db8:	4013      	ands	r3, r2
 8000dba:	d003      	beq.n	8000dc4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <HAL_GPIO_Init+0x2e8>)
 8000dc6:	693a      	ldr	r2, [r7, #16]
 8000dc8:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	40da      	lsrs	r2, r3
 8000dd8:	1e13      	subs	r3, r2, #0
 8000dda:	d000      	beq.n	8000dde <HAL_GPIO_Init+0x2c6>
 8000ddc:	e6a8      	b.n	8000b30 <HAL_GPIO_Init+0x18>
  }
}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	46c0      	nop			@ (mov r8, r8)
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b006      	add	sp, #24
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40021000 	.word	0x40021000
 8000dec:	40010000 	.word	0x40010000
 8000df0:	50000400 	.word	0x50000400
 8000df4:	50000800 	.word	0x50000800
 8000df8:	50000c00 	.word	0x50000c00
 8000dfc:	50001c00 	.word	0x50001c00
 8000e00:	40010400 	.word	0x40010400

08000e04 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	0008      	movs	r0, r1
 8000e0e:	0011      	movs	r1, r2
 8000e10:	1cbb      	adds	r3, r7, #2
 8000e12:	1c02      	adds	r2, r0, #0
 8000e14:	801a      	strh	r2, [r3, #0]
 8000e16:	1c7b      	adds	r3, r7, #1
 8000e18:	1c0a      	adds	r2, r1, #0
 8000e1a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e1c:	1c7b      	adds	r3, r7, #1
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d004      	beq.n	8000e2e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e24:	1cbb      	adds	r3, r7, #2
 8000e26:	881a      	ldrh	r2, [r3, #0]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000e2c:	e003      	b.n	8000e36 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000e2e:	1cbb      	adds	r3, r7, #2
 8000e30:	881a      	ldrh	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e36:	46c0      	nop			@ (mov r8, r8)
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b002      	add	sp, #8
 8000e3c:	bd80      	pop	{r7, pc}
	...

08000e40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e40:	b5b0      	push	{r4, r5, r7, lr}
 8000e42:	b08a      	sub	sp, #40	@ 0x28
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d102      	bne.n	8000e54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	f000 fbaf 	bl	80015b2 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e54:	4bcf      	ldr	r3, [pc, #828]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	220c      	movs	r2, #12
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e5e:	4bcd      	ldr	r3, [pc, #820]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000e60:	68da      	ldr	r2, [r3, #12]
 8000e62:	2380      	movs	r3, #128	@ 0x80
 8000e64:	025b      	lsls	r3, r3, #9
 8000e66:	4013      	ands	r3, r2
 8000e68:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2201      	movs	r2, #1
 8000e70:	4013      	ands	r3, r2
 8000e72:	d100      	bne.n	8000e76 <HAL_RCC_OscConfig+0x36>
 8000e74:	e07e      	b.n	8000f74 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e76:	6a3b      	ldr	r3, [r7, #32]
 8000e78:	2b08      	cmp	r3, #8
 8000e7a:	d007      	beq.n	8000e8c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e7c:	6a3b      	ldr	r3, [r7, #32]
 8000e7e:	2b0c      	cmp	r3, #12
 8000e80:	d112      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x68>
 8000e82:	69fa      	ldr	r2, [r7, #28]
 8000e84:	2380      	movs	r3, #128	@ 0x80
 8000e86:	025b      	lsls	r3, r3, #9
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d10d      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e8c:	4bc1      	ldr	r3, [pc, #772]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	2380      	movs	r3, #128	@ 0x80
 8000e92:	029b      	lsls	r3, r3, #10
 8000e94:	4013      	ands	r3, r2
 8000e96:	d100      	bne.n	8000e9a <HAL_RCC_OscConfig+0x5a>
 8000e98:	e06b      	b.n	8000f72 <HAL_RCC_OscConfig+0x132>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d167      	bne.n	8000f72 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	f000 fb85 	bl	80015b2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	685a      	ldr	r2, [r3, #4]
 8000eac:	2380      	movs	r3, #128	@ 0x80
 8000eae:	025b      	lsls	r3, r3, #9
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d107      	bne.n	8000ec4 <HAL_RCC_OscConfig+0x84>
 8000eb4:	4bb7      	ldr	r3, [pc, #732]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4bb6      	ldr	r3, [pc, #728]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000eba:	2180      	movs	r1, #128	@ 0x80
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	e027      	b.n	8000f14 <HAL_RCC_OscConfig+0xd4>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	685a      	ldr	r2, [r3, #4]
 8000ec8:	23a0      	movs	r3, #160	@ 0xa0
 8000eca:	02db      	lsls	r3, r3, #11
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d10e      	bne.n	8000eee <HAL_RCC_OscConfig+0xae>
 8000ed0:	4bb0      	ldr	r3, [pc, #704]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	4baf      	ldr	r3, [pc, #700]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000ed6:	2180      	movs	r1, #128	@ 0x80
 8000ed8:	02c9      	lsls	r1, r1, #11
 8000eda:	430a      	orrs	r2, r1
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	4bad      	ldr	r3, [pc, #692]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	4bac      	ldr	r3, [pc, #688]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000ee4:	2180      	movs	r1, #128	@ 0x80
 8000ee6:	0249      	lsls	r1, r1, #9
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	e012      	b.n	8000f14 <HAL_RCC_OscConfig+0xd4>
 8000eee:	4ba9      	ldr	r3, [pc, #676]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	4ba8      	ldr	r3, [pc, #672]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000ef4:	49a8      	ldr	r1, [pc, #672]	@ (8001198 <HAL_RCC_OscConfig+0x358>)
 8000ef6:	400a      	ands	r2, r1
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	4ba6      	ldr	r3, [pc, #664]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	2380      	movs	r3, #128	@ 0x80
 8000f00:	025b      	lsls	r3, r3, #9
 8000f02:	4013      	ands	r3, r2
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	4ba2      	ldr	r3, [pc, #648]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	4ba1      	ldr	r3, [pc, #644]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000f0e:	49a3      	ldr	r1, [pc, #652]	@ (800119c <HAL_RCC_OscConfig+0x35c>)
 8000f10:	400a      	ands	r2, r1
 8000f12:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d015      	beq.n	8000f48 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1c:	f7ff fd44 	bl	80009a8 <HAL_GetTick>
 8000f20:	0003      	movs	r3, r0
 8000f22:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000f24:	e009      	b.n	8000f3a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f26:	f7ff fd3f 	bl	80009a8 <HAL_GetTick>
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2b64      	cmp	r3, #100	@ 0x64
 8000f32:	d902      	bls.n	8000f3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f34:	2303      	movs	r3, #3
 8000f36:	f000 fb3c 	bl	80015b2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000f3a:	4b96      	ldr	r3, [pc, #600]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	2380      	movs	r3, #128	@ 0x80
 8000f40:	029b      	lsls	r3, r3, #10
 8000f42:	4013      	ands	r3, r2
 8000f44:	d0ef      	beq.n	8000f26 <HAL_RCC_OscConfig+0xe6>
 8000f46:	e015      	b.n	8000f74 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f48:	f7ff fd2e 	bl	80009a8 <HAL_GetTick>
 8000f4c:	0003      	movs	r3, r0
 8000f4e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000f50:	e008      	b.n	8000f64 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f52:	f7ff fd29 	bl	80009a8 <HAL_GetTick>
 8000f56:	0002      	movs	r2, r0
 8000f58:	69bb      	ldr	r3, [r7, #24]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	2b64      	cmp	r3, #100	@ 0x64
 8000f5e:	d901      	bls.n	8000f64 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000f60:	2303      	movs	r3, #3
 8000f62:	e326      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000f64:	4b8b      	ldr	r3, [pc, #556]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	2380      	movs	r3, #128	@ 0x80
 8000f6a:	029b      	lsls	r3, r3, #10
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	d1f0      	bne.n	8000f52 <HAL_RCC_OscConfig+0x112>
 8000f70:	e000      	b.n	8000f74 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f72:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2202      	movs	r2, #2
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	d100      	bne.n	8000f80 <HAL_RCC_OscConfig+0x140>
 8000f7e:	e08b      	b.n	8001098 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	68db      	ldr	r3, [r3, #12]
 8000f84:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f86:	6a3b      	ldr	r3, [r7, #32]
 8000f88:	2b04      	cmp	r3, #4
 8000f8a:	d005      	beq.n	8000f98 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f8c:	6a3b      	ldr	r3, [r7, #32]
 8000f8e:	2b0c      	cmp	r3, #12
 8000f90:	d13e      	bne.n	8001010 <HAL_RCC_OscConfig+0x1d0>
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d13b      	bne.n	8001010 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000f98:	4b7e      	ldr	r3, [pc, #504]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2204      	movs	r2, #4
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	d004      	beq.n	8000fac <HAL_RCC_OscConfig+0x16c>
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d101      	bne.n	8000fac <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e302      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fac:	4b79      	ldr	r3, [pc, #484]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	4a7b      	ldr	r2, [pc, #492]	@ (80011a0 <HAL_RCC_OscConfig+0x360>)
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	0019      	movs	r1, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	691b      	ldr	r3, [r3, #16]
 8000fba:	021a      	lsls	r2, r3, #8
 8000fbc:	4b75      	ldr	r3, [pc, #468]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000fbe:	430a      	orrs	r2, r1
 8000fc0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000fc2:	4b74      	ldr	r3, [pc, #464]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2209      	movs	r2, #9
 8000fc8:	4393      	bics	r3, r2
 8000fca:	0019      	movs	r1, r3
 8000fcc:	4b71      	ldr	r3, [pc, #452]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000fce:	697a      	ldr	r2, [r7, #20]
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000fd4:	f000 fc40 	bl	8001858 <HAL_RCC_GetSysClockFreq>
 8000fd8:	0001      	movs	r1, r0
 8000fda:	4b6e      	ldr	r3, [pc, #440]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8000fdc:	68db      	ldr	r3, [r3, #12]
 8000fde:	091b      	lsrs	r3, r3, #4
 8000fe0:	220f      	movs	r2, #15
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	4a6f      	ldr	r2, [pc, #444]	@ (80011a4 <HAL_RCC_OscConfig+0x364>)
 8000fe6:	5cd3      	ldrb	r3, [r2, r3]
 8000fe8:	000a      	movs	r2, r1
 8000fea:	40da      	lsrs	r2, r3
 8000fec:	4b6e      	ldr	r3, [pc, #440]	@ (80011a8 <HAL_RCC_OscConfig+0x368>)
 8000fee:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000ff0:	4b6e      	ldr	r3, [pc, #440]	@ (80011ac <HAL_RCC_OscConfig+0x36c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2513      	movs	r5, #19
 8000ff6:	197c      	adds	r4, r7, r5
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f7ff fbe3 	bl	80007c4 <HAL_InitTick>
 8000ffe:	0003      	movs	r3, r0
 8001000:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001002:	197b      	adds	r3, r7, r5
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d046      	beq.n	8001098 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800100a:	197b      	adds	r3, r7, r5
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	e2d0      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d027      	beq.n	8001066 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001016:	4b5f      	ldr	r3, [pc, #380]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	2209      	movs	r2, #9
 800101c:	4393      	bics	r3, r2
 800101e:	0019      	movs	r1, r3
 8001020:	4b5c      	ldr	r3, [pc, #368]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8001022:	697a      	ldr	r2, [r7, #20]
 8001024:	430a      	orrs	r2, r1
 8001026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001028:	f7ff fcbe 	bl	80009a8 <HAL_GetTick>
 800102c:	0003      	movs	r3, r0
 800102e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001030:	e008      	b.n	8001044 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001032:	f7ff fcb9 	bl	80009a8 <HAL_GetTick>
 8001036:	0002      	movs	r2, r0
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	2b02      	cmp	r3, #2
 800103e:	d901      	bls.n	8001044 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001040:	2303      	movs	r3, #3
 8001042:	e2b6      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001044:	4b53      	ldr	r3, [pc, #332]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2204      	movs	r2, #4
 800104a:	4013      	ands	r3, r2
 800104c:	d0f1      	beq.n	8001032 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800104e:	4b51      	ldr	r3, [pc, #324]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	4a53      	ldr	r2, [pc, #332]	@ (80011a0 <HAL_RCC_OscConfig+0x360>)
 8001054:	4013      	ands	r3, r2
 8001056:	0019      	movs	r1, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	691b      	ldr	r3, [r3, #16]
 800105c:	021a      	lsls	r2, r3, #8
 800105e:	4b4d      	ldr	r3, [pc, #308]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8001060:	430a      	orrs	r2, r1
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	e018      	b.n	8001098 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001066:	4b4b      	ldr	r3, [pc, #300]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	4b4a      	ldr	r3, [pc, #296]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 800106c:	2101      	movs	r1, #1
 800106e:	438a      	bics	r2, r1
 8001070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001072:	f7ff fc99 	bl	80009a8 <HAL_GetTick>
 8001076:	0003      	movs	r3, r0
 8001078:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800107a:	e008      	b.n	800108e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800107c:	f7ff fc94 	bl	80009a8 <HAL_GetTick>
 8001080:	0002      	movs	r2, r0
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b02      	cmp	r3, #2
 8001088:	d901      	bls.n	800108e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800108a:	2303      	movs	r3, #3
 800108c:	e291      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800108e:	4b41      	ldr	r3, [pc, #260]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2204      	movs	r2, #4
 8001094:	4013      	ands	r3, r2
 8001096:	d1f1      	bne.n	800107c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2210      	movs	r2, #16
 800109e:	4013      	ands	r3, r2
 80010a0:	d100      	bne.n	80010a4 <HAL_RCC_OscConfig+0x264>
 80010a2:	e0a1      	b.n	80011e8 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80010a4:	6a3b      	ldr	r3, [r7, #32]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d140      	bne.n	800112c <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80010aa:	4b3a      	ldr	r3, [pc, #232]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	2380      	movs	r3, #128	@ 0x80
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	4013      	ands	r3, r2
 80010b4:	d005      	beq.n	80010c2 <HAL_RCC_OscConfig+0x282>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	69db      	ldr	r3, [r3, #28]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d101      	bne.n	80010c2 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e277      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010c2:	4b34      	ldr	r3, [pc, #208]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	4a3a      	ldr	r2, [pc, #232]	@ (80011b0 <HAL_RCC_OscConfig+0x370>)
 80010c8:	4013      	ands	r3, r2
 80010ca:	0019      	movs	r1, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010d0:	4b30      	ldr	r3, [pc, #192]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 80010d2:	430a      	orrs	r2, r1
 80010d4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	021b      	lsls	r3, r3, #8
 80010dc:	0a19      	lsrs	r1, r3, #8
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6a1b      	ldr	r3, [r3, #32]
 80010e2:	061a      	lsls	r2, r3, #24
 80010e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 80010e6:	430a      	orrs	r2, r1
 80010e8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ee:	0b5b      	lsrs	r3, r3, #13
 80010f0:	3301      	adds	r3, #1
 80010f2:	2280      	movs	r2, #128	@ 0x80
 80010f4:	0212      	lsls	r2, r2, #8
 80010f6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80010f8:	4b26      	ldr	r3, [pc, #152]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	091b      	lsrs	r3, r3, #4
 80010fe:	210f      	movs	r1, #15
 8001100:	400b      	ands	r3, r1
 8001102:	4928      	ldr	r1, [pc, #160]	@ (80011a4 <HAL_RCC_OscConfig+0x364>)
 8001104:	5ccb      	ldrb	r3, [r1, r3]
 8001106:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001108:	4b27      	ldr	r3, [pc, #156]	@ (80011a8 <HAL_RCC_OscConfig+0x368>)
 800110a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800110c:	4b27      	ldr	r3, [pc, #156]	@ (80011ac <HAL_RCC_OscConfig+0x36c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2513      	movs	r5, #19
 8001112:	197c      	adds	r4, r7, r5
 8001114:	0018      	movs	r0, r3
 8001116:	f7ff fb55 	bl	80007c4 <HAL_InitTick>
 800111a:	0003      	movs	r3, r0
 800111c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800111e:	197b      	adds	r3, r7, r5
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d060      	beq.n	80011e8 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001126:	197b      	adds	r3, r7, r5
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	e242      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	69db      	ldr	r3, [r3, #28]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d03f      	beq.n	80011b4 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001134:	4b17      	ldr	r3, [pc, #92]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 800113a:	2180      	movs	r1, #128	@ 0x80
 800113c:	0049      	lsls	r1, r1, #1
 800113e:	430a      	orrs	r2, r1
 8001140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001142:	f7ff fc31 	bl	80009a8 <HAL_GetTick>
 8001146:	0003      	movs	r3, r0
 8001148:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800114a:	e008      	b.n	800115e <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800114c:	f7ff fc2c 	bl	80009a8 <HAL_GetTick>
 8001150:	0002      	movs	r2, r0
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	2b02      	cmp	r3, #2
 8001158:	d901      	bls.n	800115e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	e229      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800115e:	4b0d      	ldr	r3, [pc, #52]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	2380      	movs	r3, #128	@ 0x80
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	4013      	ands	r3, r2
 8001168:	d0f0      	beq.n	800114c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800116a:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	4a10      	ldr	r2, [pc, #64]	@ (80011b0 <HAL_RCC_OscConfig+0x370>)
 8001170:	4013      	ands	r3, r2
 8001172:	0019      	movs	r1, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 800117a:	430a      	orrs	r2, r1
 800117c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800117e:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	021b      	lsls	r3, r3, #8
 8001184:	0a19      	lsrs	r1, r3, #8
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6a1b      	ldr	r3, [r3, #32]
 800118a:	061a      	lsls	r2, r3, #24
 800118c:	4b01      	ldr	r3, [pc, #4]	@ (8001194 <HAL_RCC_OscConfig+0x354>)
 800118e:	430a      	orrs	r2, r1
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	e029      	b.n	80011e8 <HAL_RCC_OscConfig+0x3a8>
 8001194:	40021000 	.word	0x40021000
 8001198:	fffeffff 	.word	0xfffeffff
 800119c:	fffbffff 	.word	0xfffbffff
 80011a0:	ffffe0ff 	.word	0xffffe0ff
 80011a4:	08003ef4 	.word	0x08003ef4
 80011a8:	20000000 	.word	0x20000000
 80011ac:	20000004 	.word	0x20000004
 80011b0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80011b4:	4bbd      	ldr	r3, [pc, #756]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4bbc      	ldr	r3, [pc, #752]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80011ba:	49bd      	ldr	r1, [pc, #756]	@ (80014b0 <HAL_RCC_OscConfig+0x670>)
 80011bc:	400a      	ands	r2, r1
 80011be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c0:	f7ff fbf2 	bl	80009a8 <HAL_GetTick>
 80011c4:	0003      	movs	r3, r0
 80011c6:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80011c8:	e008      	b.n	80011dc <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011ca:	f7ff fbed 	bl	80009a8 <HAL_GetTick>
 80011ce:	0002      	movs	r2, r0
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d901      	bls.n	80011dc <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80011d8:	2303      	movs	r3, #3
 80011da:	e1ea      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80011dc:	4bb3      	ldr	r3, [pc, #716]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	2380      	movs	r3, #128	@ 0x80
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	4013      	ands	r3, r2
 80011e6:	d1f0      	bne.n	80011ca <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2208      	movs	r2, #8
 80011ee:	4013      	ands	r3, r2
 80011f0:	d036      	beq.n	8001260 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d019      	beq.n	800122e <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011fa:	4bac      	ldr	r3, [pc, #688]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80011fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80011fe:	4bab      	ldr	r3, [pc, #684]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001200:	2101      	movs	r1, #1
 8001202:	430a      	orrs	r2, r1
 8001204:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001206:	f7ff fbcf 	bl	80009a8 <HAL_GetTick>
 800120a:	0003      	movs	r3, r0
 800120c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800120e:	e008      	b.n	8001222 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001210:	f7ff fbca 	bl	80009a8 <HAL_GetTick>
 8001214:	0002      	movs	r2, r0
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b02      	cmp	r3, #2
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e1c7      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001222:	4ba2      	ldr	r3, [pc, #648]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001226:	2202      	movs	r2, #2
 8001228:	4013      	ands	r3, r2
 800122a:	d0f1      	beq.n	8001210 <HAL_RCC_OscConfig+0x3d0>
 800122c:	e018      	b.n	8001260 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800122e:	4b9f      	ldr	r3, [pc, #636]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001230:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001232:	4b9e      	ldr	r3, [pc, #632]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001234:	2101      	movs	r1, #1
 8001236:	438a      	bics	r2, r1
 8001238:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800123a:	f7ff fbb5 	bl	80009a8 <HAL_GetTick>
 800123e:	0003      	movs	r3, r0
 8001240:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001242:	e008      	b.n	8001256 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001244:	f7ff fbb0 	bl	80009a8 <HAL_GetTick>
 8001248:	0002      	movs	r2, r0
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b02      	cmp	r3, #2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e1ad      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001256:	4b95      	ldr	r3, [pc, #596]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001258:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800125a:	2202      	movs	r2, #2
 800125c:	4013      	ands	r3, r2
 800125e:	d1f1      	bne.n	8001244 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2204      	movs	r2, #4
 8001266:	4013      	ands	r3, r2
 8001268:	d100      	bne.n	800126c <HAL_RCC_OscConfig+0x42c>
 800126a:	e0ae      	b.n	80013ca <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800126c:	2027      	movs	r0, #39	@ 0x27
 800126e:	183b      	adds	r3, r7, r0
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001274:	4b8d      	ldr	r3, [pc, #564]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001276:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001278:	2380      	movs	r3, #128	@ 0x80
 800127a:	055b      	lsls	r3, r3, #21
 800127c:	4013      	ands	r3, r2
 800127e:	d109      	bne.n	8001294 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001280:	4b8a      	ldr	r3, [pc, #552]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001282:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001284:	4b89      	ldr	r3, [pc, #548]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001286:	2180      	movs	r1, #128	@ 0x80
 8001288:	0549      	lsls	r1, r1, #21
 800128a:	430a      	orrs	r2, r1
 800128c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800128e:	183b      	adds	r3, r7, r0
 8001290:	2201      	movs	r2, #1
 8001292:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001294:	4b87      	ldr	r3, [pc, #540]	@ (80014b4 <HAL_RCC_OscConfig+0x674>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	2380      	movs	r3, #128	@ 0x80
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	4013      	ands	r3, r2
 800129e:	d11a      	bne.n	80012d6 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012a0:	4b84      	ldr	r3, [pc, #528]	@ (80014b4 <HAL_RCC_OscConfig+0x674>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	4b83      	ldr	r3, [pc, #524]	@ (80014b4 <HAL_RCC_OscConfig+0x674>)
 80012a6:	2180      	movs	r1, #128	@ 0x80
 80012a8:	0049      	lsls	r1, r1, #1
 80012aa:	430a      	orrs	r2, r1
 80012ac:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012ae:	f7ff fb7b 	bl	80009a8 <HAL_GetTick>
 80012b2:	0003      	movs	r3, r0
 80012b4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012b6:	e008      	b.n	80012ca <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012b8:	f7ff fb76 	bl	80009a8 <HAL_GetTick>
 80012bc:	0002      	movs	r2, r0
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b64      	cmp	r3, #100	@ 0x64
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e173      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ca:	4b7a      	ldr	r3, [pc, #488]	@ (80014b4 <HAL_RCC_OscConfig+0x674>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	2380      	movs	r3, #128	@ 0x80
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	4013      	ands	r3, r2
 80012d4:	d0f0      	beq.n	80012b8 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689a      	ldr	r2, [r3, #8]
 80012da:	2380      	movs	r3, #128	@ 0x80
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	429a      	cmp	r2, r3
 80012e0:	d107      	bne.n	80012f2 <HAL_RCC_OscConfig+0x4b2>
 80012e2:	4b72      	ldr	r3, [pc, #456]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80012e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80012e6:	4b71      	ldr	r3, [pc, #452]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80012e8:	2180      	movs	r1, #128	@ 0x80
 80012ea:	0049      	lsls	r1, r1, #1
 80012ec:	430a      	orrs	r2, r1
 80012ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80012f0:	e031      	b.n	8001356 <HAL_RCC_OscConfig+0x516>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d10c      	bne.n	8001314 <HAL_RCC_OscConfig+0x4d4>
 80012fa:	4b6c      	ldr	r3, [pc, #432]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80012fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80012fe:	4b6b      	ldr	r3, [pc, #428]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001300:	496b      	ldr	r1, [pc, #428]	@ (80014b0 <HAL_RCC_OscConfig+0x670>)
 8001302:	400a      	ands	r2, r1
 8001304:	651a      	str	r2, [r3, #80]	@ 0x50
 8001306:	4b69      	ldr	r3, [pc, #420]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001308:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800130a:	4b68      	ldr	r3, [pc, #416]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 800130c:	496a      	ldr	r1, [pc, #424]	@ (80014b8 <HAL_RCC_OscConfig+0x678>)
 800130e:	400a      	ands	r2, r1
 8001310:	651a      	str	r2, [r3, #80]	@ 0x50
 8001312:	e020      	b.n	8001356 <HAL_RCC_OscConfig+0x516>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	689a      	ldr	r2, [r3, #8]
 8001318:	23a0      	movs	r3, #160	@ 0xa0
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	429a      	cmp	r2, r3
 800131e:	d10e      	bne.n	800133e <HAL_RCC_OscConfig+0x4fe>
 8001320:	4b62      	ldr	r3, [pc, #392]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001322:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001324:	4b61      	ldr	r3, [pc, #388]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001326:	2180      	movs	r1, #128	@ 0x80
 8001328:	00c9      	lsls	r1, r1, #3
 800132a:	430a      	orrs	r2, r1
 800132c:	651a      	str	r2, [r3, #80]	@ 0x50
 800132e:	4b5f      	ldr	r3, [pc, #380]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001330:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001332:	4b5e      	ldr	r3, [pc, #376]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001334:	2180      	movs	r1, #128	@ 0x80
 8001336:	0049      	lsls	r1, r1, #1
 8001338:	430a      	orrs	r2, r1
 800133a:	651a      	str	r2, [r3, #80]	@ 0x50
 800133c:	e00b      	b.n	8001356 <HAL_RCC_OscConfig+0x516>
 800133e:	4b5b      	ldr	r3, [pc, #364]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001340:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001342:	4b5a      	ldr	r3, [pc, #360]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001344:	495a      	ldr	r1, [pc, #360]	@ (80014b0 <HAL_RCC_OscConfig+0x670>)
 8001346:	400a      	ands	r2, r1
 8001348:	651a      	str	r2, [r3, #80]	@ 0x50
 800134a:	4b58      	ldr	r3, [pc, #352]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 800134c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800134e:	4b57      	ldr	r3, [pc, #348]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001350:	4959      	ldr	r1, [pc, #356]	@ (80014b8 <HAL_RCC_OscConfig+0x678>)
 8001352:	400a      	ands	r2, r1
 8001354:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d015      	beq.n	800138a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135e:	f7ff fb23 	bl	80009a8 <HAL_GetTick>
 8001362:	0003      	movs	r3, r0
 8001364:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001366:	e009      	b.n	800137c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001368:	f7ff fb1e 	bl	80009a8 <HAL_GetTick>
 800136c:	0002      	movs	r2, r0
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	4a52      	ldr	r2, [pc, #328]	@ (80014bc <HAL_RCC_OscConfig+0x67c>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e11a      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800137c:	4b4b      	ldr	r3, [pc, #300]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 800137e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001380:	2380      	movs	r3, #128	@ 0x80
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	4013      	ands	r3, r2
 8001386:	d0ef      	beq.n	8001368 <HAL_RCC_OscConfig+0x528>
 8001388:	e014      	b.n	80013b4 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800138a:	f7ff fb0d 	bl	80009a8 <HAL_GetTick>
 800138e:	0003      	movs	r3, r0
 8001390:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001392:	e009      	b.n	80013a8 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001394:	f7ff fb08 	bl	80009a8 <HAL_GetTick>
 8001398:	0002      	movs	r2, r0
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	4a47      	ldr	r2, [pc, #284]	@ (80014bc <HAL_RCC_OscConfig+0x67c>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e104      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80013a8:	4b40      	ldr	r3, [pc, #256]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80013aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80013ac:	2380      	movs	r3, #128	@ 0x80
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4013      	ands	r3, r2
 80013b2:	d1ef      	bne.n	8001394 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80013b4:	2327      	movs	r3, #39	@ 0x27
 80013b6:	18fb      	adds	r3, r7, r3
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d105      	bne.n	80013ca <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013be:	4b3b      	ldr	r3, [pc, #236]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80013c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80013c2:	4b3a      	ldr	r3, [pc, #232]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80013c4:	493e      	ldr	r1, [pc, #248]	@ (80014c0 <HAL_RCC_OscConfig+0x680>)
 80013c6:	400a      	ands	r2, r1
 80013c8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2220      	movs	r2, #32
 80013d0:	4013      	ands	r3, r2
 80013d2:	d049      	beq.n	8001468 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d026      	beq.n	800142a <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80013dc:	4b33      	ldr	r3, [pc, #204]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80013de:	689a      	ldr	r2, [r3, #8]
 80013e0:	4b32      	ldr	r3, [pc, #200]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80013e2:	2101      	movs	r1, #1
 80013e4:	430a      	orrs	r2, r1
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	4b30      	ldr	r3, [pc, #192]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80013ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013ec:	4b2f      	ldr	r3, [pc, #188]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 80013ee:	2101      	movs	r1, #1
 80013f0:	430a      	orrs	r2, r1
 80013f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80013f4:	4b33      	ldr	r3, [pc, #204]	@ (80014c4 <HAL_RCC_OscConfig+0x684>)
 80013f6:	6a1a      	ldr	r2, [r3, #32]
 80013f8:	4b32      	ldr	r3, [pc, #200]	@ (80014c4 <HAL_RCC_OscConfig+0x684>)
 80013fa:	2180      	movs	r1, #128	@ 0x80
 80013fc:	0189      	lsls	r1, r1, #6
 80013fe:	430a      	orrs	r2, r1
 8001400:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001402:	f7ff fad1 	bl	80009a8 <HAL_GetTick>
 8001406:	0003      	movs	r3, r0
 8001408:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800140c:	f7ff facc 	bl	80009a8 <HAL_GetTick>
 8001410:	0002      	movs	r2, r0
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e0c9      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800141e:	4b23      	ldr	r3, [pc, #140]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	2202      	movs	r2, #2
 8001424:	4013      	ands	r3, r2
 8001426:	d0f1      	beq.n	800140c <HAL_RCC_OscConfig+0x5cc>
 8001428:	e01e      	b.n	8001468 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800142a:	4b20      	ldr	r3, [pc, #128]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 800142c:	689a      	ldr	r2, [r3, #8]
 800142e:	4b1f      	ldr	r3, [pc, #124]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001430:	2101      	movs	r1, #1
 8001432:	438a      	bics	r2, r1
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	4b23      	ldr	r3, [pc, #140]	@ (80014c4 <HAL_RCC_OscConfig+0x684>)
 8001438:	6a1a      	ldr	r2, [r3, #32]
 800143a:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <HAL_RCC_OscConfig+0x684>)
 800143c:	4922      	ldr	r1, [pc, #136]	@ (80014c8 <HAL_RCC_OscConfig+0x688>)
 800143e:	400a      	ands	r2, r1
 8001440:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001442:	f7ff fab1 	bl	80009a8 <HAL_GetTick>
 8001446:	0003      	movs	r3, r0
 8001448:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800144a:	e008      	b.n	800145e <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800144c:	f7ff faac 	bl	80009a8 <HAL_GetTick>
 8001450:	0002      	movs	r2, r0
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e0a9      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800145e:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	2202      	movs	r2, #2
 8001464:	4013      	ands	r3, r2
 8001466:	d1f1      	bne.n	800144c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800146c:	2b00      	cmp	r3, #0
 800146e:	d100      	bne.n	8001472 <HAL_RCC_OscConfig+0x632>
 8001470:	e09e      	b.n	80015b0 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001472:	6a3b      	ldr	r3, [r7, #32]
 8001474:	2b0c      	cmp	r3, #12
 8001476:	d100      	bne.n	800147a <HAL_RCC_OscConfig+0x63a>
 8001478:	e077      	b.n	800156a <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800147e:	2b02      	cmp	r3, #2
 8001480:	d158      	bne.n	8001534 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001482:	4b0a      	ldr	r3, [pc, #40]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <HAL_RCC_OscConfig+0x66c>)
 8001488:	4910      	ldr	r1, [pc, #64]	@ (80014cc <HAL_RCC_OscConfig+0x68c>)
 800148a:	400a      	ands	r2, r1
 800148c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148e:	f7ff fa8b 	bl	80009a8 <HAL_GetTick>
 8001492:	0003      	movs	r3, r0
 8001494:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001496:	e01b      	b.n	80014d0 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001498:	f7ff fa86 	bl	80009a8 <HAL_GetTick>
 800149c:	0002      	movs	r2, r0
 800149e:	69bb      	ldr	r3, [r7, #24]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d914      	bls.n	80014d0 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e083      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
 80014aa:	46c0      	nop			@ (mov r8, r8)
 80014ac:	40021000 	.word	0x40021000
 80014b0:	fffffeff 	.word	0xfffffeff
 80014b4:	40007000 	.word	0x40007000
 80014b8:	fffffbff 	.word	0xfffffbff
 80014bc:	00001388 	.word	0x00001388
 80014c0:	efffffff 	.word	0xefffffff
 80014c4:	40010000 	.word	0x40010000
 80014c8:	ffffdfff 	.word	0xffffdfff
 80014cc:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80014d0:	4b3a      	ldr	r3, [pc, #232]	@ (80015bc <HAL_RCC_OscConfig+0x77c>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	2380      	movs	r3, #128	@ 0x80
 80014d6:	049b      	lsls	r3, r3, #18
 80014d8:	4013      	ands	r3, r2
 80014da:	d1dd      	bne.n	8001498 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014dc:	4b37      	ldr	r3, [pc, #220]	@ (80015bc <HAL_RCC_OscConfig+0x77c>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	4a37      	ldr	r2, [pc, #220]	@ (80015c0 <HAL_RCC_OscConfig+0x780>)
 80014e2:	4013      	ands	r3, r2
 80014e4:	0019      	movs	r1, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	431a      	orrs	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014f4:	431a      	orrs	r2, r3
 80014f6:	4b31      	ldr	r3, [pc, #196]	@ (80015bc <HAL_RCC_OscConfig+0x77c>)
 80014f8:	430a      	orrs	r2, r1
 80014fa:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014fc:	4b2f      	ldr	r3, [pc, #188]	@ (80015bc <HAL_RCC_OscConfig+0x77c>)
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	4b2e      	ldr	r3, [pc, #184]	@ (80015bc <HAL_RCC_OscConfig+0x77c>)
 8001502:	2180      	movs	r1, #128	@ 0x80
 8001504:	0449      	lsls	r1, r1, #17
 8001506:	430a      	orrs	r2, r1
 8001508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800150a:	f7ff fa4d 	bl	80009a8 <HAL_GetTick>
 800150e:	0003      	movs	r3, r0
 8001510:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001514:	f7ff fa48 	bl	80009a8 <HAL_GetTick>
 8001518:	0002      	movs	r2, r0
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e045      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001526:	4b25      	ldr	r3, [pc, #148]	@ (80015bc <HAL_RCC_OscConfig+0x77c>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	2380      	movs	r3, #128	@ 0x80
 800152c:	049b      	lsls	r3, r3, #18
 800152e:	4013      	ands	r3, r2
 8001530:	d0f0      	beq.n	8001514 <HAL_RCC_OscConfig+0x6d4>
 8001532:	e03d      	b.n	80015b0 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001534:	4b21      	ldr	r3, [pc, #132]	@ (80015bc <HAL_RCC_OscConfig+0x77c>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	4b20      	ldr	r3, [pc, #128]	@ (80015bc <HAL_RCC_OscConfig+0x77c>)
 800153a:	4922      	ldr	r1, [pc, #136]	@ (80015c4 <HAL_RCC_OscConfig+0x784>)
 800153c:	400a      	ands	r2, r1
 800153e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001540:	f7ff fa32 	bl	80009a8 <HAL_GetTick>
 8001544:	0003      	movs	r3, r0
 8001546:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001548:	e008      	b.n	800155c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800154a:	f7ff fa2d 	bl	80009a8 <HAL_GetTick>
 800154e:	0002      	movs	r2, r0
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b02      	cmp	r3, #2
 8001556:	d901      	bls.n	800155c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	e02a      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800155c:	4b17      	ldr	r3, [pc, #92]	@ (80015bc <HAL_RCC_OscConfig+0x77c>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	2380      	movs	r3, #128	@ 0x80
 8001562:	049b      	lsls	r3, r3, #18
 8001564:	4013      	ands	r3, r2
 8001566:	d1f0      	bne.n	800154a <HAL_RCC_OscConfig+0x70a>
 8001568:	e022      	b.n	80015b0 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156e:	2b01      	cmp	r3, #1
 8001570:	d101      	bne.n	8001576 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e01d      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001576:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <HAL_RCC_OscConfig+0x77c>)
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800157c:	69fa      	ldr	r2, [r7, #28]
 800157e:	2380      	movs	r3, #128	@ 0x80
 8001580:	025b      	lsls	r3, r3, #9
 8001582:	401a      	ands	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001588:	429a      	cmp	r2, r3
 800158a:	d10f      	bne.n	80015ac <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800158c:	69fa      	ldr	r2, [r7, #28]
 800158e:	23f0      	movs	r3, #240	@ 0xf0
 8001590:	039b      	lsls	r3, r3, #14
 8001592:	401a      	ands	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001598:	429a      	cmp	r2, r3
 800159a:	d107      	bne.n	80015ac <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800159c:	69fa      	ldr	r2, [r7, #28]
 800159e:	23c0      	movs	r3, #192	@ 0xc0
 80015a0:	041b      	lsls	r3, r3, #16
 80015a2:	401a      	ands	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d001      	beq.n	80015b0 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e000      	b.n	80015b2 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	0018      	movs	r0, r3
 80015b4:	46bd      	mov	sp, r7
 80015b6:	b00a      	add	sp, #40	@ 0x28
 80015b8:	bdb0      	pop	{r4, r5, r7, pc}
 80015ba:	46c0      	nop			@ (mov r8, r8)
 80015bc:	40021000 	.word	0x40021000
 80015c0:	ff02ffff 	.word	0xff02ffff
 80015c4:	feffffff 	.word	0xfeffffff

080015c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015c8:	b5b0      	push	{r4, r5, r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d101      	bne.n	80015dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e128      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015dc:	4b96      	ldr	r3, [pc, #600]	@ (8001838 <HAL_RCC_ClockConfig+0x270>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2201      	movs	r2, #1
 80015e2:	4013      	ands	r3, r2
 80015e4:	683a      	ldr	r2, [r7, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d91e      	bls.n	8001628 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ea:	4b93      	ldr	r3, [pc, #588]	@ (8001838 <HAL_RCC_ClockConfig+0x270>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2201      	movs	r2, #1
 80015f0:	4393      	bics	r3, r2
 80015f2:	0019      	movs	r1, r3
 80015f4:	4b90      	ldr	r3, [pc, #576]	@ (8001838 <HAL_RCC_ClockConfig+0x270>)
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	430a      	orrs	r2, r1
 80015fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015fc:	f7ff f9d4 	bl	80009a8 <HAL_GetTick>
 8001600:	0003      	movs	r3, r0
 8001602:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001604:	e009      	b.n	800161a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001606:	f7ff f9cf 	bl	80009a8 <HAL_GetTick>
 800160a:	0002      	movs	r2, r0
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	4a8a      	ldr	r2, [pc, #552]	@ (800183c <HAL_RCC_ClockConfig+0x274>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d901      	bls.n	800161a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e109      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800161a:	4b87      	ldr	r3, [pc, #540]	@ (8001838 <HAL_RCC_ClockConfig+0x270>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2201      	movs	r2, #1
 8001620:	4013      	ands	r3, r2
 8001622:	683a      	ldr	r2, [r7, #0]
 8001624:	429a      	cmp	r2, r3
 8001626:	d1ee      	bne.n	8001606 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2202      	movs	r2, #2
 800162e:	4013      	ands	r3, r2
 8001630:	d009      	beq.n	8001646 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001632:	4b83      	ldr	r3, [pc, #524]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	22f0      	movs	r2, #240	@ 0xf0
 8001638:	4393      	bics	r3, r2
 800163a:	0019      	movs	r1, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	689a      	ldr	r2, [r3, #8]
 8001640:	4b7f      	ldr	r3, [pc, #508]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 8001642:	430a      	orrs	r2, r1
 8001644:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2201      	movs	r2, #1
 800164c:	4013      	ands	r3, r2
 800164e:	d100      	bne.n	8001652 <HAL_RCC_ClockConfig+0x8a>
 8001650:	e089      	b.n	8001766 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	2b02      	cmp	r3, #2
 8001658:	d107      	bne.n	800166a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800165a:	4b79      	ldr	r3, [pc, #484]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	2380      	movs	r3, #128	@ 0x80
 8001660:	029b      	lsls	r3, r3, #10
 8001662:	4013      	ands	r3, r2
 8001664:	d120      	bne.n	80016a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e0e1      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b03      	cmp	r3, #3
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001672:	4b73      	ldr	r3, [pc, #460]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	2380      	movs	r3, #128	@ 0x80
 8001678:	049b      	lsls	r3, r3, #18
 800167a:	4013      	ands	r3, r2
 800167c:	d114      	bne.n	80016a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e0d5      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d106      	bne.n	8001698 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800168a:	4b6d      	ldr	r3, [pc, #436]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2204      	movs	r2, #4
 8001690:	4013      	ands	r3, r2
 8001692:	d109      	bne.n	80016a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e0ca      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001698:	4b69      	ldr	r3, [pc, #420]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	2380      	movs	r3, #128	@ 0x80
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4013      	ands	r3, r2
 80016a2:	d101      	bne.n	80016a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e0c2      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016a8:	4b65      	ldr	r3, [pc, #404]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	2203      	movs	r2, #3
 80016ae:	4393      	bics	r3, r2
 80016b0:	0019      	movs	r1, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685a      	ldr	r2, [r3, #4]
 80016b6:	4b62      	ldr	r3, [pc, #392]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 80016b8:	430a      	orrs	r2, r1
 80016ba:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016bc:	f7ff f974 	bl	80009a8 <HAL_GetTick>
 80016c0:	0003      	movs	r3, r0
 80016c2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d111      	bne.n	80016f0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016cc:	e009      	b.n	80016e2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ce:	f7ff f96b 	bl	80009a8 <HAL_GetTick>
 80016d2:	0002      	movs	r2, r0
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	4a58      	ldr	r2, [pc, #352]	@ (800183c <HAL_RCC_ClockConfig+0x274>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e0a5      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016e2:	4b57      	ldr	r3, [pc, #348]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	220c      	movs	r2, #12
 80016e8:	4013      	ands	r3, r2
 80016ea:	2b08      	cmp	r3, #8
 80016ec:	d1ef      	bne.n	80016ce <HAL_RCC_ClockConfig+0x106>
 80016ee:	e03a      	b.n	8001766 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b03      	cmp	r3, #3
 80016f6:	d111      	bne.n	800171c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016f8:	e009      	b.n	800170e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016fa:	f7ff f955 	bl	80009a8 <HAL_GetTick>
 80016fe:	0002      	movs	r2, r0
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	4a4d      	ldr	r2, [pc, #308]	@ (800183c <HAL_RCC_ClockConfig+0x274>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d901      	bls.n	800170e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e08f      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800170e:	4b4c      	ldr	r3, [pc, #304]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	220c      	movs	r2, #12
 8001714:	4013      	ands	r3, r2
 8001716:	2b0c      	cmp	r3, #12
 8001718:	d1ef      	bne.n	80016fa <HAL_RCC_ClockConfig+0x132>
 800171a:	e024      	b.n	8001766 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d11b      	bne.n	800175c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001724:	e009      	b.n	800173a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001726:	f7ff f93f 	bl	80009a8 <HAL_GetTick>
 800172a:	0002      	movs	r2, r0
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	4a42      	ldr	r2, [pc, #264]	@ (800183c <HAL_RCC_ClockConfig+0x274>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d901      	bls.n	800173a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e079      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800173a:	4b41      	ldr	r3, [pc, #260]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	220c      	movs	r2, #12
 8001740:	4013      	ands	r3, r2
 8001742:	2b04      	cmp	r3, #4
 8001744:	d1ef      	bne.n	8001726 <HAL_RCC_ClockConfig+0x15e>
 8001746:	e00e      	b.n	8001766 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001748:	f7ff f92e 	bl	80009a8 <HAL_GetTick>
 800174c:	0002      	movs	r2, r0
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	4a3a      	ldr	r2, [pc, #232]	@ (800183c <HAL_RCC_ClockConfig+0x274>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d901      	bls.n	800175c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e068      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800175c:	4b38      	ldr	r3, [pc, #224]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	220c      	movs	r2, #12
 8001762:	4013      	ands	r3, r2
 8001764:	d1f0      	bne.n	8001748 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001766:	4b34      	ldr	r3, [pc, #208]	@ (8001838 <HAL_RCC_ClockConfig+0x270>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	2201      	movs	r2, #1
 800176c:	4013      	ands	r3, r2
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	429a      	cmp	r2, r3
 8001772:	d21e      	bcs.n	80017b2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001774:	4b30      	ldr	r3, [pc, #192]	@ (8001838 <HAL_RCC_ClockConfig+0x270>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2201      	movs	r2, #1
 800177a:	4393      	bics	r3, r2
 800177c:	0019      	movs	r1, r3
 800177e:	4b2e      	ldr	r3, [pc, #184]	@ (8001838 <HAL_RCC_ClockConfig+0x270>)
 8001780:	683a      	ldr	r2, [r7, #0]
 8001782:	430a      	orrs	r2, r1
 8001784:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001786:	f7ff f90f 	bl	80009a8 <HAL_GetTick>
 800178a:	0003      	movs	r3, r0
 800178c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800178e:	e009      	b.n	80017a4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001790:	f7ff f90a 	bl	80009a8 <HAL_GetTick>
 8001794:	0002      	movs	r2, r0
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	4a28      	ldr	r2, [pc, #160]	@ (800183c <HAL_RCC_ClockConfig+0x274>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e044      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017a4:	4b24      	ldr	r3, [pc, #144]	@ (8001838 <HAL_RCC_ClockConfig+0x270>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2201      	movs	r2, #1
 80017aa:	4013      	ands	r3, r2
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d1ee      	bne.n	8001790 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2204      	movs	r2, #4
 80017b8:	4013      	ands	r3, r2
 80017ba:	d009      	beq.n	80017d0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017bc:	4b20      	ldr	r3, [pc, #128]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	4a20      	ldr	r2, [pc, #128]	@ (8001844 <HAL_RCC_ClockConfig+0x27c>)
 80017c2:	4013      	ands	r3, r2
 80017c4:	0019      	movs	r1, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	68da      	ldr	r2, [r3, #12]
 80017ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 80017cc:	430a      	orrs	r2, r1
 80017ce:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2208      	movs	r2, #8
 80017d6:	4013      	ands	r3, r2
 80017d8:	d00a      	beq.n	80017f0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017da:	4b19      	ldr	r3, [pc, #100]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	4a1a      	ldr	r2, [pc, #104]	@ (8001848 <HAL_RCC_ClockConfig+0x280>)
 80017e0:	4013      	ands	r3, r2
 80017e2:	0019      	movs	r1, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	691b      	ldr	r3, [r3, #16]
 80017e8:	00da      	lsls	r2, r3, #3
 80017ea:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 80017ec:	430a      	orrs	r2, r1
 80017ee:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017f0:	f000 f832 	bl	8001858 <HAL_RCC_GetSysClockFreq>
 80017f4:	0001      	movs	r1, r0
 80017f6:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <HAL_RCC_ClockConfig+0x278>)
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	091b      	lsrs	r3, r3, #4
 80017fc:	220f      	movs	r2, #15
 80017fe:	4013      	ands	r3, r2
 8001800:	4a12      	ldr	r2, [pc, #72]	@ (800184c <HAL_RCC_ClockConfig+0x284>)
 8001802:	5cd3      	ldrb	r3, [r2, r3]
 8001804:	000a      	movs	r2, r1
 8001806:	40da      	lsrs	r2, r3
 8001808:	4b11      	ldr	r3, [pc, #68]	@ (8001850 <HAL_RCC_ClockConfig+0x288>)
 800180a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800180c:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <HAL_RCC_ClockConfig+0x28c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	250b      	movs	r5, #11
 8001812:	197c      	adds	r4, r7, r5
 8001814:	0018      	movs	r0, r3
 8001816:	f7fe ffd5 	bl	80007c4 <HAL_InitTick>
 800181a:	0003      	movs	r3, r0
 800181c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800181e:	197b      	adds	r3, r7, r5
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d002      	beq.n	800182c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001826:	197b      	adds	r3, r7, r5
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	e000      	b.n	800182e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	0018      	movs	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	b004      	add	sp, #16
 8001834:	bdb0      	pop	{r4, r5, r7, pc}
 8001836:	46c0      	nop			@ (mov r8, r8)
 8001838:	40022000 	.word	0x40022000
 800183c:	00001388 	.word	0x00001388
 8001840:	40021000 	.word	0x40021000
 8001844:	fffff8ff 	.word	0xfffff8ff
 8001848:	ffffc7ff 	.word	0xffffc7ff
 800184c:	08003ef4 	.word	0x08003ef4
 8001850:	20000000 	.word	0x20000000
 8001854:	20000004 	.word	0x20000004

08001858 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800185e:	4b3c      	ldr	r3, [pc, #240]	@ (8001950 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	220c      	movs	r2, #12
 8001868:	4013      	ands	r3, r2
 800186a:	2b0c      	cmp	r3, #12
 800186c:	d013      	beq.n	8001896 <HAL_RCC_GetSysClockFreq+0x3e>
 800186e:	d85c      	bhi.n	800192a <HAL_RCC_GetSysClockFreq+0xd2>
 8001870:	2b04      	cmp	r3, #4
 8001872:	d002      	beq.n	800187a <HAL_RCC_GetSysClockFreq+0x22>
 8001874:	2b08      	cmp	r3, #8
 8001876:	d00b      	beq.n	8001890 <HAL_RCC_GetSysClockFreq+0x38>
 8001878:	e057      	b.n	800192a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800187a:	4b35      	ldr	r3, [pc, #212]	@ (8001950 <HAL_RCC_GetSysClockFreq+0xf8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2210      	movs	r2, #16
 8001880:	4013      	ands	r3, r2
 8001882:	d002      	beq.n	800188a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001884:	4b33      	ldr	r3, [pc, #204]	@ (8001954 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001886:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001888:	e05d      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800188a:	4b33      	ldr	r3, [pc, #204]	@ (8001958 <HAL_RCC_GetSysClockFreq+0x100>)
 800188c:	613b      	str	r3, [r7, #16]
      break;
 800188e:	e05a      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001890:	4b32      	ldr	r3, [pc, #200]	@ (800195c <HAL_RCC_GetSysClockFreq+0x104>)
 8001892:	613b      	str	r3, [r7, #16]
      break;
 8001894:	e057      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	0c9b      	lsrs	r3, r3, #18
 800189a:	220f      	movs	r2, #15
 800189c:	4013      	ands	r3, r2
 800189e:	4a30      	ldr	r2, [pc, #192]	@ (8001960 <HAL_RCC_GetSysClockFreq+0x108>)
 80018a0:	5cd3      	ldrb	r3, [r2, r3]
 80018a2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	0d9b      	lsrs	r3, r3, #22
 80018a8:	2203      	movs	r2, #3
 80018aa:	4013      	ands	r3, r2
 80018ac:	3301      	adds	r3, #1
 80018ae:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018b0:	4b27      	ldr	r3, [pc, #156]	@ (8001950 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018b2:	68da      	ldr	r2, [r3, #12]
 80018b4:	2380      	movs	r3, #128	@ 0x80
 80018b6:	025b      	lsls	r3, r3, #9
 80018b8:	4013      	ands	r3, r2
 80018ba:	d00f      	beq.n	80018dc <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80018bc:	68b9      	ldr	r1, [r7, #8]
 80018be:	000a      	movs	r2, r1
 80018c0:	0152      	lsls	r2, r2, #5
 80018c2:	1a52      	subs	r2, r2, r1
 80018c4:	0193      	lsls	r3, r2, #6
 80018c6:	1a9b      	subs	r3, r3, r2
 80018c8:	00db      	lsls	r3, r3, #3
 80018ca:	185b      	adds	r3, r3, r1
 80018cc:	025b      	lsls	r3, r3, #9
 80018ce:	6879      	ldr	r1, [r7, #4]
 80018d0:	0018      	movs	r0, r3
 80018d2:	f7fe fc19 	bl	8000108 <__udivsi3>
 80018d6:	0003      	movs	r3, r0
 80018d8:	617b      	str	r3, [r7, #20]
 80018da:	e023      	b.n	8001924 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001950 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2210      	movs	r2, #16
 80018e2:	4013      	ands	r3, r2
 80018e4:	d00f      	beq.n	8001906 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80018e6:	68b9      	ldr	r1, [r7, #8]
 80018e8:	000a      	movs	r2, r1
 80018ea:	0152      	lsls	r2, r2, #5
 80018ec:	1a52      	subs	r2, r2, r1
 80018ee:	0193      	lsls	r3, r2, #6
 80018f0:	1a9b      	subs	r3, r3, r2
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	185b      	adds	r3, r3, r1
 80018f6:	021b      	lsls	r3, r3, #8
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	0018      	movs	r0, r3
 80018fc:	f7fe fc04 	bl	8000108 <__udivsi3>
 8001900:	0003      	movs	r3, r0
 8001902:	617b      	str	r3, [r7, #20]
 8001904:	e00e      	b.n	8001924 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8001906:	68b9      	ldr	r1, [r7, #8]
 8001908:	000a      	movs	r2, r1
 800190a:	0152      	lsls	r2, r2, #5
 800190c:	1a52      	subs	r2, r2, r1
 800190e:	0193      	lsls	r3, r2, #6
 8001910:	1a9b      	subs	r3, r3, r2
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	185b      	adds	r3, r3, r1
 8001916:	029b      	lsls	r3, r3, #10
 8001918:	6879      	ldr	r1, [r7, #4]
 800191a:	0018      	movs	r0, r3
 800191c:	f7fe fbf4 	bl	8000108 <__udivsi3>
 8001920:	0003      	movs	r3, r0
 8001922:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	613b      	str	r3, [r7, #16]
      break;
 8001928:	e00d      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800192a:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <HAL_RCC_GetSysClockFreq+0xf8>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	0b5b      	lsrs	r3, r3, #13
 8001930:	2207      	movs	r2, #7
 8001932:	4013      	ands	r3, r2
 8001934:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	3301      	adds	r3, #1
 800193a:	2280      	movs	r2, #128	@ 0x80
 800193c:	0212      	lsls	r2, r2, #8
 800193e:	409a      	lsls	r2, r3
 8001940:	0013      	movs	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
      break;
 8001944:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001946:	693b      	ldr	r3, [r7, #16]
}
 8001948:	0018      	movs	r0, r3
 800194a:	46bd      	mov	sp, r7
 800194c:	b006      	add	sp, #24
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40021000 	.word	0x40021000
 8001954:	003d0900 	.word	0x003d0900
 8001958:	00f42400 	.word	0x00f42400
 800195c:	007a1200 	.word	0x007a1200
 8001960:	08003f0c 	.word	0x08003f0c

08001964 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001968:	4b02      	ldr	r3, [pc, #8]	@ (8001974 <HAL_RCC_GetHCLKFreq+0x10>)
 800196a:	681b      	ldr	r3, [r3, #0]
}
 800196c:	0018      	movs	r0, r3
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	46c0      	nop			@ (mov r8, r8)
 8001974:	20000000 	.word	0x20000000

08001978 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800197c:	f7ff fff2 	bl	8001964 <HAL_RCC_GetHCLKFreq>
 8001980:	0001      	movs	r1, r0
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	0a1b      	lsrs	r3, r3, #8
 8001988:	2207      	movs	r2, #7
 800198a:	4013      	ands	r3, r2
 800198c:	4a04      	ldr	r2, [pc, #16]	@ (80019a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800198e:	5cd3      	ldrb	r3, [r2, r3]
 8001990:	40d9      	lsrs	r1, r3
 8001992:	000b      	movs	r3, r1
}
 8001994:	0018      	movs	r0, r3
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	46c0      	nop			@ (mov r8, r8)
 800199c:	40021000 	.word	0x40021000
 80019a0:	08003f04 	.word	0x08003f04

080019a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019a8:	f7ff ffdc 	bl	8001964 <HAL_RCC_GetHCLKFreq>
 80019ac:	0001      	movs	r1, r0
 80019ae:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	0adb      	lsrs	r3, r3, #11
 80019b4:	2207      	movs	r2, #7
 80019b6:	4013      	ands	r3, r2
 80019b8:	4a04      	ldr	r2, [pc, #16]	@ (80019cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80019ba:	5cd3      	ldrb	r3, [r2, r3]
 80019bc:	40d9      	lsrs	r1, r3
 80019be:	000b      	movs	r3, r1
}
 80019c0:	0018      	movs	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	46c0      	nop			@ (mov r8, r8)
 80019c8:	40021000 	.word	0x40021000
 80019cc:	08003f04 	.word	0x08003f04

080019d0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	220f      	movs	r2, #15
 80019de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019e0:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <HAL_RCC_GetClockConfig+0x5c>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	2203      	movs	r2, #3
 80019e6:	401a      	ands	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80019ec:	4b0f      	ldr	r3, [pc, #60]	@ (8001a2c <HAL_RCC_GetClockConfig+0x5c>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	22f0      	movs	r2, #240	@ 0xf0
 80019f2:	401a      	ands	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80019f8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a2c <HAL_RCC_GetClockConfig+0x5c>)
 80019fa:	68da      	ldr	r2, [r3, #12]
 80019fc:	23e0      	movs	r3, #224	@ 0xe0
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	401a      	ands	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001a06:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <HAL_RCC_GetClockConfig+0x5c>)
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	08da      	lsrs	r2, r3, #3
 8001a0c:	23e0      	movs	r3, #224	@ 0xe0
 8001a0e:	00db      	lsls	r3, r3, #3
 8001a10:	401a      	ands	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001a16:	4b06      	ldr	r3, [pc, #24]	@ (8001a30 <HAL_RCC_GetClockConfig+0x60>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	401a      	ands	r2, r3
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	601a      	str	r2, [r3, #0]
}
 8001a22:	46c0      	nop			@ (mov r8, r8)
 8001a24:	46bd      	mov	sp, r7
 8001a26:	b002      	add	sp, #8
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	46c0      	nop			@ (mov r8, r8)
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	40022000 	.word	0x40022000

08001a34 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001a3c:	2317      	movs	r3, #23
 8001a3e:	18fb      	adds	r3, r7, r3
 8001a40:	2200      	movs	r2, #0
 8001a42:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2220      	movs	r2, #32
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d106      	bne.n	8001a5c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	2380      	movs	r3, #128	@ 0x80
 8001a54:	011b      	lsls	r3, r3, #4
 8001a56:	4013      	ands	r3, r2
 8001a58:	d100      	bne.n	8001a5c <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001a5a:	e104      	b.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a5c:	4bb1      	ldr	r3, [pc, #708]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a60:	2380      	movs	r3, #128	@ 0x80
 8001a62:	055b      	lsls	r3, r3, #21
 8001a64:	4013      	ands	r3, r2
 8001a66:	d10a      	bne.n	8001a7e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a68:	4bae      	ldr	r3, [pc, #696]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a6c:	4bad      	ldr	r3, [pc, #692]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a6e:	2180      	movs	r1, #128	@ 0x80
 8001a70:	0549      	lsls	r1, r1, #21
 8001a72:	430a      	orrs	r2, r1
 8001a74:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001a76:	2317      	movs	r3, #23
 8001a78:	18fb      	adds	r3, r7, r3
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a7e:	4baa      	ldr	r3, [pc, #680]	@ (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	2380      	movs	r3, #128	@ 0x80
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	4013      	ands	r3, r2
 8001a88:	d11a      	bne.n	8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a8a:	4ba7      	ldr	r3, [pc, #668]	@ (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	4ba6      	ldr	r3, [pc, #664]	@ (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001a90:	2180      	movs	r1, #128	@ 0x80
 8001a92:	0049      	lsls	r1, r1, #1
 8001a94:	430a      	orrs	r2, r1
 8001a96:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a98:	f7fe ff86 	bl	80009a8 <HAL_GetTick>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aa2:	f7fe ff81 	bl	80009a8 <HAL_GetTick>
 8001aa6:	0002      	movs	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b64      	cmp	r3, #100	@ 0x64
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e133      	b.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab4:	4b9c      	ldr	r3, [pc, #624]	@ (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	2380      	movs	r3, #128	@ 0x80
 8001aba:	005b      	lsls	r3, r3, #1
 8001abc:	4013      	ands	r3, r2
 8001abe:	d0f0      	beq.n	8001aa2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001ac0:	4b98      	ldr	r3, [pc, #608]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	23c0      	movs	r3, #192	@ 0xc0
 8001ac6:	039b      	lsls	r3, r3, #14
 8001ac8:	4013      	ands	r3, r2
 8001aca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685a      	ldr	r2, [r3, #4]
 8001ad0:	23c0      	movs	r3, #192	@ 0xc0
 8001ad2:	039b      	lsls	r3, r3, #14
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d107      	bne.n	8001aec <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	23c0      	movs	r3, #192	@ 0xc0
 8001ae2:	039b      	lsls	r3, r3, #14
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d013      	beq.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	23c0      	movs	r3, #192	@ 0xc0
 8001af2:	029b      	lsls	r3, r3, #10
 8001af4:	401a      	ands	r2, r3
 8001af6:	23c0      	movs	r3, #192	@ 0xc0
 8001af8:	029b      	lsls	r3, r3, #10
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d10a      	bne.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001afe:	4b89      	ldr	r3, [pc, #548]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	2380      	movs	r3, #128	@ 0x80
 8001b04:	029b      	lsls	r3, r3, #10
 8001b06:	401a      	ands	r2, r3
 8001b08:	2380      	movs	r3, #128	@ 0x80
 8001b0a:	029b      	lsls	r3, r3, #10
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d101      	bne.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e103      	b.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001b14:	4b83      	ldr	r3, [pc, #524]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b16:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b18:	23c0      	movs	r3, #192	@ 0xc0
 8001b1a:	029b      	lsls	r3, r3, #10
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d049      	beq.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	23c0      	movs	r3, #192	@ 0xc0
 8001b2c:	029b      	lsls	r3, r3, #10
 8001b2e:	4013      	ands	r3, r2
 8001b30:	68fa      	ldr	r2, [r7, #12]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d004      	beq.n	8001b40 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2220      	movs	r2, #32
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	d10d      	bne.n	8001b5c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689a      	ldr	r2, [r3, #8]
 8001b44:	23c0      	movs	r3, #192	@ 0xc0
 8001b46:	029b      	lsls	r3, r3, #10
 8001b48:	4013      	ands	r3, r2
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d034      	beq.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	2380      	movs	r3, #128	@ 0x80
 8001b56:	011b      	lsls	r3, r3, #4
 8001b58:	4013      	ands	r3, r2
 8001b5a:	d02e      	beq.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001b5c:	4b71      	ldr	r3, [pc, #452]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b60:	4a72      	ldr	r2, [pc, #456]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001b62:	4013      	ands	r3, r2
 8001b64:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b66:	4b6f      	ldr	r3, [pc, #444]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b6a:	4b6e      	ldr	r3, [pc, #440]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b6c:	2180      	movs	r1, #128	@ 0x80
 8001b6e:	0309      	lsls	r1, r1, #12
 8001b70:	430a      	orrs	r2, r1
 8001b72:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b74:	4b6b      	ldr	r3, [pc, #428]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b78:	4b6a      	ldr	r3, [pc, #424]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b7a:	496d      	ldr	r1, [pc, #436]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001b7c:	400a      	ands	r2, r1
 8001b7e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001b80:	4b68      	ldr	r3, [pc, #416]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	2380      	movs	r3, #128	@ 0x80
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d014      	beq.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b90:	f7fe ff0a 	bl	80009a8 <HAL_GetTick>
 8001b94:	0003      	movs	r3, r0
 8001b96:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b98:	e009      	b.n	8001bae <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b9a:	f7fe ff05 	bl	80009a8 <HAL_GetTick>
 8001b9e:	0002      	movs	r2, r0
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	4a63      	ldr	r2, [pc, #396]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e0b6      	b.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bae:	4b5d      	ldr	r3, [pc, #372]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bb0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001bb2:	2380      	movs	r3, #128	@ 0x80
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	d0ef      	beq.n	8001b9a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	2380      	movs	r3, #128	@ 0x80
 8001bc0:	011b      	lsls	r3, r3, #4
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d01f      	beq.n	8001c06 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689a      	ldr	r2, [r3, #8]
 8001bca:	23c0      	movs	r3, #192	@ 0xc0
 8001bcc:	029b      	lsls	r3, r3, #10
 8001bce:	401a      	ands	r2, r3
 8001bd0:	23c0      	movs	r3, #192	@ 0xc0
 8001bd2:	029b      	lsls	r3, r3, #10
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d10c      	bne.n	8001bf2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001bd8:	4b52      	ldr	r3, [pc, #328]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a56      	ldr	r2, [pc, #344]	@ (8001d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001bde:	4013      	ands	r3, r2
 8001be0:	0019      	movs	r1, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	23c0      	movs	r3, #192	@ 0xc0
 8001be8:	039b      	lsls	r3, r3, #14
 8001bea:	401a      	ands	r2, r3
 8001bec:	4b4d      	ldr	r3, [pc, #308]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bee:	430a      	orrs	r2, r1
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	4b4c      	ldr	r3, [pc, #304]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bf4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689a      	ldr	r2, [r3, #8]
 8001bfa:	23c0      	movs	r3, #192	@ 0xc0
 8001bfc:	029b      	lsls	r3, r3, #10
 8001bfe:	401a      	ands	r2, r3
 8001c00:	4b48      	ldr	r3, [pc, #288]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c02:	430a      	orrs	r2, r1
 8001c04:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2220      	movs	r2, #32
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d01f      	beq.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	23c0      	movs	r3, #192	@ 0xc0
 8001c16:	029b      	lsls	r3, r3, #10
 8001c18:	401a      	ands	r2, r3
 8001c1a:	23c0      	movs	r3, #192	@ 0xc0
 8001c1c:	029b      	lsls	r3, r3, #10
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d10c      	bne.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001c22:	4b40      	ldr	r3, [pc, #256]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a44      	ldr	r2, [pc, #272]	@ (8001d38 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001c28:	4013      	ands	r3, r2
 8001c2a:	0019      	movs	r1, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685a      	ldr	r2, [r3, #4]
 8001c30:	23c0      	movs	r3, #192	@ 0xc0
 8001c32:	039b      	lsls	r3, r3, #14
 8001c34:	401a      	ands	r2, r3
 8001c36:	4b3b      	ldr	r3, [pc, #236]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	4b39      	ldr	r3, [pc, #228]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c3e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	23c0      	movs	r3, #192	@ 0xc0
 8001c46:	029b      	lsls	r3, r3, #10
 8001c48:	401a      	ands	r2, r3
 8001c4a:	4b36      	ldr	r3, [pc, #216]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c50:	2317      	movs	r3, #23
 8001c52:	18fb      	adds	r3, r7, r3
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d105      	bne.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c5a:	4b32      	ldr	r3, [pc, #200]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001c5e:	4b31      	ldr	r3, [pc, #196]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c60:	4936      	ldr	r1, [pc, #216]	@ (8001d3c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8001c62:	400a      	ands	r2, r1
 8001c64:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d009      	beq.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c70:	4b2c      	ldr	r3, [pc, #176]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c74:	2203      	movs	r2, #3
 8001c76:	4393      	bics	r3, r2
 8001c78:	0019      	movs	r1, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	68da      	ldr	r2, [r3, #12]
 8001c7e:	4b29      	ldr	r3, [pc, #164]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c80:	430a      	orrs	r2, r1
 8001c82:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2202      	movs	r2, #2
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d009      	beq.n	8001ca2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c8e:	4b25      	ldr	r3, [pc, #148]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c92:	220c      	movs	r2, #12
 8001c94:	4393      	bics	r3, r2
 8001c96:	0019      	movs	r1, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	691a      	ldr	r2, [r3, #16]
 8001c9c:	4b21      	ldr	r3, [pc, #132]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2204      	movs	r2, #4
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d009      	beq.n	8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001cac:	4b1d      	ldr	r3, [pc, #116]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb0:	4a23      	ldr	r2, [pc, #140]	@ (8001d40 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	0019      	movs	r1, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	695a      	ldr	r2, [r3, #20]
 8001cba:	4b1a      	ldr	r3, [pc, #104]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2208      	movs	r2, #8
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	d009      	beq.n	8001cde <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001cca:	4b16      	ldr	r3, [pc, #88]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cce:	4a1d      	ldr	r2, [pc, #116]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	0019      	movs	r1, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	699a      	ldr	r2, [r3, #24]
 8001cd8:	4b12      	ldr	r3, [pc, #72]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2240      	movs	r2, #64	@ 0x40
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d009      	beq.n	8001cfc <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cec:	4a16      	ldr	r2, [pc, #88]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001cee:	4013      	ands	r3, r2
 8001cf0:	0019      	movs	r1, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a1a      	ldr	r2, [r3, #32]
 8001cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2280      	movs	r2, #128	@ 0x80
 8001d02:	4013      	ands	r3, r2
 8001d04:	d009      	beq.n	8001d1a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001d06:	4b07      	ldr	r3, [pc, #28]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0a:	4a10      	ldr	r2, [pc, #64]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	0019      	movs	r1, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	69da      	ldr	r2, [r3, #28]
 8001d14:	4b03      	ldr	r3, [pc, #12]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d16:	430a      	orrs	r2, r1
 8001d18:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	b006      	add	sp, #24
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40021000 	.word	0x40021000
 8001d28:	40007000 	.word	0x40007000
 8001d2c:	fffcffff 	.word	0xfffcffff
 8001d30:	fff7ffff 	.word	0xfff7ffff
 8001d34:	00001388 	.word	0x00001388
 8001d38:	ffcfffff 	.word	0xffcfffff
 8001d3c:	efffffff 	.word	0xefffffff
 8001d40:	fffff3ff 	.word	0xfffff3ff
 8001d44:	ffffcfff 	.word	0xffffcfff
 8001d48:	fbffffff 	.word	0xfbffffff
 8001d4c:	fff3ffff 	.word	0xfff3ffff

08001d50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e032      	b.n	8001dc8 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2239      	movs	r2, #57	@ 0x39
 8001d66:	5c9b      	ldrb	r3, [r3, r2]
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d107      	bne.n	8001d7e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2238      	movs	r2, #56	@ 0x38
 8001d72:	2100      	movs	r1, #0
 8001d74:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f000 f829 	bl	8001dd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2239      	movs	r2, #57	@ 0x39
 8001d82:	2102      	movs	r1, #2
 8001d84:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	0019      	movs	r1, r3
 8001d90:	0010      	movs	r0, r2
 8001d92:	f000 f95d 	bl	8002050 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	223e      	movs	r2, #62	@ 0x3e
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	223a      	movs	r2, #58	@ 0x3a
 8001da2:	2101      	movs	r1, #1
 8001da4:	5499      	strb	r1, [r3, r2]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	223b      	movs	r2, #59	@ 0x3b
 8001daa:	2101      	movs	r1, #1
 8001dac:	5499      	strb	r1, [r3, r2]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	223c      	movs	r2, #60	@ 0x3c
 8001db2:	2101      	movs	r1, #1
 8001db4:	5499      	strb	r1, [r3, r2]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	223d      	movs	r2, #61	@ 0x3d
 8001dba:	2101      	movs	r1, #1
 8001dbc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2239      	movs	r2, #57	@ 0x39
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	0018      	movs	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	b002      	add	sp, #8
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001dd8:	46c0      	nop			@ (mov r8, r8)
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	b002      	add	sp, #8
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2239      	movs	r2, #57	@ 0x39
 8001dec:	5c9b      	ldrb	r3, [r3, r2]
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d001      	beq.n	8001df8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e036      	b.n	8001e66 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2239      	movs	r2, #57	@ 0x39
 8001dfc:	2102      	movs	r1, #2
 8001dfe:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68da      	ldr	r2, [r3, #12]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2101      	movs	r1, #1
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	2380      	movs	r3, #128	@ 0x80
 8001e16:	05db      	lsls	r3, r3, #23
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d009      	beq.n	8001e30 <HAL_TIM_Base_Start_IT+0x50>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a13      	ldr	r2, [pc, #76]	@ (8001e70 <HAL_TIM_Base_Start_IT+0x90>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d004      	beq.n	8001e30 <HAL_TIM_Base_Start_IT+0x50>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a12      	ldr	r2, [pc, #72]	@ (8001e74 <HAL_TIM_Base_Start_IT+0x94>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d111      	bne.n	8001e54 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	2207      	movs	r2, #7
 8001e38:	4013      	ands	r3, r2
 8001e3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2b06      	cmp	r3, #6
 8001e40:	d010      	beq.n	8001e64 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e52:	e007      	b.n	8001e64 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2101      	movs	r1, #1
 8001e60:	430a      	orrs	r2, r1
 8001e62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	0018      	movs	r0, r3
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	b004      	add	sp, #16
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	46c0      	nop			@ (mov r8, r8)
 8001e70:	40010800 	.word	0x40010800
 8001e74:	40011400 	.word	0x40011400

08001e78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	2202      	movs	r2, #2
 8001e94:	4013      	ands	r3, r2
 8001e96:	d021      	beq.n	8001edc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d01d      	beq.n	8001edc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	4252      	negs	r2, r2
 8001ea8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	2203      	movs	r2, #3
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d004      	beq.n	8001ec6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	f000 f8ae 	bl	8002020 <HAL_TIM_IC_CaptureCallback>
 8001ec4:	e007      	b.n	8001ed6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	0018      	movs	r0, r3
 8001eca:	f000 f8a1 	bl	8002010 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	f000 f8ad 	bl	8002030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	2204      	movs	r2, #4
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d022      	beq.n	8001f2a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2204      	movs	r2, #4
 8001ee8:	4013      	ands	r3, r2
 8001eea:	d01e      	beq.n	8001f2a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2205      	movs	r2, #5
 8001ef2:	4252      	negs	r2, r2
 8001ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2202      	movs	r2, #2
 8001efa:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	699a      	ldr	r2, [r3, #24]
 8001f02:	23c0      	movs	r3, #192	@ 0xc0
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4013      	ands	r3, r2
 8001f08:	d004      	beq.n	8001f14 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	0018      	movs	r0, r3
 8001f0e:	f000 f887 	bl	8002020 <HAL_TIM_IC_CaptureCallback>
 8001f12:	e007      	b.n	8001f24 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	0018      	movs	r0, r3
 8001f18:	f000 f87a 	bl	8002010 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	0018      	movs	r0, r3
 8001f20:	f000 f886 	bl	8002030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	2208      	movs	r2, #8
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d021      	beq.n	8001f76 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2208      	movs	r2, #8
 8001f36:	4013      	ands	r3, r2
 8001f38:	d01d      	beq.n	8001f76 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2209      	movs	r2, #9
 8001f40:	4252      	negs	r2, r2
 8001f42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2204      	movs	r2, #4
 8001f48:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	69db      	ldr	r3, [r3, #28]
 8001f50:	2203      	movs	r2, #3
 8001f52:	4013      	ands	r3, r2
 8001f54:	d004      	beq.n	8001f60 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	0018      	movs	r0, r3
 8001f5a:	f000 f861 	bl	8002020 <HAL_TIM_IC_CaptureCallback>
 8001f5e:	e007      	b.n	8001f70 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	0018      	movs	r0, r3
 8001f64:	f000 f854 	bl	8002010 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	0018      	movs	r0, r3
 8001f6c:	f000 f860 	bl	8002030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2200      	movs	r2, #0
 8001f74:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	2210      	movs	r2, #16
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d022      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2210      	movs	r2, #16
 8001f82:	4013      	ands	r3, r2
 8001f84:	d01e      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2211      	movs	r2, #17
 8001f8c:	4252      	negs	r2, r2
 8001f8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2208      	movs	r2, #8
 8001f94:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	69da      	ldr	r2, [r3, #28]
 8001f9c:	23c0      	movs	r3, #192	@ 0xc0
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d004      	beq.n	8001fae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	f000 f83a 	bl	8002020 <HAL_TIM_IC_CaptureCallback>
 8001fac:	e007      	b.n	8001fbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f000 f82d 	bl	8002010 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f000 f839 	bl	8002030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d00c      	beq.n	8001fe6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	d008      	beq.n	8001fe6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2202      	movs	r2, #2
 8001fda:	4252      	negs	r2, r2
 8001fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	f7fe fb77 	bl	80006d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	2240      	movs	r2, #64	@ 0x40
 8001fea:	4013      	ands	r3, r2
 8001fec:	d00c      	beq.n	8002008 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2240      	movs	r2, #64	@ 0x40
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d008      	beq.n	8002008 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2241      	movs	r2, #65	@ 0x41
 8001ffc:	4252      	negs	r2, r2
 8001ffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	0018      	movs	r0, r3
 8002004:	f000 f81c 	bl	8002040 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002008:	46c0      	nop			@ (mov r8, r8)
 800200a:	46bd      	mov	sp, r7
 800200c:	b004      	add	sp, #16
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002018:	46c0      	nop			@ (mov r8, r8)
 800201a:	46bd      	mov	sp, r7
 800201c:	b002      	add	sp, #8
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002028:	46c0      	nop			@ (mov r8, r8)
 800202a:	46bd      	mov	sp, r7
 800202c:	b002      	add	sp, #8
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002038:	46c0      	nop			@ (mov r8, r8)
 800203a:	46bd      	mov	sp, r7
 800203c:	b002      	add	sp, #8
 800203e:	bd80      	pop	{r7, pc}

08002040 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002048:	46c0      	nop			@ (mov r8, r8)
 800204a:	46bd      	mov	sp, r7
 800204c:	b002      	add	sp, #8
 800204e:	bd80      	pop	{r7, pc}

08002050 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	2380      	movs	r3, #128	@ 0x80
 8002064:	05db      	lsls	r3, r3, #23
 8002066:	429a      	cmp	r2, r3
 8002068:	d007      	beq.n	800207a <TIM_Base_SetConfig+0x2a>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a22      	ldr	r2, [pc, #136]	@ (80020f8 <TIM_Base_SetConfig+0xa8>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d003      	beq.n	800207a <TIM_Base_SetConfig+0x2a>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a21      	ldr	r2, [pc, #132]	@ (80020fc <TIM_Base_SetConfig+0xac>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d108      	bne.n	800208c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2270      	movs	r2, #112	@ 0x70
 800207e:	4393      	bics	r3, r2
 8002080:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	4313      	orrs	r3, r2
 800208a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	2380      	movs	r3, #128	@ 0x80
 8002090:	05db      	lsls	r3, r3, #23
 8002092:	429a      	cmp	r2, r3
 8002094:	d007      	beq.n	80020a6 <TIM_Base_SetConfig+0x56>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a17      	ldr	r2, [pc, #92]	@ (80020f8 <TIM_Base_SetConfig+0xa8>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d003      	beq.n	80020a6 <TIM_Base_SetConfig+0x56>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a16      	ldr	r2, [pc, #88]	@ (80020fc <TIM_Base_SetConfig+0xac>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d108      	bne.n	80020b8 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	4a15      	ldr	r2, [pc, #84]	@ (8002100 <TIM_Base_SetConfig+0xb0>)
 80020aa:	4013      	ands	r3, r2
 80020ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	68fa      	ldr	r2, [r7, #12]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2280      	movs	r2, #128	@ 0x80
 80020bc:	4393      	bics	r3, r2
 80020be:	001a      	movs	r2, r3
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2204      	movs	r2, #4
 80020de:	431a      	orrs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2201      	movs	r2, #1
 80020e8:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	601a      	str	r2, [r3, #0]
}
 80020f0:	46c0      	nop			@ (mov r8, r8)
 80020f2:	46bd      	mov	sp, r7
 80020f4:	b004      	add	sp, #16
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40010800 	.word	0x40010800
 80020fc:	40011400 	.word	0x40011400
 8002100:	fffffcff 	.word	0xfffffcff

08002104 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e044      	b.n	80021a0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800211a:	2b00      	cmp	r3, #0
 800211c:	d107      	bne.n	800212e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2278      	movs	r2, #120	@ 0x78
 8002122:	2100      	movs	r1, #0
 8002124:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	0018      	movs	r0, r3
 800212a:	f7fe fb07 	bl	800073c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2224      	movs	r2, #36	@ 0x24
 8002132:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2101      	movs	r1, #1
 8002140:	438a      	bics	r2, r1
 8002142:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002148:	2b00      	cmp	r3, #0
 800214a:	d003      	beq.n	8002154 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	0018      	movs	r0, r3
 8002150:	f000 fab0 	bl	80026b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	0018      	movs	r0, r3
 8002158:	f000 f828 	bl	80021ac <UART_SetConfig>
 800215c:	0003      	movs	r3, r0
 800215e:	2b01      	cmp	r3, #1
 8002160:	d101      	bne.n	8002166 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e01c      	b.n	80021a0 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	490d      	ldr	r1, [pc, #52]	@ (80021a8 <HAL_UART_Init+0xa4>)
 8002172:	400a      	ands	r2, r1
 8002174:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	212a      	movs	r1, #42	@ 0x2a
 8002182:	438a      	bics	r2, r1
 8002184:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2101      	movs	r1, #1
 8002192:	430a      	orrs	r2, r1
 8002194:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	0018      	movs	r0, r3
 800219a:	f000 fb3f 	bl	800281c <UART_CheckIdleState>
 800219e:	0003      	movs	r3, r0
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	b002      	add	sp, #8
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	ffffb7ff 	.word	0xffffb7ff

080021ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021ac:	b5b0      	push	{r4, r5, r7, lr}
 80021ae:	b08e      	sub	sp, #56	@ 0x38
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80021b4:	231a      	movs	r3, #26
 80021b6:	2218      	movs	r2, #24
 80021b8:	189b      	adds	r3, r3, r2
 80021ba:	19db      	adds	r3, r3, r7
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	431a      	orrs	r2, r3
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	431a      	orrs	r2, r3
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4ac6      	ldr	r2, [pc, #792]	@ (80024f8 <UART_SetConfig+0x34c>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	0019      	movs	r1, r3
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80021ea:	430a      	orrs	r2, r1
 80021ec:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	4ac1      	ldr	r2, [pc, #772]	@ (80024fc <UART_SetConfig+0x350>)
 80021f6:	4013      	ands	r3, r2
 80021f8:	0019      	movs	r1, r3
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	68da      	ldr	r2, [r3, #12]
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	430a      	orrs	r2, r1
 8002204:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4abb      	ldr	r2, [pc, #748]	@ (8002500 <UART_SetConfig+0x354>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d004      	beq.n	8002220 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800221c:	4313      	orrs	r3, r2
 800221e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	4ab7      	ldr	r2, [pc, #732]	@ (8002504 <UART_SetConfig+0x358>)
 8002228:	4013      	ands	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002232:	430a      	orrs	r2, r1
 8002234:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4ab3      	ldr	r2, [pc, #716]	@ (8002508 <UART_SetConfig+0x35c>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d131      	bne.n	80022a4 <UART_SetConfig+0xf8>
 8002240:	4bb2      	ldr	r3, [pc, #712]	@ (800250c <UART_SetConfig+0x360>)
 8002242:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002244:	2203      	movs	r2, #3
 8002246:	4013      	ands	r3, r2
 8002248:	2b03      	cmp	r3, #3
 800224a:	d01d      	beq.n	8002288 <UART_SetConfig+0xdc>
 800224c:	d823      	bhi.n	8002296 <UART_SetConfig+0xea>
 800224e:	2b02      	cmp	r3, #2
 8002250:	d00c      	beq.n	800226c <UART_SetConfig+0xc0>
 8002252:	d820      	bhi.n	8002296 <UART_SetConfig+0xea>
 8002254:	2b00      	cmp	r3, #0
 8002256:	d002      	beq.n	800225e <UART_SetConfig+0xb2>
 8002258:	2b01      	cmp	r3, #1
 800225a:	d00e      	beq.n	800227a <UART_SetConfig+0xce>
 800225c:	e01b      	b.n	8002296 <UART_SetConfig+0xea>
 800225e:	231b      	movs	r3, #27
 8002260:	2218      	movs	r2, #24
 8002262:	189b      	adds	r3, r3, r2
 8002264:	19db      	adds	r3, r3, r7
 8002266:	2201      	movs	r2, #1
 8002268:	701a      	strb	r2, [r3, #0]
 800226a:	e09c      	b.n	80023a6 <UART_SetConfig+0x1fa>
 800226c:	231b      	movs	r3, #27
 800226e:	2218      	movs	r2, #24
 8002270:	189b      	adds	r3, r3, r2
 8002272:	19db      	adds	r3, r3, r7
 8002274:	2202      	movs	r2, #2
 8002276:	701a      	strb	r2, [r3, #0]
 8002278:	e095      	b.n	80023a6 <UART_SetConfig+0x1fa>
 800227a:	231b      	movs	r3, #27
 800227c:	2218      	movs	r2, #24
 800227e:	189b      	adds	r3, r3, r2
 8002280:	19db      	adds	r3, r3, r7
 8002282:	2204      	movs	r2, #4
 8002284:	701a      	strb	r2, [r3, #0]
 8002286:	e08e      	b.n	80023a6 <UART_SetConfig+0x1fa>
 8002288:	231b      	movs	r3, #27
 800228a:	2218      	movs	r2, #24
 800228c:	189b      	adds	r3, r3, r2
 800228e:	19db      	adds	r3, r3, r7
 8002290:	2208      	movs	r2, #8
 8002292:	701a      	strb	r2, [r3, #0]
 8002294:	e087      	b.n	80023a6 <UART_SetConfig+0x1fa>
 8002296:	231b      	movs	r3, #27
 8002298:	2218      	movs	r2, #24
 800229a:	189b      	adds	r3, r3, r2
 800229c:	19db      	adds	r3, r3, r7
 800229e:	2210      	movs	r2, #16
 80022a0:	701a      	strb	r2, [r3, #0]
 80022a2:	e080      	b.n	80023a6 <UART_SetConfig+0x1fa>
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a99      	ldr	r2, [pc, #612]	@ (8002510 <UART_SetConfig+0x364>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d131      	bne.n	8002312 <UART_SetConfig+0x166>
 80022ae:	4b97      	ldr	r3, [pc, #604]	@ (800250c <UART_SetConfig+0x360>)
 80022b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b2:	220c      	movs	r2, #12
 80022b4:	4013      	ands	r3, r2
 80022b6:	2b0c      	cmp	r3, #12
 80022b8:	d01d      	beq.n	80022f6 <UART_SetConfig+0x14a>
 80022ba:	d823      	bhi.n	8002304 <UART_SetConfig+0x158>
 80022bc:	2b08      	cmp	r3, #8
 80022be:	d00c      	beq.n	80022da <UART_SetConfig+0x12e>
 80022c0:	d820      	bhi.n	8002304 <UART_SetConfig+0x158>
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d002      	beq.n	80022cc <UART_SetConfig+0x120>
 80022c6:	2b04      	cmp	r3, #4
 80022c8:	d00e      	beq.n	80022e8 <UART_SetConfig+0x13c>
 80022ca:	e01b      	b.n	8002304 <UART_SetConfig+0x158>
 80022cc:	231b      	movs	r3, #27
 80022ce:	2218      	movs	r2, #24
 80022d0:	189b      	adds	r3, r3, r2
 80022d2:	19db      	adds	r3, r3, r7
 80022d4:	2200      	movs	r2, #0
 80022d6:	701a      	strb	r2, [r3, #0]
 80022d8:	e065      	b.n	80023a6 <UART_SetConfig+0x1fa>
 80022da:	231b      	movs	r3, #27
 80022dc:	2218      	movs	r2, #24
 80022de:	189b      	adds	r3, r3, r2
 80022e0:	19db      	adds	r3, r3, r7
 80022e2:	2202      	movs	r2, #2
 80022e4:	701a      	strb	r2, [r3, #0]
 80022e6:	e05e      	b.n	80023a6 <UART_SetConfig+0x1fa>
 80022e8:	231b      	movs	r3, #27
 80022ea:	2218      	movs	r2, #24
 80022ec:	189b      	adds	r3, r3, r2
 80022ee:	19db      	adds	r3, r3, r7
 80022f0:	2204      	movs	r2, #4
 80022f2:	701a      	strb	r2, [r3, #0]
 80022f4:	e057      	b.n	80023a6 <UART_SetConfig+0x1fa>
 80022f6:	231b      	movs	r3, #27
 80022f8:	2218      	movs	r2, #24
 80022fa:	189b      	adds	r3, r3, r2
 80022fc:	19db      	adds	r3, r3, r7
 80022fe:	2208      	movs	r2, #8
 8002300:	701a      	strb	r2, [r3, #0]
 8002302:	e050      	b.n	80023a6 <UART_SetConfig+0x1fa>
 8002304:	231b      	movs	r3, #27
 8002306:	2218      	movs	r2, #24
 8002308:	189b      	adds	r3, r3, r2
 800230a:	19db      	adds	r3, r3, r7
 800230c:	2210      	movs	r2, #16
 800230e:	701a      	strb	r2, [r3, #0]
 8002310:	e049      	b.n	80023a6 <UART_SetConfig+0x1fa>
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a7a      	ldr	r2, [pc, #488]	@ (8002500 <UART_SetConfig+0x354>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d13e      	bne.n	800239a <UART_SetConfig+0x1ee>
 800231c:	4b7b      	ldr	r3, [pc, #492]	@ (800250c <UART_SetConfig+0x360>)
 800231e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002320:	23c0      	movs	r3, #192	@ 0xc0
 8002322:	011b      	lsls	r3, r3, #4
 8002324:	4013      	ands	r3, r2
 8002326:	22c0      	movs	r2, #192	@ 0xc0
 8002328:	0112      	lsls	r2, r2, #4
 800232a:	4293      	cmp	r3, r2
 800232c:	d027      	beq.n	800237e <UART_SetConfig+0x1d2>
 800232e:	22c0      	movs	r2, #192	@ 0xc0
 8002330:	0112      	lsls	r2, r2, #4
 8002332:	4293      	cmp	r3, r2
 8002334:	d82a      	bhi.n	800238c <UART_SetConfig+0x1e0>
 8002336:	2280      	movs	r2, #128	@ 0x80
 8002338:	0112      	lsls	r2, r2, #4
 800233a:	4293      	cmp	r3, r2
 800233c:	d011      	beq.n	8002362 <UART_SetConfig+0x1b6>
 800233e:	2280      	movs	r2, #128	@ 0x80
 8002340:	0112      	lsls	r2, r2, #4
 8002342:	4293      	cmp	r3, r2
 8002344:	d822      	bhi.n	800238c <UART_SetConfig+0x1e0>
 8002346:	2b00      	cmp	r3, #0
 8002348:	d004      	beq.n	8002354 <UART_SetConfig+0x1a8>
 800234a:	2280      	movs	r2, #128	@ 0x80
 800234c:	00d2      	lsls	r2, r2, #3
 800234e:	4293      	cmp	r3, r2
 8002350:	d00e      	beq.n	8002370 <UART_SetConfig+0x1c4>
 8002352:	e01b      	b.n	800238c <UART_SetConfig+0x1e0>
 8002354:	231b      	movs	r3, #27
 8002356:	2218      	movs	r2, #24
 8002358:	189b      	adds	r3, r3, r2
 800235a:	19db      	adds	r3, r3, r7
 800235c:	2200      	movs	r2, #0
 800235e:	701a      	strb	r2, [r3, #0]
 8002360:	e021      	b.n	80023a6 <UART_SetConfig+0x1fa>
 8002362:	231b      	movs	r3, #27
 8002364:	2218      	movs	r2, #24
 8002366:	189b      	adds	r3, r3, r2
 8002368:	19db      	adds	r3, r3, r7
 800236a:	2202      	movs	r2, #2
 800236c:	701a      	strb	r2, [r3, #0]
 800236e:	e01a      	b.n	80023a6 <UART_SetConfig+0x1fa>
 8002370:	231b      	movs	r3, #27
 8002372:	2218      	movs	r2, #24
 8002374:	189b      	adds	r3, r3, r2
 8002376:	19db      	adds	r3, r3, r7
 8002378:	2204      	movs	r2, #4
 800237a:	701a      	strb	r2, [r3, #0]
 800237c:	e013      	b.n	80023a6 <UART_SetConfig+0x1fa>
 800237e:	231b      	movs	r3, #27
 8002380:	2218      	movs	r2, #24
 8002382:	189b      	adds	r3, r3, r2
 8002384:	19db      	adds	r3, r3, r7
 8002386:	2208      	movs	r2, #8
 8002388:	701a      	strb	r2, [r3, #0]
 800238a:	e00c      	b.n	80023a6 <UART_SetConfig+0x1fa>
 800238c:	231b      	movs	r3, #27
 800238e:	2218      	movs	r2, #24
 8002390:	189b      	adds	r3, r3, r2
 8002392:	19db      	adds	r3, r3, r7
 8002394:	2210      	movs	r2, #16
 8002396:	701a      	strb	r2, [r3, #0]
 8002398:	e005      	b.n	80023a6 <UART_SetConfig+0x1fa>
 800239a:	231b      	movs	r3, #27
 800239c:	2218      	movs	r2, #24
 800239e:	189b      	adds	r3, r3, r2
 80023a0:	19db      	adds	r3, r3, r7
 80023a2:	2210      	movs	r2, #16
 80023a4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a55      	ldr	r2, [pc, #340]	@ (8002500 <UART_SetConfig+0x354>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d000      	beq.n	80023b2 <UART_SetConfig+0x206>
 80023b0:	e084      	b.n	80024bc <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80023b2:	231b      	movs	r3, #27
 80023b4:	2218      	movs	r2, #24
 80023b6:	189b      	adds	r3, r3, r2
 80023b8:	19db      	adds	r3, r3, r7
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	2b08      	cmp	r3, #8
 80023be:	d01d      	beq.n	80023fc <UART_SetConfig+0x250>
 80023c0:	dc20      	bgt.n	8002404 <UART_SetConfig+0x258>
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d015      	beq.n	80023f2 <UART_SetConfig+0x246>
 80023c6:	dc1d      	bgt.n	8002404 <UART_SetConfig+0x258>
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d002      	beq.n	80023d2 <UART_SetConfig+0x226>
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d005      	beq.n	80023dc <UART_SetConfig+0x230>
 80023d0:	e018      	b.n	8002404 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80023d2:	f7ff fad1 	bl	8001978 <HAL_RCC_GetPCLK1Freq>
 80023d6:	0003      	movs	r3, r0
 80023d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80023da:	e01c      	b.n	8002416 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023dc:	4b4b      	ldr	r3, [pc, #300]	@ (800250c <UART_SetConfig+0x360>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2210      	movs	r2, #16
 80023e2:	4013      	ands	r3, r2
 80023e4:	d002      	beq.n	80023ec <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80023e6:	4b4b      	ldr	r3, [pc, #300]	@ (8002514 <UART_SetConfig+0x368>)
 80023e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80023ea:	e014      	b.n	8002416 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80023ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002518 <UART_SetConfig+0x36c>)
 80023ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80023f0:	e011      	b.n	8002416 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023f2:	f7ff fa31 	bl	8001858 <HAL_RCC_GetSysClockFreq>
 80023f6:	0003      	movs	r3, r0
 80023f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80023fa:	e00c      	b.n	8002416 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80023fc:	2380      	movs	r3, #128	@ 0x80
 80023fe:	021b      	lsls	r3, r3, #8
 8002400:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002402:	e008      	b.n	8002416 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8002404:	2300      	movs	r3, #0
 8002406:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002408:	231a      	movs	r3, #26
 800240a:	2218      	movs	r2, #24
 800240c:	189b      	adds	r3, r3, r2
 800240e:	19db      	adds	r3, r3, r7
 8002410:	2201      	movs	r2, #1
 8002412:	701a      	strb	r2, [r3, #0]
        break;
 8002414:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002418:	2b00      	cmp	r3, #0
 800241a:	d100      	bne.n	800241e <UART_SetConfig+0x272>
 800241c:	e132      	b.n	8002684 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	685a      	ldr	r2, [r3, #4]
 8002422:	0013      	movs	r3, r2
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	189b      	adds	r3, r3, r2
 8002428:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800242a:	429a      	cmp	r2, r3
 800242c:	d305      	bcc.n	800243a <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002436:	429a      	cmp	r2, r3
 8002438:	d906      	bls.n	8002448 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 800243a:	231a      	movs	r3, #26
 800243c:	2218      	movs	r2, #24
 800243e:	189b      	adds	r3, r3, r2
 8002440:	19db      	adds	r3, r3, r7
 8002442:	2201      	movs	r2, #1
 8002444:	701a      	strb	r2, [r3, #0]
 8002446:	e11d      	b.n	8002684 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800244a:	613b      	str	r3, [r7, #16]
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
 8002450:	6939      	ldr	r1, [r7, #16]
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	000b      	movs	r3, r1
 8002456:	0e1b      	lsrs	r3, r3, #24
 8002458:	0010      	movs	r0, r2
 800245a:	0205      	lsls	r5, r0, #8
 800245c:	431d      	orrs	r5, r3
 800245e:	000b      	movs	r3, r1
 8002460:	021c      	lsls	r4, r3, #8
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	085b      	lsrs	r3, r3, #1
 8002468:	60bb      	str	r3, [r7, #8]
 800246a:	2300      	movs	r3, #0
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	68b8      	ldr	r0, [r7, #8]
 8002470:	68f9      	ldr	r1, [r7, #12]
 8002472:	1900      	adds	r0, r0, r4
 8002474:	4169      	adcs	r1, r5
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	603b      	str	r3, [r7, #0]
 800247c:	2300      	movs	r3, #0
 800247e:	607b      	str	r3, [r7, #4]
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f7fd fecc 	bl	8000220 <__aeabi_uldivmod>
 8002488:	0002      	movs	r2, r0
 800248a:	000b      	movs	r3, r1
 800248c:	0013      	movs	r3, r2
 800248e:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002490:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002492:	23c0      	movs	r3, #192	@ 0xc0
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	429a      	cmp	r2, r3
 8002498:	d309      	bcc.n	80024ae <UART_SetConfig+0x302>
 800249a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800249c:	2380      	movs	r3, #128	@ 0x80
 800249e:	035b      	lsls	r3, r3, #13
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d204      	bcs.n	80024ae <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80024aa:	60da      	str	r2, [r3, #12]
 80024ac:	e0ea      	b.n	8002684 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 80024ae:	231a      	movs	r3, #26
 80024b0:	2218      	movs	r2, #24
 80024b2:	189b      	adds	r3, r3, r2
 80024b4:	19db      	adds	r3, r3, r7
 80024b6:	2201      	movs	r2, #1
 80024b8:	701a      	strb	r2, [r3, #0]
 80024ba:	e0e3      	b.n	8002684 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	69da      	ldr	r2, [r3, #28]
 80024c0:	2380      	movs	r3, #128	@ 0x80
 80024c2:	021b      	lsls	r3, r3, #8
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d000      	beq.n	80024ca <UART_SetConfig+0x31e>
 80024c8:	e085      	b.n	80025d6 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 80024ca:	231b      	movs	r3, #27
 80024cc:	2218      	movs	r2, #24
 80024ce:	189b      	adds	r3, r3, r2
 80024d0:	19db      	adds	r3, r3, r7
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b08      	cmp	r3, #8
 80024d6:	d837      	bhi.n	8002548 <UART_SetConfig+0x39c>
 80024d8:	009a      	lsls	r2, r3, #2
 80024da:	4b10      	ldr	r3, [pc, #64]	@ (800251c <UART_SetConfig+0x370>)
 80024dc:	18d3      	adds	r3, r2, r3
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024e2:	f7ff fa49 	bl	8001978 <HAL_RCC_GetPCLK1Freq>
 80024e6:	0003      	movs	r3, r0
 80024e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024ea:	e036      	b.n	800255a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80024ec:	f7ff fa5a 	bl	80019a4 <HAL_RCC_GetPCLK2Freq>
 80024f0:	0003      	movs	r3, r0
 80024f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024f4:	e031      	b.n	800255a <UART_SetConfig+0x3ae>
 80024f6:	46c0      	nop			@ (mov r8, r8)
 80024f8:	efff69f3 	.word	0xefff69f3
 80024fc:	ffffcfff 	.word	0xffffcfff
 8002500:	40004800 	.word	0x40004800
 8002504:	fffff4ff 	.word	0xfffff4ff
 8002508:	40013800 	.word	0x40013800
 800250c:	40021000 	.word	0x40021000
 8002510:	40004400 	.word	0x40004400
 8002514:	003d0900 	.word	0x003d0900
 8002518:	00f42400 	.word	0x00f42400
 800251c:	08003f18 	.word	0x08003f18
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002520:	4b60      	ldr	r3, [pc, #384]	@ (80026a4 <UART_SetConfig+0x4f8>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2210      	movs	r2, #16
 8002526:	4013      	ands	r3, r2
 8002528:	d002      	beq.n	8002530 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800252a:	4b5f      	ldr	r3, [pc, #380]	@ (80026a8 <UART_SetConfig+0x4fc>)
 800252c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800252e:	e014      	b.n	800255a <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8002530:	4b5e      	ldr	r3, [pc, #376]	@ (80026ac <UART_SetConfig+0x500>)
 8002532:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002534:	e011      	b.n	800255a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002536:	f7ff f98f 	bl	8001858 <HAL_RCC_GetSysClockFreq>
 800253a:	0003      	movs	r3, r0
 800253c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800253e:	e00c      	b.n	800255a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002540:	2380      	movs	r3, #128	@ 0x80
 8002542:	021b      	lsls	r3, r3, #8
 8002544:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002546:	e008      	b.n	800255a <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8002548:	2300      	movs	r3, #0
 800254a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800254c:	231a      	movs	r3, #26
 800254e:	2218      	movs	r2, #24
 8002550:	189b      	adds	r3, r3, r2
 8002552:	19db      	adds	r3, r3, r7
 8002554:	2201      	movs	r2, #1
 8002556:	701a      	strb	r2, [r3, #0]
        break;
 8002558:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800255a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800255c:	2b00      	cmp	r3, #0
 800255e:	d100      	bne.n	8002562 <UART_SetConfig+0x3b6>
 8002560:	e090      	b.n	8002684 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002564:	005a      	lsls	r2, r3, #1
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	085b      	lsrs	r3, r3, #1
 800256c:	18d2      	adds	r2, r2, r3
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	0019      	movs	r1, r3
 8002574:	0010      	movs	r0, r2
 8002576:	f7fd fdc7 	bl	8000108 <__udivsi3>
 800257a:	0003      	movs	r3, r0
 800257c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800257e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002580:	2b0f      	cmp	r3, #15
 8002582:	d921      	bls.n	80025c8 <UART_SetConfig+0x41c>
 8002584:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002586:	2380      	movs	r3, #128	@ 0x80
 8002588:	025b      	lsls	r3, r3, #9
 800258a:	429a      	cmp	r2, r3
 800258c:	d21c      	bcs.n	80025c8 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800258e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002590:	b29a      	uxth	r2, r3
 8002592:	200e      	movs	r0, #14
 8002594:	2418      	movs	r4, #24
 8002596:	1903      	adds	r3, r0, r4
 8002598:	19db      	adds	r3, r3, r7
 800259a:	210f      	movs	r1, #15
 800259c:	438a      	bics	r2, r1
 800259e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a2:	085b      	lsrs	r3, r3, #1
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	2207      	movs	r2, #7
 80025a8:	4013      	ands	r3, r2
 80025aa:	b299      	uxth	r1, r3
 80025ac:	1903      	adds	r3, r0, r4
 80025ae:	19db      	adds	r3, r3, r7
 80025b0:	1902      	adds	r2, r0, r4
 80025b2:	19d2      	adds	r2, r2, r7
 80025b4:	8812      	ldrh	r2, [r2, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	1902      	adds	r2, r0, r4
 80025c0:	19d2      	adds	r2, r2, r7
 80025c2:	8812      	ldrh	r2, [r2, #0]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	e05d      	b.n	8002684 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80025c8:	231a      	movs	r3, #26
 80025ca:	2218      	movs	r2, #24
 80025cc:	189b      	adds	r3, r3, r2
 80025ce:	19db      	adds	r3, r3, r7
 80025d0:	2201      	movs	r2, #1
 80025d2:	701a      	strb	r2, [r3, #0]
 80025d4:	e056      	b.n	8002684 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80025d6:	231b      	movs	r3, #27
 80025d8:	2218      	movs	r2, #24
 80025da:	189b      	adds	r3, r3, r2
 80025dc:	19db      	adds	r3, r3, r7
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d822      	bhi.n	800262a <UART_SetConfig+0x47e>
 80025e4:	009a      	lsls	r2, r3, #2
 80025e6:	4b32      	ldr	r3, [pc, #200]	@ (80026b0 <UART_SetConfig+0x504>)
 80025e8:	18d3      	adds	r3, r2, r3
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025ee:	f7ff f9c3 	bl	8001978 <HAL_RCC_GetPCLK1Freq>
 80025f2:	0003      	movs	r3, r0
 80025f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025f6:	e021      	b.n	800263c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80025f8:	f7ff f9d4 	bl	80019a4 <HAL_RCC_GetPCLK2Freq>
 80025fc:	0003      	movs	r3, r0
 80025fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002600:	e01c      	b.n	800263c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002602:	4b28      	ldr	r3, [pc, #160]	@ (80026a4 <UART_SetConfig+0x4f8>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2210      	movs	r2, #16
 8002608:	4013      	ands	r3, r2
 800260a:	d002      	beq.n	8002612 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800260c:	4b26      	ldr	r3, [pc, #152]	@ (80026a8 <UART_SetConfig+0x4fc>)
 800260e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002610:	e014      	b.n	800263c <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8002612:	4b26      	ldr	r3, [pc, #152]	@ (80026ac <UART_SetConfig+0x500>)
 8002614:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002616:	e011      	b.n	800263c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002618:	f7ff f91e 	bl	8001858 <HAL_RCC_GetSysClockFreq>
 800261c:	0003      	movs	r3, r0
 800261e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002620:	e00c      	b.n	800263c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002622:	2380      	movs	r3, #128	@ 0x80
 8002624:	021b      	lsls	r3, r3, #8
 8002626:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002628:	e008      	b.n	800263c <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 800262a:	2300      	movs	r3, #0
 800262c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800262e:	231a      	movs	r3, #26
 8002630:	2218      	movs	r2, #24
 8002632:	189b      	adds	r3, r3, r2
 8002634:	19db      	adds	r3, r3, r7
 8002636:	2201      	movs	r2, #1
 8002638:	701a      	strb	r2, [r3, #0]
        break;
 800263a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800263c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800263e:	2b00      	cmp	r3, #0
 8002640:	d020      	beq.n	8002684 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	085a      	lsrs	r2, r3, #1
 8002648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800264a:	18d2      	adds	r2, r2, r3
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	0019      	movs	r1, r3
 8002652:	0010      	movs	r0, r2
 8002654:	f7fd fd58 	bl	8000108 <__udivsi3>
 8002658:	0003      	movs	r3, r0
 800265a:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800265c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800265e:	2b0f      	cmp	r3, #15
 8002660:	d90a      	bls.n	8002678 <UART_SetConfig+0x4cc>
 8002662:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002664:	2380      	movs	r3, #128	@ 0x80
 8002666:	025b      	lsls	r3, r3, #9
 8002668:	429a      	cmp	r2, r3
 800266a:	d205      	bcs.n	8002678 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800266c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800266e:	b29a      	uxth	r2, r3
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	60da      	str	r2, [r3, #12]
 8002676:	e005      	b.n	8002684 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002678:	231a      	movs	r3, #26
 800267a:	2218      	movs	r2, #24
 800267c:	189b      	adds	r3, r3, r2
 800267e:	19db      	adds	r3, r3, r7
 8002680:	2201      	movs	r2, #1
 8002682:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	2200      	movs	r2, #0
 8002688:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	2200      	movs	r2, #0
 800268e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002690:	231a      	movs	r3, #26
 8002692:	2218      	movs	r2, #24
 8002694:	189b      	adds	r3, r3, r2
 8002696:	19db      	adds	r3, r3, r7
 8002698:	781b      	ldrb	r3, [r3, #0]
}
 800269a:	0018      	movs	r0, r3
 800269c:	46bd      	mov	sp, r7
 800269e:	b00e      	add	sp, #56	@ 0x38
 80026a0:	bdb0      	pop	{r4, r5, r7, pc}
 80026a2:	46c0      	nop			@ (mov r8, r8)
 80026a4:	40021000 	.word	0x40021000
 80026a8:	003d0900 	.word	0x003d0900
 80026ac:	00f42400 	.word	0x00f42400
 80026b0:	08003f3c 	.word	0x08003f3c

080026b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c0:	2208      	movs	r2, #8
 80026c2:	4013      	ands	r3, r2
 80026c4:	d00b      	beq.n	80026de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	4a4a      	ldr	r2, [pc, #296]	@ (80027f8 <UART_AdvFeatureConfig+0x144>)
 80026ce:	4013      	ands	r3, r2
 80026d0:	0019      	movs	r1, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e2:	2201      	movs	r2, #1
 80026e4:	4013      	ands	r3, r2
 80026e6:	d00b      	beq.n	8002700 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	4a43      	ldr	r2, [pc, #268]	@ (80027fc <UART_AdvFeatureConfig+0x148>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	0019      	movs	r1, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002704:	2202      	movs	r2, #2
 8002706:	4013      	ands	r3, r2
 8002708:	d00b      	beq.n	8002722 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	4a3b      	ldr	r2, [pc, #236]	@ (8002800 <UART_AdvFeatureConfig+0x14c>)
 8002712:	4013      	ands	r3, r2
 8002714:	0019      	movs	r1, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002726:	2204      	movs	r2, #4
 8002728:	4013      	ands	r3, r2
 800272a:	d00b      	beq.n	8002744 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	4a34      	ldr	r2, [pc, #208]	@ (8002804 <UART_AdvFeatureConfig+0x150>)
 8002734:	4013      	ands	r3, r2
 8002736:	0019      	movs	r1, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	430a      	orrs	r2, r1
 8002742:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002748:	2210      	movs	r2, #16
 800274a:	4013      	ands	r3, r2
 800274c:	d00b      	beq.n	8002766 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	4a2c      	ldr	r2, [pc, #176]	@ (8002808 <UART_AdvFeatureConfig+0x154>)
 8002756:	4013      	ands	r3, r2
 8002758:	0019      	movs	r1, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800276a:	2220      	movs	r2, #32
 800276c:	4013      	ands	r3, r2
 800276e:	d00b      	beq.n	8002788 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	4a25      	ldr	r2, [pc, #148]	@ (800280c <UART_AdvFeatureConfig+0x158>)
 8002778:	4013      	ands	r3, r2
 800277a:	0019      	movs	r1, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	430a      	orrs	r2, r1
 8002786:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800278c:	2240      	movs	r2, #64	@ 0x40
 800278e:	4013      	ands	r3, r2
 8002790:	d01d      	beq.n	80027ce <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	4a1d      	ldr	r2, [pc, #116]	@ (8002810 <UART_AdvFeatureConfig+0x15c>)
 800279a:	4013      	ands	r3, r2
 800279c:	0019      	movs	r1, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	430a      	orrs	r2, r1
 80027a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027ae:	2380      	movs	r3, #128	@ 0x80
 80027b0:	035b      	lsls	r3, r3, #13
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d10b      	bne.n	80027ce <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	4a15      	ldr	r2, [pc, #84]	@ (8002814 <UART_AdvFeatureConfig+0x160>)
 80027be:	4013      	ands	r3, r2
 80027c0:	0019      	movs	r1, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d2:	2280      	movs	r2, #128	@ 0x80
 80027d4:	4013      	ands	r3, r2
 80027d6:	d00b      	beq.n	80027f0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	4a0e      	ldr	r2, [pc, #56]	@ (8002818 <UART_AdvFeatureConfig+0x164>)
 80027e0:	4013      	ands	r3, r2
 80027e2:	0019      	movs	r1, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	605a      	str	r2, [r3, #4]
  }
}
 80027f0:	46c0      	nop			@ (mov r8, r8)
 80027f2:	46bd      	mov	sp, r7
 80027f4:	b002      	add	sp, #8
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	ffff7fff 	.word	0xffff7fff
 80027fc:	fffdffff 	.word	0xfffdffff
 8002800:	fffeffff 	.word	0xfffeffff
 8002804:	fffbffff 	.word	0xfffbffff
 8002808:	ffffefff 	.word	0xffffefff
 800280c:	ffffdfff 	.word	0xffffdfff
 8002810:	ffefffff 	.word	0xffefffff
 8002814:	ff9fffff 	.word	0xff9fffff
 8002818:	fff7ffff 	.word	0xfff7ffff

0800281c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b092      	sub	sp, #72	@ 0x48
 8002820:	af02      	add	r7, sp, #8
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2284      	movs	r2, #132	@ 0x84
 8002828:	2100      	movs	r1, #0
 800282a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800282c:	f7fe f8bc 	bl	80009a8 <HAL_GetTick>
 8002830:	0003      	movs	r3, r0
 8002832:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2208      	movs	r2, #8
 800283c:	4013      	ands	r3, r2
 800283e:	2b08      	cmp	r3, #8
 8002840:	d12c      	bne.n	800289c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002844:	2280      	movs	r2, #128	@ 0x80
 8002846:	0391      	lsls	r1, r2, #14
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	4a46      	ldr	r2, [pc, #280]	@ (8002964 <UART_CheckIdleState+0x148>)
 800284c:	9200      	str	r2, [sp, #0]
 800284e:	2200      	movs	r2, #0
 8002850:	f000 f88c 	bl	800296c <UART_WaitOnFlagUntilTimeout>
 8002854:	1e03      	subs	r3, r0, #0
 8002856:	d021      	beq.n	800289c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002858:	f3ef 8310 	mrs	r3, PRIMASK
 800285c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800285e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002860:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002862:	2301      	movs	r3, #1
 8002864:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002868:	f383 8810 	msr	PRIMASK, r3
}
 800286c:	46c0      	nop			@ (mov r8, r8)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2180      	movs	r1, #128	@ 0x80
 800287a:	438a      	bics	r2, r1
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002880:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002884:	f383 8810 	msr	PRIMASK, r3
}
 8002888:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2220      	movs	r2, #32
 800288e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2278      	movs	r2, #120	@ 0x78
 8002894:	2100      	movs	r1, #0
 8002896:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e05f      	b.n	800295c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2204      	movs	r2, #4
 80028a4:	4013      	ands	r3, r2
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d146      	bne.n	8002938 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028ac:	2280      	movs	r2, #128	@ 0x80
 80028ae:	03d1      	lsls	r1, r2, #15
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	4a2c      	ldr	r2, [pc, #176]	@ (8002964 <UART_CheckIdleState+0x148>)
 80028b4:	9200      	str	r2, [sp, #0]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f000 f858 	bl	800296c <UART_WaitOnFlagUntilTimeout>
 80028bc:	1e03      	subs	r3, r0, #0
 80028be:	d03b      	beq.n	8002938 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028c0:	f3ef 8310 	mrs	r3, PRIMASK
 80028c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80028c6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80028ca:	2301      	movs	r3, #1
 80028cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	f383 8810 	msr	PRIMASK, r3
}
 80028d4:	46c0      	nop			@ (mov r8, r8)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4921      	ldr	r1, [pc, #132]	@ (8002968 <UART_CheckIdleState+0x14c>)
 80028e2:	400a      	ands	r2, r1
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028e8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	f383 8810 	msr	PRIMASK, r3
}
 80028f0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028f2:	f3ef 8310 	mrs	r3, PRIMASK
 80028f6:	61bb      	str	r3, [r7, #24]
  return(result);
 80028f8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80028fc:	2301      	movs	r3, #1
 80028fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	f383 8810 	msr	PRIMASK, r3
}
 8002906:	46c0      	nop			@ (mov r8, r8)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689a      	ldr	r2, [r3, #8]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2101      	movs	r1, #1
 8002914:	438a      	bics	r2, r1
 8002916:	609a      	str	r2, [r3, #8]
 8002918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800291a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800291c:	6a3b      	ldr	r3, [r7, #32]
 800291e:	f383 8810 	msr	PRIMASK, r3
}
 8002922:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2280      	movs	r2, #128	@ 0x80
 8002928:	2120      	movs	r1, #32
 800292a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2278      	movs	r2, #120	@ 0x78
 8002930:	2100      	movs	r1, #0
 8002932:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e011      	b.n	800295c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2220      	movs	r2, #32
 800293c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2280      	movs	r2, #128	@ 0x80
 8002942:	2120      	movs	r1, #32
 8002944:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2278      	movs	r2, #120	@ 0x78
 8002956:	2100      	movs	r1, #0
 8002958:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	0018      	movs	r0, r3
 800295e:	46bd      	mov	sp, r7
 8002960:	b010      	add	sp, #64	@ 0x40
 8002962:	bd80      	pop	{r7, pc}
 8002964:	01ffffff 	.word	0x01ffffff
 8002968:	fffffedf 	.word	0xfffffedf

0800296c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	603b      	str	r3, [r7, #0]
 8002978:	1dfb      	adds	r3, r7, #7
 800297a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800297c:	e051      	b.n	8002a22 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	3301      	adds	r3, #1
 8002982:	d04e      	beq.n	8002a22 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002984:	f7fe f810 	bl	80009a8 <HAL_GetTick>
 8002988:	0002      	movs	r2, r0
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	429a      	cmp	r2, r3
 8002992:	d302      	bcc.n	800299a <UART_WaitOnFlagUntilTimeout+0x2e>
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e051      	b.n	8002a42 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2204      	movs	r2, #4
 80029a6:	4013      	ands	r3, r2
 80029a8:	d03b      	beq.n	8002a22 <UART_WaitOnFlagUntilTimeout+0xb6>
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	2b80      	cmp	r3, #128	@ 0x80
 80029ae:	d038      	beq.n	8002a22 <UART_WaitOnFlagUntilTimeout+0xb6>
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	2b40      	cmp	r3, #64	@ 0x40
 80029b4:	d035      	beq.n	8002a22 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	69db      	ldr	r3, [r3, #28]
 80029bc:	2208      	movs	r2, #8
 80029be:	4013      	ands	r3, r2
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	d111      	bne.n	80029e8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2208      	movs	r2, #8
 80029ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	0018      	movs	r0, r3
 80029d0:	f000 f83c 	bl	8002a4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2284      	movs	r2, #132	@ 0x84
 80029d8:	2108      	movs	r1, #8
 80029da:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2278      	movs	r2, #120	@ 0x78
 80029e0:	2100      	movs	r1, #0
 80029e2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e02c      	b.n	8002a42 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	69da      	ldr	r2, [r3, #28]
 80029ee:	2380      	movs	r3, #128	@ 0x80
 80029f0:	011b      	lsls	r3, r3, #4
 80029f2:	401a      	ands	r2, r3
 80029f4:	2380      	movs	r3, #128	@ 0x80
 80029f6:	011b      	lsls	r3, r3, #4
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d112      	bne.n	8002a22 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2280      	movs	r2, #128	@ 0x80
 8002a02:	0112      	lsls	r2, r2, #4
 8002a04:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	0018      	movs	r0, r3
 8002a0a:	f000 f81f 	bl	8002a4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2284      	movs	r2, #132	@ 0x84
 8002a12:	2120      	movs	r1, #32
 8002a14:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2278      	movs	r2, #120	@ 0x78
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e00f      	b.n	8002a42 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	69db      	ldr	r3, [r3, #28]
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	425a      	negs	r2, r3
 8002a32:	4153      	adcs	r3, r2
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	001a      	movs	r2, r3
 8002a38:	1dfb      	adds	r3, r7, #7
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d09e      	beq.n	800297e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	0018      	movs	r0, r3
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b004      	add	sp, #16
 8002a48:	bd80      	pop	{r7, pc}
	...

08002a4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08e      	sub	sp, #56	@ 0x38
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a54:	f3ef 8310 	mrs	r3, PRIMASK
 8002a58:	617b      	str	r3, [r7, #20]
  return(result);
 8002a5a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a5e:	2301      	movs	r3, #1
 8002a60:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	f383 8810 	msr	PRIMASK, r3
}
 8002a68:	46c0      	nop			@ (mov r8, r8)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4926      	ldr	r1, [pc, #152]	@ (8002b10 <UART_EndRxTransfer+0xc4>)
 8002a76:	400a      	ands	r2, r1
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a7c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	f383 8810 	msr	PRIMASK, r3
}
 8002a84:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a86:	f3ef 8310 	mrs	r3, PRIMASK
 8002a8a:	623b      	str	r3, [r7, #32]
  return(result);
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a90:	2301      	movs	r3, #1
 8002a92:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a96:	f383 8810 	msr	PRIMASK, r3
}
 8002a9a:	46c0      	nop			@ (mov r8, r8)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	438a      	bics	r2, r1
 8002aaa:	609a      	str	r2, [r3, #8]
 8002aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aae:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab2:	f383 8810 	msr	PRIMASK, r3
}
 8002ab6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d118      	bne.n	8002af2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ac0:	f3ef 8310 	mrs	r3, PRIMASK
 8002ac4:	60bb      	str	r3, [r7, #8]
  return(result);
 8002ac6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002aca:	2301      	movs	r3, #1
 8002acc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f383 8810 	msr	PRIMASK, r3
}
 8002ad4:	46c0      	nop			@ (mov r8, r8)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2110      	movs	r1, #16
 8002ae2:	438a      	bics	r2, r1
 8002ae4:	601a      	str	r2, [r3, #0]
 8002ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ae8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	f383 8810 	msr	PRIMASK, r3
}
 8002af0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2280      	movs	r2, #128	@ 0x80
 8002af6:	2120      	movs	r1, #32
 8002af8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002b06:	46c0      	nop			@ (mov r8, r8)
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	b00e      	add	sp, #56	@ 0x38
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	fffffedf 	.word	0xfffffedf

08002b14 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	0002      	movs	r2, r0
 8002b1c:	1dbb      	adds	r3, r7, #6
 8002b1e:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002b20:	2300      	movs	r3, #0
 8002b22:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002b24:	1dbb      	adds	r3, r7, #6
 8002b26:	2200      	movs	r2, #0
 8002b28:	5e9b      	ldrsh	r3, [r3, r2]
 8002b2a:	2b84      	cmp	r3, #132	@ 0x84
 8002b2c:	d006      	beq.n	8002b3c <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8002b2e:	1dbb      	adds	r3, r7, #6
 8002b30:	2200      	movs	r2, #0
 8002b32:	5e9a      	ldrsh	r2, [r3, r2]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	18d3      	adds	r3, r2, r3
 8002b38:	3303      	adds	r3, #3
 8002b3a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
}
 8002b3e:	0018      	movs	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	b004      	add	sp, #16
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002b4a:	f000 fda1 	bl	8003690 <vTaskStartScheduler>
  
  return osOK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	0018      	movs	r0, r3
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002b56:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b58:	b089      	sub	sp, #36	@ 0x24
 8002b5a:	af04      	add	r7, sp, #16
 8002b5c:	6078      	str	r0, [r7, #4]
 8002b5e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d020      	beq.n	8002baa <osThreadCreate+0x54>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d01c      	beq.n	8002baa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685c      	ldr	r4, [r3, #4]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691e      	ldr	r6, [r3, #16]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2208      	movs	r2, #8
 8002b80:	5e9b      	ldrsh	r3, [r3, r2]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002b82:	0018      	movs	r0, r3
 8002b84:	f7ff ffc6 	bl	8002b14 <makeFreeRtosPriority>
              thread_def->buffer, thread_def->controlblock);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	695a      	ldr	r2, [r3, #20]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002b90:	6839      	ldr	r1, [r7, #0]
 8002b92:	9302      	str	r3, [sp, #8]
 8002b94:	9201      	str	r2, [sp, #4]
 8002b96:	9000      	str	r0, [sp, #0]
 8002b98:	000b      	movs	r3, r1
 8002b9a:	0032      	movs	r2, r6
 8002b9c:	0029      	movs	r1, r5
 8002b9e:	0020      	movs	r0, r4
 8002ba0:	f000 fbbe 	bl	8003320 <xTaskCreateStatic>
 8002ba4:	0003      	movs	r3, r0
 8002ba6:	60fb      	str	r3, [r7, #12]
 8002ba8:	e01d      	b.n	8002be6 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685c      	ldr	r4, [r3, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002bb6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2208      	movs	r2, #8
 8002bbc:	5e9b      	ldrsh	r3, [r3, r2]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f7ff ffa8 	bl	8002b14 <makeFreeRtosPriority>
 8002bc4:	0001      	movs	r1, r0
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	230c      	movs	r3, #12
 8002bca:	18fb      	adds	r3, r7, r3
 8002bcc:	9301      	str	r3, [sp, #4]
 8002bce:	9100      	str	r1, [sp, #0]
 8002bd0:	0013      	movs	r3, r2
 8002bd2:	0032      	movs	r2, r6
 8002bd4:	0029      	movs	r1, r5
 8002bd6:	0020      	movs	r0, r4
 8002bd8:	f000 fbe9 	bl	80033ae <xTaskCreate>
 8002bdc:	0003      	movs	r3, r0
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d001      	beq.n	8002be6 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 8002be2:	2300      	movs	r3, #0
 8002be4:	e000      	b.n	8002be8 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002be6:	68fb      	ldr	r3, [r7, #12]
}
 8002be8:	0018      	movs	r0, r3
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b005      	add	sp, #20
 8002bee:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002bf0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <osDelay+0x16>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	e000      	b.n	8002c08 <osDelay+0x18>
 8002c06:	2301      	movs	r3, #1
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f000 fd1b 	bl	8003644 <vTaskDelay>
  
  return osOK;
 8002c0e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002c10:	0018      	movs	r0, r3
 8002c12:	46bd      	mov	sp, r7
 8002c14:	b004      	add	sp, #16
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002c20:	2300      	movs	r3, #0
 8002c22:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8002c24:	f000 fd8c 	bl	8003740 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002c28:	4b4a      	ldr	r3, [pc, #296]	@ (8002d54 <pvPortMalloc+0x13c>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002c30:	f000 f8e4 	bl	8002dfc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002c34:	4b48      	ldr	r3, [pc, #288]	@ (8002d58 <pvPortMalloc+0x140>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	d000      	beq.n	8002c40 <pvPortMalloc+0x28>
 8002c3e:	e07b      	b.n	8002d38 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d013      	beq.n	8002c6e <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 8002c46:	2208      	movs	r2, #8
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	189b      	adds	r3, r3, r2
 8002c4c:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2207      	movs	r2, #7
 8002c52:	4013      	ands	r3, r2
 8002c54:	d00b      	beq.n	8002c6e <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2207      	movs	r2, #7
 8002c5a:	4393      	bics	r3, r2
 8002c5c:	3308      	adds	r3, #8
 8002c5e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2207      	movs	r2, #7
 8002c64:	4013      	ands	r3, r2
 8002c66:	d002      	beq.n	8002c6e <pvPortMalloc+0x56>
 8002c68:	b672      	cpsid	i
 8002c6a:	46c0      	nop			@ (mov r8, r8)
 8002c6c:	e7fd      	b.n	8002c6a <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d061      	beq.n	8002d38 <pvPortMalloc+0x120>
 8002c74:	4b39      	ldr	r3, [pc, #228]	@ (8002d5c <pvPortMalloc+0x144>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d85c      	bhi.n	8002d38 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002c7e:	4b38      	ldr	r3, [pc, #224]	@ (8002d60 <pvPortMalloc+0x148>)
 8002c80:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8002c82:	4b37      	ldr	r3, [pc, #220]	@ (8002d60 <pvPortMalloc+0x148>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002c88:	e004      	b.n	8002c94 <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d903      	bls.n	8002ca6 <pvPortMalloc+0x8e>
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f1      	bne.n	8002c8a <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002ca6:	4b2b      	ldr	r3, [pc, #172]	@ (8002d54 <pvPortMalloc+0x13c>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	697a      	ldr	r2, [r7, #20]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d043      	beq.n	8002d38 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2208      	movs	r2, #8
 8002cb6:	189b      	adds	r3, r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	1ad2      	subs	r2, r2, r3
 8002cca:	2308      	movs	r3, #8
 8002ccc:	005b      	lsls	r3, r3, #1
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d917      	bls.n	8002d02 <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002cd2:	697a      	ldr	r2, [r7, #20]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	18d3      	adds	r3, r2, r3
 8002cd8:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	2207      	movs	r2, #7
 8002cde:	4013      	ands	r3, r2
 8002ce0:	d002      	beq.n	8002ce8 <pvPortMalloc+0xd0>
 8002ce2:	b672      	cpsid	i
 8002ce4:	46c0      	nop			@ (mov r8, r8)
 8002ce6:	e7fd      	b.n	8002ce4 <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	1ad2      	subs	r2, r2, r3
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f000 f8dd 	bl	8002ebc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002d02:	4b16      	ldr	r3, [pc, #88]	@ (8002d5c <pvPortMalloc+0x144>)
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	1ad2      	subs	r2, r2, r3
 8002d0c:	4b13      	ldr	r3, [pc, #76]	@ (8002d5c <pvPortMalloc+0x144>)
 8002d0e:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002d10:	4b12      	ldr	r3, [pc, #72]	@ (8002d5c <pvPortMalloc+0x144>)
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	4b13      	ldr	r3, [pc, #76]	@ (8002d64 <pvPortMalloc+0x14c>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d203      	bcs.n	8002d24 <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d5c <pvPortMalloc+0x144>)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	4b10      	ldr	r3, [pc, #64]	@ (8002d64 <pvPortMalloc+0x14c>)
 8002d22:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	685a      	ldr	r2, [r3, #4]
 8002d28:	4b0b      	ldr	r3, [pc, #44]	@ (8002d58 <pvPortMalloc+0x140>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002d38:	f000 fd0e 	bl	8003758 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2207      	movs	r2, #7
 8002d40:	4013      	ands	r3, r2
 8002d42:	d002      	beq.n	8002d4a <pvPortMalloc+0x132>
 8002d44:	b672      	cpsid	i
 8002d46:	46c0      	nop			@ (mov r8, r8)
 8002d48:	e7fd      	b.n	8002d46 <pvPortMalloc+0x12e>
	return pvReturn;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
}
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	b006      	add	sp, #24
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	20000ff4 	.word	0x20000ff4
 8002d58:	20001000 	.word	0x20001000
 8002d5c:	20000ff8 	.word	0x20000ff8
 8002d60:	20000fec 	.word	0x20000fec
 8002d64:	20000ffc 	.word	0x20000ffc

08002d68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d037      	beq.n	8002dea <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002d7a:	2308      	movs	r3, #8
 8002d7c:	425b      	negs	r3, r3
 8002d7e:	68fa      	ldr	r2, [r7, #12]
 8002d80:	18d3      	adds	r3, r2, r3
 8002d82:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	4b19      	ldr	r3, [pc, #100]	@ (8002df4 <vPortFree+0x8c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4013      	ands	r3, r2
 8002d92:	d102      	bne.n	8002d9a <vPortFree+0x32>
 8002d94:	b672      	cpsid	i
 8002d96:	46c0      	nop			@ (mov r8, r8)
 8002d98:	e7fd      	b.n	8002d96 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d002      	beq.n	8002da8 <vPortFree+0x40>
 8002da2:	b672      	cpsid	i
 8002da4:	46c0      	nop			@ (mov r8, r8)
 8002da6:	e7fd      	b.n	8002da4 <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	685a      	ldr	r2, [r3, #4]
 8002dac:	4b11      	ldr	r3, [pc, #68]	@ (8002df4 <vPortFree+0x8c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4013      	ands	r3, r2
 8002db2:	d01a      	beq.n	8002dea <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d116      	bne.n	8002dea <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8002df4 <vPortFree+0x8c>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002dcc:	f000 fcb8 	bl	8003740 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	4b08      	ldr	r3, [pc, #32]	@ (8002df8 <vPortFree+0x90>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	18d2      	adds	r2, r2, r3
 8002dda:	4b07      	ldr	r3, [pc, #28]	@ (8002df8 <vPortFree+0x90>)
 8002ddc:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	0018      	movs	r0, r3
 8002de2:	f000 f86b 	bl	8002ebc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002de6:	f000 fcb7 	bl	8003758 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002dea:	46c0      	nop			@ (mov r8, r8)
 8002dec:	46bd      	mov	sp, r7
 8002dee:	b004      	add	sp, #16
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	46c0      	nop			@ (mov r8, r8)
 8002df4:	20001000 	.word	0x20001000
 8002df8:	20000ff8 	.word	0x20000ff8

08002dfc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002e02:	23c0      	movs	r3, #192	@ 0xc0
 8002e04:	011b      	lsls	r3, r3, #4
 8002e06:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002e08:	4b26      	ldr	r3, [pc, #152]	@ (8002ea4 <prvHeapInit+0xa8>)
 8002e0a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2207      	movs	r2, #7
 8002e10:	4013      	ands	r3, r2
 8002e12:	d00c      	beq.n	8002e2e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	3307      	adds	r3, #7
 8002e18:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2207      	movs	r2, #7
 8002e1e:	4393      	bics	r3, r2
 8002e20:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	1ad2      	subs	r2, r2, r3
 8002e28:	4b1e      	ldr	r3, [pc, #120]	@ (8002ea4 <prvHeapInit+0xa8>)
 8002e2a:	18d3      	adds	r3, r2, r3
 8002e2c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002e32:	4b1d      	ldr	r3, [pc, #116]	@ (8002ea8 <prvHeapInit+0xac>)
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002e38:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea8 <prvHeapInit+0xac>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	68ba      	ldr	r2, [r7, #8]
 8002e42:	18d3      	adds	r3, r2, r3
 8002e44:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002e46:	2208      	movs	r2, #8
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	1a9b      	subs	r3, r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2207      	movs	r2, #7
 8002e52:	4393      	bics	r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	4b14      	ldr	r3, [pc, #80]	@ (8002eac <prvHeapInit+0xb0>)
 8002e5a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8002e5c:	4b13      	ldr	r3, [pc, #76]	@ (8002eac <prvHeapInit+0xb0>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2200      	movs	r2, #0
 8002e62:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002e64:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <prvHeapInit+0xb0>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	1ad2      	subs	r2, r2, r3
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002eac <prvHeapInit+0xb0>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb0 <prvHeapInit+0xb4>)
 8002e88:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	4b09      	ldr	r3, [pc, #36]	@ (8002eb4 <prvHeapInit+0xb8>)
 8002e90:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002e92:	4b09      	ldr	r3, [pc, #36]	@ (8002eb8 <prvHeapInit+0xbc>)
 8002e94:	2280      	movs	r2, #128	@ 0x80
 8002e96:	0612      	lsls	r2, r2, #24
 8002e98:	601a      	str	r2, [r3, #0]
}
 8002e9a:	46c0      	nop			@ (mov r8, r8)
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	b004      	add	sp, #16
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	46c0      	nop			@ (mov r8, r8)
 8002ea4:	200003ec 	.word	0x200003ec
 8002ea8:	20000fec 	.word	0x20000fec
 8002eac:	20000ff4 	.word	0x20000ff4
 8002eb0:	20000ffc 	.word	0x20000ffc
 8002eb4:	20000ff8 	.word	0x20000ff8
 8002eb8:	20001000 	.word	0x20001000

08002ebc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002ec4:	4b27      	ldr	r3, [pc, #156]	@ (8002f64 <prvInsertBlockIntoFreeList+0xa8>)
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	e002      	b.n	8002ed0 <prvInsertBlockIntoFreeList+0x14>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d8f7      	bhi.n	8002eca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	18d3      	adds	r3, r2, r3
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d108      	bne.n	8002efe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	18d2      	adds	r2, r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	18d2      	adds	r2, r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d118      	bne.n	8002f44 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	4b14      	ldr	r3, [pc, #80]	@ (8002f68 <prvInsertBlockIntoFreeList+0xac>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d00d      	beq.n	8002f3a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685a      	ldr	r2, [r3, #4]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	18d2      	adds	r2, r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	e008      	b.n	8002f4c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f68 <prvInsertBlockIntoFreeList+0xac>)
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	e003      	b.n	8002f4c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002f4c:	68fa      	ldr	r2, [r7, #12]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d002      	beq.n	8002f5a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002f5a:	46c0      	nop			@ (mov r8, r8)
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	b004      	add	sp, #16
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	46c0      	nop			@ (mov r8, r8)
 8002f64:	20000fec 	.word	0x20000fec
 8002f68:	20000ff4 	.word	0x20000ff4

08002f6c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3308      	adds	r3, #8
 8002f78:	001a      	movs	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	4252      	negs	r2, r2
 8002f84:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	3308      	adds	r3, #8
 8002f8a:	001a      	movs	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	3308      	adds	r3, #8
 8002f94:	001a      	movs	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002fa0:	46c0      	nop			@ (mov r8, r8)
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	b002      	add	sp, #8
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002fb6:	46c0      	nop			@ (mov r8, r8)
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	b002      	add	sp, #8
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b084      	sub	sp, #16
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
 8002fc6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	1c5a      	adds	r2, r3, #1
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	601a      	str	r2, [r3, #0]
}
 8002ffa:	46c0      	nop			@ (mov r8, r8)
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	b004      	add	sp, #16
 8003000:	bd80      	pop	{r7, pc}

08003002 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b084      	sub	sp, #16
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
 800300a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	3301      	adds	r3, #1
 8003016:	d103      	bne.n	8003020 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	60fb      	str	r3, [r7, #12]
 800301e:	e00c      	b.n	800303a <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	3308      	adds	r3, #8
 8003024:	60fb      	str	r3, [r7, #12]
 8003026:	e002      	b.n	800302e <vListInsert+0x2c>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	60fb      	str	r3, [r7, #12]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68ba      	ldr	r2, [r7, #8]
 8003036:	429a      	cmp	r2, r3
 8003038:	d2f6      	bcs.n	8003028 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	1c5a      	adds	r2, r3, #1
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	601a      	str	r2, [r3, #0]
}
 8003066:	46c0      	nop			@ (mov r8, r8)
 8003068:	46bd      	mov	sp, r7
 800306a:	b004      	add	sp, #16
 800306c:	bd80      	pop	{r7, pc}

0800306e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b084      	sub	sp, #16
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6892      	ldr	r2, [r2, #8]
 8003084:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	6852      	ldr	r2, [r2, #4]
 800308e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	429a      	cmp	r2, r3
 8003098:	d103      	bne.n	80030a2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	689a      	ldr	r2, [r3, #8]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	1e5a      	subs	r2, r3, #1
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
}
 80030b6:	0018      	movs	r0, r3
 80030b8:	46bd      	mov	sp, r7
 80030ba:	b004      	add	sp, #16
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	3b04      	subs	r3, #4
 80030d0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2280      	movs	r2, #128	@ 0x80
 80030d6:	0452      	lsls	r2, r2, #17
 80030d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	3b04      	subs	r3, #4
 80030de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80030e0:	68ba      	ldr	r2, [r7, #8]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	3b04      	subs	r3, #4
 80030ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80030ec:	4a08      	ldr	r2, [pc, #32]	@ (8003110 <pxPortInitialiseStack+0x50>)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	3b14      	subs	r3, #20
 80030f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	3b20      	subs	r3, #32
 8003102:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003104:	68fb      	ldr	r3, [r7, #12]
}
 8003106:	0018      	movs	r0, r3
 8003108:	46bd      	mov	sp, r7
 800310a:	b004      	add	sp, #16
 800310c:	bd80      	pop	{r7, pc}
 800310e:	46c0      	nop			@ (mov r8, r8)
 8003110:	08003115 	.word	0x08003115

08003114 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800311a:	2300      	movs	r3, #0
 800311c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800311e:	4b08      	ldr	r3, [pc, #32]	@ (8003140 <prvTaskExitError+0x2c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	3301      	adds	r3, #1
 8003124:	d002      	beq.n	800312c <prvTaskExitError+0x18>
 8003126:	b672      	cpsid	i
 8003128:	46c0      	nop			@ (mov r8, r8)
 800312a:	e7fd      	b.n	8003128 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800312c:	b672      	cpsid	i
	while( ulDummy == 0 )
 800312e:	46c0      	nop			@ (mov r8, r8)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d0fc      	beq.n	8003130 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003136:	46c0      	nop			@ (mov r8, r8)
 8003138:	46c0      	nop			@ (mov r8, r8)
 800313a:	46bd      	mov	sp, r7
 800313c:	b002      	add	sp, #8
 800313e:	bd80      	pop	{r7, pc}
 8003140:	2000000c 	.word	0x2000000c

08003144 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8003148:	46c0      	nop			@ (mov r8, r8)
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
	...

08003150 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8003150:	4a0b      	ldr	r2, [pc, #44]	@ (8003180 <pxCurrentTCBConst2>)
 8003152:	6813      	ldr	r3, [r2, #0]
 8003154:	6818      	ldr	r0, [r3, #0]
 8003156:	3020      	adds	r0, #32
 8003158:	f380 8809 	msr	PSP, r0
 800315c:	2002      	movs	r0, #2
 800315e:	f380 8814 	msr	CONTROL, r0
 8003162:	f3bf 8f6f 	isb	sy
 8003166:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8003168:	46ae      	mov	lr, r5
 800316a:	bc08      	pop	{r3}
 800316c:	bc04      	pop	{r2}
 800316e:	b662      	cpsie	i
 8003170:	4718      	bx	r3
 8003172:	46c0      	nop			@ (mov r8, r8)
 8003174:	46c0      	nop			@ (mov r8, r8)
 8003176:	46c0      	nop			@ (mov r8, r8)
 8003178:	46c0      	nop			@ (mov r8, r8)
 800317a:	46c0      	nop			@ (mov r8, r8)
 800317c:	46c0      	nop			@ (mov r8, r8)
 800317e:	46c0      	nop			@ (mov r8, r8)

08003180 <pxCurrentTCBConst2>:
 8003180:	20001004 	.word	0x20001004
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8003184:	46c0      	nop			@ (mov r8, r8)
 8003186:	46c0      	nop			@ (mov r8, r8)

08003188 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800318c:	4b0e      	ldr	r3, [pc, #56]	@ (80031c8 <xPortStartScheduler+0x40>)
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	4b0d      	ldr	r3, [pc, #52]	@ (80031c8 <xPortStartScheduler+0x40>)
 8003192:	21ff      	movs	r1, #255	@ 0xff
 8003194:	0409      	lsls	r1, r1, #16
 8003196:	430a      	orrs	r2, r1
 8003198:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800319a:	4b0b      	ldr	r3, [pc, #44]	@ (80031c8 <xPortStartScheduler+0x40>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <xPortStartScheduler+0x40>)
 80031a0:	21ff      	movs	r1, #255	@ 0xff
 80031a2:	0609      	lsls	r1, r1, #24
 80031a4:	430a      	orrs	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 80031a8:	f000 f898 	bl	80032dc <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80031ac:	4b07      	ldr	r3, [pc, #28]	@ (80031cc <xPortStartScheduler+0x44>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80031b2:	f7ff ffcd 	bl	8003150 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80031b6:	f000 fc0b 	bl	80039d0 <vTaskSwitchContext>
	prvTaskExitError();
 80031ba:	f7ff ffab 	bl	8003114 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	0018      	movs	r0, r3
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	46c0      	nop			@ (mov r8, r8)
 80031c8:	e000ed20 	.word	0xe000ed20
 80031cc:	2000000c 	.word	0x2000000c

080031d0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80031d4:	4b05      	ldr	r3, [pc, #20]	@ (80031ec <vPortYield+0x1c>)
 80031d6:	2280      	movs	r2, #128	@ 0x80
 80031d8:	0552      	lsls	r2, r2, #21
 80031da:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80031dc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80031e0:	f3bf 8f6f 	isb	sy
}
 80031e4:	46c0      	nop			@ (mov r8, r8)
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	46c0      	nop			@ (mov r8, r8)
 80031ec:	e000ed04 	.word	0xe000ed04

080031f0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80031f4:	b672      	cpsid	i
    uxCriticalNesting++;
 80031f6:	4b06      	ldr	r3, [pc, #24]	@ (8003210 <vPortEnterCritical+0x20>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	1c5a      	adds	r2, r3, #1
 80031fc:	4b04      	ldr	r3, [pc, #16]	@ (8003210 <vPortEnterCritical+0x20>)
 80031fe:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8003200:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8003204:	f3bf 8f6f 	isb	sy
}
 8003208:	46c0      	nop			@ (mov r8, r8)
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	46c0      	nop			@ (mov r8, r8)
 8003210:	2000000c 	.word	0x2000000c

08003214 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003218:	4b09      	ldr	r3, [pc, #36]	@ (8003240 <vPortExitCritical+0x2c>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d102      	bne.n	8003226 <vPortExitCritical+0x12>
 8003220:	b672      	cpsid	i
 8003222:	46c0      	nop			@ (mov r8, r8)
 8003224:	e7fd      	b.n	8003222 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8003226:	4b06      	ldr	r3, [pc, #24]	@ (8003240 <vPortExitCritical+0x2c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	1e5a      	subs	r2, r3, #1
 800322c:	4b04      	ldr	r3, [pc, #16]	@ (8003240 <vPortExitCritical+0x2c>)
 800322e:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8003230:	4b03      	ldr	r3, [pc, #12]	@ (8003240 <vPortExitCritical+0x2c>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d100      	bne.n	800323a <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 8003238:	b662      	cpsie	i
    }
}
 800323a:	46c0      	nop			@ (mov r8, r8)
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	2000000c 	.word	0x2000000c

08003244 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8003244:	f3ef 8010 	mrs	r0, PRIMASK
 8003248:	b672      	cpsid	i
 800324a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800324c:	46c0      	nop			@ (mov r8, r8)
 800324e:	0018      	movs	r0, r3

08003250 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8003250:	f380 8810 	msr	PRIMASK, r0
 8003254:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8003256:	46c0      	nop			@ (mov r8, r8)
	...

08003260 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003260:	f3ef 8009 	mrs	r0, PSP
 8003264:	4b0e      	ldr	r3, [pc, #56]	@ (80032a0 <pxCurrentTCBConst>)
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	3820      	subs	r0, #32
 800326a:	6010      	str	r0, [r2, #0]
 800326c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800326e:	4644      	mov	r4, r8
 8003270:	464d      	mov	r5, r9
 8003272:	4656      	mov	r6, sl
 8003274:	465f      	mov	r7, fp
 8003276:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8003278:	b508      	push	{r3, lr}
 800327a:	b672      	cpsid	i
 800327c:	f000 fba8 	bl	80039d0 <vTaskSwitchContext>
 8003280:	b662      	cpsie	i
 8003282:	bc0c      	pop	{r2, r3}
 8003284:	6811      	ldr	r1, [r2, #0]
 8003286:	6808      	ldr	r0, [r1, #0]
 8003288:	3010      	adds	r0, #16
 800328a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800328c:	46a0      	mov	r8, r4
 800328e:	46a9      	mov	r9, r5
 8003290:	46b2      	mov	sl, r6
 8003292:	46bb      	mov	fp, r7
 8003294:	f380 8809 	msr	PSP, r0
 8003298:	3820      	subs	r0, #32
 800329a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800329c:	4718      	bx	r3
 800329e:	46c0      	nop			@ (mov r8, r8)

080032a0 <pxCurrentTCBConst>:
 80032a0:	20001004 	.word	0x20001004
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80032a4:	46c0      	nop			@ (mov r8, r8)
 80032a6:	46c0      	nop			@ (mov r8, r8)

080032a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80032ae:	f7ff ffc9 	bl	8003244 <ulSetInterruptMaskFromISR>
 80032b2:	0003      	movs	r3, r0
 80032b4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80032b6:	f000 fadb 	bl	8003870 <xTaskIncrementTick>
 80032ba:	1e03      	subs	r3, r0, #0
 80032bc:	d003      	beq.n	80032c6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80032be:	4b06      	ldr	r3, [pc, #24]	@ (80032d8 <SysTick_Handler+0x30>)
 80032c0:	2280      	movs	r2, #128	@ 0x80
 80032c2:	0552      	lsls	r2, r2, #21
 80032c4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	0018      	movs	r0, r3
 80032ca:	f7ff ffc1 	bl	8003250 <vClearInterruptMaskFromISR>
}
 80032ce:	46c0      	nop			@ (mov r8, r8)
 80032d0:	46bd      	mov	sp, r7
 80032d2:	b002      	add	sp, #8
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	46c0      	nop			@ (mov r8, r8)
 80032d8:	e000ed04 	.word	0xe000ed04

080032dc <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 80032e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003310 <prvSetupTimerInterrupt+0x34>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 80032e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003314 <prvSetupTimerInterrupt+0x38>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80032ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003318 <prvSetupTimerInterrupt+0x3c>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	22fa      	movs	r2, #250	@ 0xfa
 80032f2:	0091      	lsls	r1, r2, #2
 80032f4:	0018      	movs	r0, r3
 80032f6:	f7fc ff07 	bl	8000108 <__udivsi3>
 80032fa:	0003      	movs	r3, r0
 80032fc:	001a      	movs	r2, r3
 80032fe:	4b07      	ldr	r3, [pc, #28]	@ (800331c <prvSetupTimerInterrupt+0x40>)
 8003300:	3a01      	subs	r2, #1
 8003302:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8003304:	4b02      	ldr	r3, [pc, #8]	@ (8003310 <prvSetupTimerInterrupt+0x34>)
 8003306:	2207      	movs	r2, #7
 8003308:	601a      	str	r2, [r3, #0]
}
 800330a:	46c0      	nop			@ (mov r8, r8)
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	e000e010 	.word	0xe000e010
 8003314:	e000e018 	.word	0xe000e018
 8003318:	20000000 	.word	0x20000000
 800331c:	e000e014 	.word	0xe000e014

08003320 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003320:	b590      	push	{r4, r7, lr}
 8003322:	b08d      	sub	sp, #52	@ 0x34
 8003324:	af04      	add	r7, sp, #16
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
 800332c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800332e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003330:	2b00      	cmp	r3, #0
 8003332:	d102      	bne.n	800333a <xTaskCreateStatic+0x1a>
 8003334:	b672      	cpsid	i
 8003336:	46c0      	nop			@ (mov r8, r8)
 8003338:	e7fd      	b.n	8003336 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800333a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800333c:	2b00      	cmp	r3, #0
 800333e:	d102      	bne.n	8003346 <xTaskCreateStatic+0x26>
 8003340:	b672      	cpsid	i
 8003342:	46c0      	nop			@ (mov r8, r8)
 8003344:	e7fd      	b.n	8003342 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003346:	23a0      	movs	r3, #160	@ 0xa0
 8003348:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	2ba0      	cmp	r3, #160	@ 0xa0
 800334e:	d002      	beq.n	8003356 <xTaskCreateStatic+0x36>
 8003350:	b672      	cpsid	i
 8003352:	46c0      	nop			@ (mov r8, r8)
 8003354:	e7fd      	b.n	8003352 <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003356:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800335a:	2b00      	cmp	r3, #0
 800335c:	d020      	beq.n	80033a0 <xTaskCreateStatic+0x80>
 800335e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003360:	2b00      	cmp	r3, #0
 8003362:	d01d      	beq.n	80033a0 <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003366:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800336c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	229d      	movs	r2, #157	@ 0x9d
 8003372:	2102      	movs	r1, #2
 8003374:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003376:	683c      	ldr	r4, [r7, #0]
 8003378:	687a      	ldr	r2, [r7, #4]
 800337a:	68b9      	ldr	r1, [r7, #8]
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	2300      	movs	r3, #0
 8003380:	9303      	str	r3, [sp, #12]
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	9302      	str	r3, [sp, #8]
 8003386:	2318      	movs	r3, #24
 8003388:	18fb      	adds	r3, r7, r3
 800338a:	9301      	str	r3, [sp, #4]
 800338c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800338e:	9300      	str	r3, [sp, #0]
 8003390:	0023      	movs	r3, r4
 8003392:	f000 f859 	bl	8003448 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	0018      	movs	r0, r3
 800339a:	f000 f8ef 	bl	800357c <prvAddNewTaskToReadyList>
 800339e:	e001      	b.n	80033a4 <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 80033a0:	2300      	movs	r3, #0
 80033a2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80033a4:	69bb      	ldr	r3, [r7, #24]
	}
 80033a6:	0018      	movs	r0, r3
 80033a8:	46bd      	mov	sp, r7
 80033aa:	b009      	add	sp, #36	@ 0x24
 80033ac:	bd90      	pop	{r4, r7, pc}

080033ae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80033ae:	b590      	push	{r4, r7, lr}
 80033b0:	b08d      	sub	sp, #52	@ 0x34
 80033b2:	af04      	add	r7, sp, #16
 80033b4:	60f8      	str	r0, [r7, #12]
 80033b6:	60b9      	str	r1, [r7, #8]
 80033b8:	603b      	str	r3, [r7, #0]
 80033ba:	1dbb      	adds	r3, r7, #6
 80033bc:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80033be:	1dbb      	adds	r3, r7, #6
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	0018      	movs	r0, r3
 80033c6:	f7ff fc27 	bl	8002c18 <pvPortMalloc>
 80033ca:	0003      	movs	r3, r0
 80033cc:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d010      	beq.n	80033f6 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80033d4:	20a0      	movs	r0, #160	@ 0xa0
 80033d6:	f7ff fc1f 	bl	8002c18 <pvPortMalloc>
 80033da:	0003      	movs	r3, r0
 80033dc:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d003      	beq.n	80033ec <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80033ea:	e006      	b.n	80033fa <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	0018      	movs	r0, r3
 80033f0:	f7ff fcba 	bl	8002d68 <vPortFree>
 80033f4:	e001      	b.n	80033fa <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80033f6:	2300      	movs	r3, #0
 80033f8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d01a      	beq.n	8003436 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	229d      	movs	r2, #157	@ 0x9d
 8003404:	2100      	movs	r1, #0
 8003406:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003408:	1dbb      	adds	r3, r7, #6
 800340a:	881a      	ldrh	r2, [r3, #0]
 800340c:	683c      	ldr	r4, [r7, #0]
 800340e:	68b9      	ldr	r1, [r7, #8]
 8003410:	68f8      	ldr	r0, [r7, #12]
 8003412:	2300      	movs	r3, #0
 8003414:	9303      	str	r3, [sp, #12]
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	9302      	str	r3, [sp, #8]
 800341a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800341c:	9301      	str	r3, [sp, #4]
 800341e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	0023      	movs	r3, r4
 8003424:	f000 f810 	bl	8003448 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	0018      	movs	r0, r3
 800342c:	f000 f8a6 	bl	800357c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003430:	2301      	movs	r3, #1
 8003432:	61bb      	str	r3, [r7, #24]
 8003434:	e002      	b.n	800343c <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003436:	2301      	movs	r3, #1
 8003438:	425b      	negs	r3, r3
 800343a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800343c:	69bb      	ldr	r3, [r7, #24]
	}
 800343e:	0018      	movs	r0, r3
 8003440:	46bd      	mov	sp, r7
 8003442:	b009      	add	sp, #36	@ 0x24
 8003444:	bd90      	pop	{r4, r7, pc}
	...

08003448 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
 8003454:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003458:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4943      	ldr	r1, [pc, #268]	@ (800356c <prvInitialiseNewTask+0x124>)
 800345e:	468c      	mov	ip, r1
 8003460:	4463      	add	r3, ip
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	18d3      	adds	r3, r2, r3
 8003466:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	2207      	movs	r2, #7
 800346c:	4393      	bics	r3, r2
 800346e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	2207      	movs	r2, #7
 8003474:	4013      	ands	r3, r2
 8003476:	d002      	beq.n	800347e <prvInitialiseNewTask+0x36>
 8003478:	b672      	cpsid	i
 800347a:	46c0      	nop			@ (mov r8, r8)
 800347c:	e7fd      	b.n	800347a <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d020      	beq.n	80034c6 <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003484:	2300      	movs	r3, #0
 8003486:	617b      	str	r3, [r7, #20]
 8003488:	e013      	b.n	80034b2 <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800348a:	68ba      	ldr	r2, [r7, #8]
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	18d3      	adds	r3, r2, r3
 8003490:	7818      	ldrb	r0, [r3, #0]
 8003492:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003494:	2134      	movs	r1, #52	@ 0x34
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	18d3      	adds	r3, r2, r3
 800349a:	185b      	adds	r3, r3, r1
 800349c:	1c02      	adds	r2, r0, #0
 800349e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	18d3      	adds	r3, r2, r3
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d006      	beq.n	80034ba <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	3301      	adds	r3, #1
 80034b0:	617b      	str	r3, [r7, #20]
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	2b0f      	cmp	r3, #15
 80034b6:	d9e8      	bls.n	800348a <prvInitialiseNewTask+0x42>
 80034b8:	e000      	b.n	80034bc <prvInitialiseNewTask+0x74>
			{
				break;
 80034ba:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80034bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034be:	2243      	movs	r2, #67	@ 0x43
 80034c0:	2100      	movs	r1, #0
 80034c2:	5499      	strb	r1, [r3, r2]
 80034c4:	e003      	b.n	80034ce <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80034c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034c8:	2234      	movs	r2, #52	@ 0x34
 80034ca:	2100      	movs	r1, #0
 80034cc:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	2b06      	cmp	r3, #6
 80034d2:	d901      	bls.n	80034d8 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80034d4:	2306      	movs	r3, #6
 80034d6:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80034d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034da:	6a3a      	ldr	r2, [r7, #32]
 80034dc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80034de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e0:	6a3a      	ldr	r2, [r7, #32]
 80034e2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80034e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e6:	2200      	movs	r2, #0
 80034e8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80034ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034ec:	3304      	adds	r3, #4
 80034ee:	0018      	movs	r0, r3
 80034f0:	f7ff fd5a 	bl	8002fa8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80034f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f6:	3318      	adds	r3, #24
 80034f8:	0018      	movs	r0, r3
 80034fa:	f7ff fd55 	bl	8002fa8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80034fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003500:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003502:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003504:	6a3b      	ldr	r3, [r7, #32]
 8003506:	2207      	movs	r2, #7
 8003508:	1ad2      	subs	r2, r2, r3
 800350a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800350c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800350e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003510:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003512:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003516:	2298      	movs	r2, #152	@ 0x98
 8003518:	2100      	movs	r1, #0
 800351a:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800351c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351e:	229c      	movs	r2, #156	@ 0x9c
 8003520:	2100      	movs	r1, #0
 8003522:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003526:	334c      	adds	r3, #76	@ 0x4c
 8003528:	224c      	movs	r2, #76	@ 0x4c
 800352a:	2100      	movs	r1, #0
 800352c:	0018      	movs	r0, r3
 800352e:	f000 fbcb 	bl	8003cc8 <memset>
 8003532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003534:	4a0e      	ldr	r2, [pc, #56]	@ (8003570 <prvInitialiseNewTask+0x128>)
 8003536:	651a      	str	r2, [r3, #80]	@ 0x50
 8003538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800353a:	4a0e      	ldr	r2, [pc, #56]	@ (8003574 <prvInitialiseNewTask+0x12c>)
 800353c:	655a      	str	r2, [r3, #84]	@ 0x54
 800353e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003540:	4a0d      	ldr	r2, [pc, #52]	@ (8003578 <prvInitialiseNewTask+0x130>)
 8003542:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	68f9      	ldr	r1, [r7, #12]
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	0018      	movs	r0, r3
 800354c:	f7ff fdb8 	bl	80030c0 <pxPortInitialiseStack>
 8003550:	0002      	movs	r2, r0
 8003552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003554:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003558:	2b00      	cmp	r3, #0
 800355a:	d002      	beq.n	8003562 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800355c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003560:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003562:	46c0      	nop			@ (mov r8, r8)
 8003564:	46bd      	mov	sp, r7
 8003566:	b006      	add	sp, #24
 8003568:	bd80      	pop	{r7, pc}
 800356a:	46c0      	nop			@ (mov r8, r8)
 800356c:	3fffffff 	.word	0x3fffffff
 8003570:	20001130 	.word	0x20001130
 8003574:	20001198 	.word	0x20001198
 8003578:	20001200 	.word	0x20001200

0800357c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003584:	f7ff fe34 	bl	80031f0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003588:	4b28      	ldr	r3, [pc, #160]	@ (800362c <prvAddNewTaskToReadyList+0xb0>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	4b27      	ldr	r3, [pc, #156]	@ (800362c <prvAddNewTaskToReadyList+0xb0>)
 8003590:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8003592:	4b27      	ldr	r3, [pc, #156]	@ (8003630 <prvAddNewTaskToReadyList+0xb4>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d109      	bne.n	80035ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800359a:	4b25      	ldr	r3, [pc, #148]	@ (8003630 <prvAddNewTaskToReadyList+0xb4>)
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80035a0:	4b22      	ldr	r3, [pc, #136]	@ (800362c <prvAddNewTaskToReadyList+0xb0>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d110      	bne.n	80035ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80035a8:	f000 fa7c 	bl	8003aa4 <prvInitialiseTaskLists>
 80035ac:	e00d      	b.n	80035ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80035ae:	4b21      	ldr	r3, [pc, #132]	@ (8003634 <prvAddNewTaskToReadyList+0xb8>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d109      	bne.n	80035ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80035b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003630 <prvAddNewTaskToReadyList+0xb4>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d802      	bhi.n	80035ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80035c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003630 <prvAddNewTaskToReadyList+0xb4>)
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80035ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003638 <prvAddNewTaskToReadyList+0xbc>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	1c5a      	adds	r2, r3, #1
 80035d0:	4b19      	ldr	r3, [pc, #100]	@ (8003638 <prvAddNewTaskToReadyList+0xbc>)
 80035d2:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035d8:	4b18      	ldr	r3, [pc, #96]	@ (800363c <prvAddNewTaskToReadyList+0xc0>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d903      	bls.n	80035e8 <prvAddNewTaskToReadyList+0x6c>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035e4:	4b15      	ldr	r3, [pc, #84]	@ (800363c <prvAddNewTaskToReadyList+0xc0>)
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035ec:	0013      	movs	r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	189b      	adds	r3, r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4a12      	ldr	r2, [pc, #72]	@ (8003640 <prvAddNewTaskToReadyList+0xc4>)
 80035f6:	189a      	adds	r2, r3, r2
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3304      	adds	r3, #4
 80035fc:	0019      	movs	r1, r3
 80035fe:	0010      	movs	r0, r2
 8003600:	f7ff fcdd 	bl	8002fbe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003604:	f7ff fe06 	bl	8003214 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003608:	4b0a      	ldr	r3, [pc, #40]	@ (8003634 <prvAddNewTaskToReadyList+0xb8>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d008      	beq.n	8003622 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003610:	4b07      	ldr	r3, [pc, #28]	@ (8003630 <prvAddNewTaskToReadyList+0xb4>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800361a:	429a      	cmp	r2, r3
 800361c:	d201      	bcs.n	8003622 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800361e:	f7ff fdd7 	bl	80031d0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003622:	46c0      	nop			@ (mov r8, r8)
 8003624:	46bd      	mov	sp, r7
 8003626:	b002      	add	sp, #8
 8003628:	bd80      	pop	{r7, pc}
 800362a:	46c0      	nop			@ (mov r8, r8)
 800362c:	20001104 	.word	0x20001104
 8003630:	20001004 	.word	0x20001004
 8003634:	20001110 	.word	0x20001110
 8003638:	20001120 	.word	0x20001120
 800363c:	2000110c 	.word	0x2000110c
 8003640:	20001008 	.word	0x20001008

08003644 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800364c:	2300      	movs	r3, #0
 800364e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d011      	beq.n	800367a <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003656:	4b0d      	ldr	r3, [pc, #52]	@ (800368c <vTaskDelay+0x48>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d002      	beq.n	8003664 <vTaskDelay+0x20>
 800365e:	b672      	cpsid	i
 8003660:	46c0      	nop			@ (mov r8, r8)
 8003662:	e7fd      	b.n	8003660 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8003664:	f000 f86c 	bl	8003740 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2100      	movs	r1, #0
 800366c:	0018      	movs	r0, r3
 800366e:	f000 fad7 	bl	8003c20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003672:	f000 f871 	bl	8003758 <xTaskResumeAll>
 8003676:	0003      	movs	r3, r0
 8003678:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d101      	bne.n	8003684 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8003680:	f7ff fda6 	bl	80031d0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003684:	46c0      	nop			@ (mov r8, r8)
 8003686:	46bd      	mov	sp, r7
 8003688:	b004      	add	sp, #16
 800368a:	bd80      	pop	{r7, pc}
 800368c:	2000112c 	.word	0x2000112c

08003690 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003690:	b590      	push	{r4, r7, lr}
 8003692:	b089      	sub	sp, #36	@ 0x24
 8003694:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800369a:	2300      	movs	r3, #0
 800369c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800369e:	003a      	movs	r2, r7
 80036a0:	1d39      	adds	r1, r7, #4
 80036a2:	2308      	movs	r3, #8
 80036a4:	18fb      	adds	r3, r7, r3
 80036a6:	0018      	movs	r0, r3
 80036a8:	f7fc fed0 	bl	800044c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80036ac:	683c      	ldr	r4, [r7, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68ba      	ldr	r2, [r7, #8]
 80036b2:	491b      	ldr	r1, [pc, #108]	@ (8003720 <vTaskStartScheduler+0x90>)
 80036b4:	481b      	ldr	r0, [pc, #108]	@ (8003724 <vTaskStartScheduler+0x94>)
 80036b6:	9202      	str	r2, [sp, #8]
 80036b8:	9301      	str	r3, [sp, #4]
 80036ba:	2300      	movs	r3, #0
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	2300      	movs	r3, #0
 80036c0:	0022      	movs	r2, r4
 80036c2:	f7ff fe2d 	bl	8003320 <xTaskCreateStatic>
 80036c6:	0002      	movs	r2, r0
 80036c8:	4b17      	ldr	r3, [pc, #92]	@ (8003728 <vTaskStartScheduler+0x98>)
 80036ca:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80036cc:	4b16      	ldr	r3, [pc, #88]	@ (8003728 <vTaskStartScheduler+0x98>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d002      	beq.n	80036da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80036d4:	2301      	movs	r3, #1
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	e001      	b.n	80036de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d113      	bne.n	800370c <vTaskStartScheduler+0x7c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80036e4:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80036e6:	4b11      	ldr	r3, [pc, #68]	@ (800372c <vTaskStartScheduler+0x9c>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	334c      	adds	r3, #76	@ 0x4c
 80036ec:	001a      	movs	r2, r3
 80036ee:	4b10      	ldr	r3, [pc, #64]	@ (8003730 <vTaskStartScheduler+0xa0>)
 80036f0:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80036f2:	4b10      	ldr	r3, [pc, #64]	@ (8003734 <vTaskStartScheduler+0xa4>)
 80036f4:	2201      	movs	r2, #1
 80036f6:	4252      	negs	r2, r2
 80036f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80036fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003738 <vTaskStartScheduler+0xa8>)
 80036fc:	2201      	movs	r2, #1
 80036fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003700:	4b0e      	ldr	r3, [pc, #56]	@ (800373c <vTaskStartScheduler+0xac>)
 8003702:	2200      	movs	r2, #0
 8003704:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003706:	f7ff fd3f 	bl	8003188 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800370a:	e005      	b.n	8003718 <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	3301      	adds	r3, #1
 8003710:	d102      	bne.n	8003718 <vTaskStartScheduler+0x88>
 8003712:	b672      	cpsid	i
 8003714:	46c0      	nop			@ (mov r8, r8)
 8003716:	e7fd      	b.n	8003714 <vTaskStartScheduler+0x84>
}
 8003718:	46c0      	nop			@ (mov r8, r8)
 800371a:	46bd      	mov	sp, r7
 800371c:	b005      	add	sp, #20
 800371e:	bd90      	pop	{r4, r7, pc}
 8003720:	08003eec 	.word	0x08003eec
 8003724:	08003a85 	.word	0x08003a85
 8003728:	20001128 	.word	0x20001128
 800372c:	20001004 	.word	0x20001004
 8003730:	20000010 	.word	0x20000010
 8003734:	20001124 	.word	0x20001124
 8003738:	20001110 	.word	0x20001110
 800373c:	20001108 	.word	0x20001108

08003740 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003744:	4b03      	ldr	r3, [pc, #12]	@ (8003754 <vTaskSuspendAll+0x14>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	1c5a      	adds	r2, r3, #1
 800374a:	4b02      	ldr	r3, [pc, #8]	@ (8003754 <vTaskSuspendAll+0x14>)
 800374c:	601a      	str	r2, [r3, #0]
	portMEMORY_BARRIER();
}
 800374e:	46c0      	nop			@ (mov r8, r8)
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	2000112c 	.word	0x2000112c

08003758 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800375e:	2300      	movs	r3, #0
 8003760:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003762:	2300      	movs	r3, #0
 8003764:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003766:	4b3a      	ldr	r3, [pc, #232]	@ (8003850 <xTaskResumeAll+0xf8>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d102      	bne.n	8003774 <xTaskResumeAll+0x1c>
 800376e:	b672      	cpsid	i
 8003770:	46c0      	nop			@ (mov r8, r8)
 8003772:	e7fd      	b.n	8003770 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003774:	f7ff fd3c 	bl	80031f0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003778:	4b35      	ldr	r3, [pc, #212]	@ (8003850 <xTaskResumeAll+0xf8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	1e5a      	subs	r2, r3, #1
 800377e:	4b34      	ldr	r3, [pc, #208]	@ (8003850 <xTaskResumeAll+0xf8>)
 8003780:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003782:	4b33      	ldr	r3, [pc, #204]	@ (8003850 <xTaskResumeAll+0xf8>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d15b      	bne.n	8003842 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800378a:	4b32      	ldr	r3, [pc, #200]	@ (8003854 <xTaskResumeAll+0xfc>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d057      	beq.n	8003842 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003792:	e02f      	b.n	80037f4 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003794:	4b30      	ldr	r3, [pc, #192]	@ (8003858 <xTaskResumeAll+0x100>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	3318      	adds	r3, #24
 80037a0:	0018      	movs	r0, r3
 80037a2:	f7ff fc64 	bl	800306e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	3304      	adds	r3, #4
 80037aa:	0018      	movs	r0, r3
 80037ac:	f7ff fc5f 	bl	800306e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037b4:	4b29      	ldr	r3, [pc, #164]	@ (800385c <xTaskResumeAll+0x104>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d903      	bls.n	80037c4 <xTaskResumeAll+0x6c>
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037c0:	4b26      	ldr	r3, [pc, #152]	@ (800385c <xTaskResumeAll+0x104>)
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037c8:	0013      	movs	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	189b      	adds	r3, r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4a23      	ldr	r2, [pc, #140]	@ (8003860 <xTaskResumeAll+0x108>)
 80037d2:	189a      	adds	r2, r3, r2
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	3304      	adds	r3, #4
 80037d8:	0019      	movs	r1, r3
 80037da:	0010      	movs	r0, r2
 80037dc:	f7ff fbef 	bl	8002fbe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003864 <xTaskResumeAll+0x10c>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d302      	bcc.n	80037f4 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 80037ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003868 <xTaskResumeAll+0x110>)
 80037f0:	2201      	movs	r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037f4:	4b18      	ldr	r3, [pc, #96]	@ (8003858 <xTaskResumeAll+0x100>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1cb      	bne.n	8003794 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003802:	f000 f9ef 	bl	8003be4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003806:	4b19      	ldr	r3, [pc, #100]	@ (800386c <xTaskResumeAll+0x114>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00f      	beq.n	8003832 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003812:	f000 f82d 	bl	8003870 <xTaskIncrementTick>
 8003816:	1e03      	subs	r3, r0, #0
 8003818:	d002      	beq.n	8003820 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 800381a:	4b13      	ldr	r3, [pc, #76]	@ (8003868 <xTaskResumeAll+0x110>)
 800381c:	2201      	movs	r2, #1
 800381e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	3b01      	subs	r3, #1
 8003824:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1f2      	bne.n	8003812 <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 800382c:	4b0f      	ldr	r3, [pc, #60]	@ (800386c <xTaskResumeAll+0x114>)
 800382e:	2200      	movs	r2, #0
 8003830:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003832:	4b0d      	ldr	r3, [pc, #52]	@ (8003868 <xTaskResumeAll+0x110>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d003      	beq.n	8003842 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800383a:	2301      	movs	r3, #1
 800383c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800383e:	f7ff fcc7 	bl	80031d0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003842:	f7ff fce7 	bl	8003214 <vPortExitCritical>

	return xAlreadyYielded;
 8003846:	68bb      	ldr	r3, [r7, #8]
}
 8003848:	0018      	movs	r0, r3
 800384a:	46bd      	mov	sp, r7
 800384c:	b004      	add	sp, #16
 800384e:	bd80      	pop	{r7, pc}
 8003850:	2000112c 	.word	0x2000112c
 8003854:	20001104 	.word	0x20001104
 8003858:	200010c4 	.word	0x200010c4
 800385c:	2000110c 	.word	0x2000110c
 8003860:	20001008 	.word	0x20001008
 8003864:	20001004 	.word	0x20001004
 8003868:	20001118 	.word	0x20001118
 800386c:	20001114 	.word	0x20001114

08003870 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b086      	sub	sp, #24
 8003874:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003876:	2300      	movs	r3, #0
 8003878:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800387a:	4b4a      	ldr	r3, [pc, #296]	@ (80039a4 <xTaskIncrementTick+0x134>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d000      	beq.n	8003884 <xTaskIncrementTick+0x14>
 8003882:	e07f      	b.n	8003984 <xTaskIncrementTick+0x114>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003884:	4b48      	ldr	r3, [pc, #288]	@ (80039a8 <xTaskIncrementTick+0x138>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	3301      	adds	r3, #1
 800388a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800388c:	4b46      	ldr	r3, [pc, #280]	@ (80039a8 <xTaskIncrementTick+0x138>)
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d118      	bne.n	80038ca <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003898:	4b44      	ldr	r3, [pc, #272]	@ (80039ac <xTaskIncrementTick+0x13c>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d002      	beq.n	80038a8 <xTaskIncrementTick+0x38>
 80038a2:	b672      	cpsid	i
 80038a4:	46c0      	nop			@ (mov r8, r8)
 80038a6:	e7fd      	b.n	80038a4 <xTaskIncrementTick+0x34>
 80038a8:	4b40      	ldr	r3, [pc, #256]	@ (80039ac <xTaskIncrementTick+0x13c>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	60fb      	str	r3, [r7, #12]
 80038ae:	4b40      	ldr	r3, [pc, #256]	@ (80039b0 <xTaskIncrementTick+0x140>)
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	4b3e      	ldr	r3, [pc, #248]	@ (80039ac <xTaskIncrementTick+0x13c>)
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	4b3e      	ldr	r3, [pc, #248]	@ (80039b0 <xTaskIncrementTick+0x140>)
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	4b3d      	ldr	r3, [pc, #244]	@ (80039b4 <xTaskIncrementTick+0x144>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	1c5a      	adds	r2, r3, #1
 80038c2:	4b3c      	ldr	r3, [pc, #240]	@ (80039b4 <xTaskIncrementTick+0x144>)
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	f000 f98d 	bl	8003be4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80038ca:	4b3b      	ldr	r3, [pc, #236]	@ (80039b8 <xTaskIncrementTick+0x148>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d349      	bcc.n	8003968 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038d4:	4b35      	ldr	r3, [pc, #212]	@ (80039ac <xTaskIncrementTick+0x13c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d104      	bne.n	80038e8 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038de:	4b36      	ldr	r3, [pc, #216]	@ (80039b8 <xTaskIncrementTick+0x148>)
 80038e0:	2201      	movs	r2, #1
 80038e2:	4252      	negs	r2, r2
 80038e4:	601a      	str	r2, [r3, #0]
					break;
 80038e6:	e03f      	b.n	8003968 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038e8:	4b30      	ldr	r3, [pc, #192]	@ (80039ac <xTaskIncrementTick+0x13c>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d203      	bcs.n	8003908 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003900:	4b2d      	ldr	r3, [pc, #180]	@ (80039b8 <xTaskIncrementTick+0x148>)
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003906:	e02f      	b.n	8003968 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	3304      	adds	r3, #4
 800390c:	0018      	movs	r0, r3
 800390e:	f7ff fbae 	bl	800306e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003916:	2b00      	cmp	r3, #0
 8003918:	d004      	beq.n	8003924 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	3318      	adds	r3, #24
 800391e:	0018      	movs	r0, r3
 8003920:	f7ff fba5 	bl	800306e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003928:	4b24      	ldr	r3, [pc, #144]	@ (80039bc <xTaskIncrementTick+0x14c>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	429a      	cmp	r2, r3
 800392e:	d903      	bls.n	8003938 <xTaskIncrementTick+0xc8>
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003934:	4b21      	ldr	r3, [pc, #132]	@ (80039bc <xTaskIncrementTick+0x14c>)
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800393c:	0013      	movs	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	189b      	adds	r3, r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4a1e      	ldr	r2, [pc, #120]	@ (80039c0 <xTaskIncrementTick+0x150>)
 8003946:	189a      	adds	r2, r3, r2
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	3304      	adds	r3, #4
 800394c:	0019      	movs	r1, r3
 800394e:	0010      	movs	r0, r2
 8003950:	f7ff fb35 	bl	8002fbe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003958:	4b1a      	ldr	r3, [pc, #104]	@ (80039c4 <xTaskIncrementTick+0x154>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395e:	429a      	cmp	r2, r3
 8003960:	d3b8      	bcc.n	80038d4 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 8003962:	2301      	movs	r3, #1
 8003964:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003966:	e7b5      	b.n	80038d4 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003968:	4b16      	ldr	r3, [pc, #88]	@ (80039c4 <xTaskIncrementTick+0x154>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800396e:	4914      	ldr	r1, [pc, #80]	@ (80039c0 <xTaskIncrementTick+0x150>)
 8003970:	0013      	movs	r3, r2
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	189b      	adds	r3, r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	585b      	ldr	r3, [r3, r1]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d907      	bls.n	800398e <xTaskIncrementTick+0x11e>
			{
				xSwitchRequired = pdTRUE;
 800397e:	2301      	movs	r3, #1
 8003980:	617b      	str	r3, [r7, #20]
 8003982:	e004      	b.n	800398e <xTaskIncrementTick+0x11e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003984:	4b10      	ldr	r3, [pc, #64]	@ (80039c8 <xTaskIncrementTick+0x158>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	1c5a      	adds	r2, r3, #1
 800398a:	4b0f      	ldr	r3, [pc, #60]	@ (80039c8 <xTaskIncrementTick+0x158>)
 800398c:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800398e:	4b0f      	ldr	r3, [pc, #60]	@ (80039cc <xTaskIncrementTick+0x15c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <xTaskIncrementTick+0x12a>
		{
			xSwitchRequired = pdTRUE;
 8003996:	2301      	movs	r3, #1
 8003998:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800399a:	697b      	ldr	r3, [r7, #20]
}
 800399c:	0018      	movs	r0, r3
 800399e:	46bd      	mov	sp, r7
 80039a0:	b006      	add	sp, #24
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	2000112c 	.word	0x2000112c
 80039a8:	20001108 	.word	0x20001108
 80039ac:	200010bc 	.word	0x200010bc
 80039b0:	200010c0 	.word	0x200010c0
 80039b4:	2000111c 	.word	0x2000111c
 80039b8:	20001124 	.word	0x20001124
 80039bc:	2000110c 	.word	0x2000110c
 80039c0:	20001008 	.word	0x20001008
 80039c4:	20001004 	.word	0x20001004
 80039c8:	20001114 	.word	0x20001114
 80039cc:	20001118 	.word	0x20001118

080039d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80039d6:	4b25      	ldr	r3, [pc, #148]	@ (8003a6c <vTaskSwitchContext+0x9c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80039de:	4b24      	ldr	r3, [pc, #144]	@ (8003a70 <vTaskSwitchContext+0xa0>)
 80039e0:	2201      	movs	r2, #1
 80039e2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80039e4:	e03e      	b.n	8003a64 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80039e6:	4b22      	ldr	r3, [pc, #136]	@ (8003a70 <vTaskSwitchContext+0xa0>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039ec:	4b21      	ldr	r3, [pc, #132]	@ (8003a74 <vTaskSwitchContext+0xa4>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	607b      	str	r3, [r7, #4]
 80039f2:	e008      	b.n	8003a06 <vTaskSwitchContext+0x36>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d102      	bne.n	8003a00 <vTaskSwitchContext+0x30>
 80039fa:	b672      	cpsid	i
 80039fc:	46c0      	nop			@ (mov r8, r8)
 80039fe:	e7fd      	b.n	80039fc <vTaskSwitchContext+0x2c>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	3b01      	subs	r3, #1
 8003a04:	607b      	str	r3, [r7, #4]
 8003a06:	491c      	ldr	r1, [pc, #112]	@ (8003a78 <vTaskSwitchContext+0xa8>)
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	0013      	movs	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	189b      	adds	r3, r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	585b      	ldr	r3, [r3, r1]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d0ed      	beq.n	80039f4 <vTaskSwitchContext+0x24>
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	0013      	movs	r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	189b      	adds	r3, r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4a15      	ldr	r2, [pc, #84]	@ (8003a78 <vTaskSwitchContext+0xa8>)
 8003a24:	189b      	adds	r3, r3, r2
 8003a26:	603b      	str	r3, [r7, #0]
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	605a      	str	r2, [r3, #4]
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	3308      	adds	r3, #8
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d104      	bne.n	8003a48 <vTaskSwitchContext+0x78>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	605a      	str	r2, [r3, #4]
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	68da      	ldr	r2, [r3, #12]
 8003a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a7c <vTaskSwitchContext+0xac>)
 8003a50:	601a      	str	r2, [r3, #0]
 8003a52:	4b08      	ldr	r3, [pc, #32]	@ (8003a74 <vTaskSwitchContext+0xa4>)
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003a58:	4b08      	ldr	r3, [pc, #32]	@ (8003a7c <vTaskSwitchContext+0xac>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	334c      	adds	r3, #76	@ 0x4c
 8003a5e:	001a      	movs	r2, r3
 8003a60:	4b07      	ldr	r3, [pc, #28]	@ (8003a80 <vTaskSwitchContext+0xb0>)
 8003a62:	601a      	str	r2, [r3, #0]
}
 8003a64:	46c0      	nop			@ (mov r8, r8)
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b002      	add	sp, #8
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	2000112c 	.word	0x2000112c
 8003a70:	20001118 	.word	0x20001118
 8003a74:	2000110c 	.word	0x2000110c
 8003a78:	20001008 	.word	0x20001008
 8003a7c:	20001004 	.word	0x20001004
 8003a80:	20000010 	.word	0x20000010

08003a84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003a8c:	f000 f84e 	bl	8003b2c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003a90:	4b03      	ldr	r3, [pc, #12]	@ (8003aa0 <prvIdleTask+0x1c>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d9f9      	bls.n	8003a8c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003a98:	f7ff fb9a 	bl	80031d0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8003a9c:	e7f6      	b.n	8003a8c <prvIdleTask+0x8>
 8003a9e:	46c0      	nop			@ (mov r8, r8)
 8003aa0:	20001008 	.word	0x20001008

08003aa4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003aaa:	2300      	movs	r3, #0
 8003aac:	607b      	str	r3, [r7, #4]
 8003aae:	e00c      	b.n	8003aca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	0013      	movs	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	189b      	adds	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4a14      	ldr	r2, [pc, #80]	@ (8003b0c <prvInitialiseTaskLists+0x68>)
 8003abc:	189b      	adds	r3, r3, r2
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f7ff fa54 	bl	8002f6c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	607b      	str	r3, [r7, #4]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b06      	cmp	r3, #6
 8003ace:	d9ef      	bls.n	8003ab0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8003b10 <prvInitialiseTaskLists+0x6c>)
 8003ad2:	0018      	movs	r0, r3
 8003ad4:	f7ff fa4a 	bl	8002f6c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8003b14 <prvInitialiseTaskLists+0x70>)
 8003ada:	0018      	movs	r0, r3
 8003adc:	f7ff fa46 	bl	8002f6c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8003b18 <prvInitialiseTaskLists+0x74>)
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	f7ff fa42 	bl	8002f6c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b1c <prvInitialiseTaskLists+0x78>)
 8003aea:	0018      	movs	r0, r3
 8003aec:	f7ff fa3e 	bl	8002f6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003af0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b20 <prvInitialiseTaskLists+0x7c>)
 8003af2:	0018      	movs	r0, r3
 8003af4:	f7ff fa3a 	bl	8002f6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003af8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b24 <prvInitialiseTaskLists+0x80>)
 8003afa:	4a05      	ldr	r2, [pc, #20]	@ (8003b10 <prvInitialiseTaskLists+0x6c>)
 8003afc:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003afe:	4b0a      	ldr	r3, [pc, #40]	@ (8003b28 <prvInitialiseTaskLists+0x84>)
 8003b00:	4a04      	ldr	r2, [pc, #16]	@ (8003b14 <prvInitialiseTaskLists+0x70>)
 8003b02:	601a      	str	r2, [r3, #0]
}
 8003b04:	46c0      	nop			@ (mov r8, r8)
 8003b06:	46bd      	mov	sp, r7
 8003b08:	b002      	add	sp, #8
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	20001008 	.word	0x20001008
 8003b10:	20001094 	.word	0x20001094
 8003b14:	200010a8 	.word	0x200010a8
 8003b18:	200010c4 	.word	0x200010c4
 8003b1c:	200010d8 	.word	0x200010d8
 8003b20:	200010f0 	.word	0x200010f0
 8003b24:	200010bc 	.word	0x200010bc
 8003b28:	200010c0 	.word	0x200010c0

08003b2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b32:	e01a      	b.n	8003b6a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8003b34:	f7ff fb5c 	bl	80031f0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b38:	4b10      	ldr	r3, [pc, #64]	@ (8003b7c <prvCheckTasksWaitingTermination+0x50>)
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3304      	adds	r3, #4
 8003b44:	0018      	movs	r0, r3
 8003b46:	f7ff fa92 	bl	800306e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b80 <prvCheckTasksWaitingTermination+0x54>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	1e5a      	subs	r2, r3, #1
 8003b50:	4b0b      	ldr	r3, [pc, #44]	@ (8003b80 <prvCheckTasksWaitingTermination+0x54>)
 8003b52:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003b54:	4b0b      	ldr	r3, [pc, #44]	@ (8003b84 <prvCheckTasksWaitingTermination+0x58>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	1e5a      	subs	r2, r3, #1
 8003b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b84 <prvCheckTasksWaitingTermination+0x58>)
 8003b5c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8003b5e:	f7ff fb59 	bl	8003214 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	0018      	movs	r0, r3
 8003b66:	f000 f80f 	bl	8003b88 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b6a:	4b06      	ldr	r3, [pc, #24]	@ (8003b84 <prvCheckTasksWaitingTermination+0x58>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d1e0      	bne.n	8003b34 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003b72:	46c0      	nop			@ (mov r8, r8)
 8003b74:	46c0      	nop			@ (mov r8, r8)
 8003b76:	46bd      	mov	sp, r7
 8003b78:	b002      	add	sp, #8
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	200010d8 	.word	0x200010d8
 8003b80:	20001104 	.word	0x20001104
 8003b84:	200010ec 	.word	0x200010ec

08003b88 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	334c      	adds	r3, #76	@ 0x4c
 8003b94:	0018      	movs	r0, r3
 8003b96:	f000 f89f 	bl	8003cd8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	229d      	movs	r2, #157	@ 0x9d
 8003b9e:	5c9b      	ldrb	r3, [r3, r2]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d109      	bne.n	8003bb8 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f7ff f8dd 	bl	8002d68 <vPortFree>
				vPortFree( pxTCB );
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	f7ff f8d9 	bl	8002d68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003bb6:	e011      	b.n	8003bdc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	229d      	movs	r2, #157	@ 0x9d
 8003bbc:	5c9b      	ldrb	r3, [r3, r2]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d104      	bne.n	8003bcc <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f7ff f8cf 	bl	8002d68 <vPortFree>
	}
 8003bca:	e007      	b.n	8003bdc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	229d      	movs	r2, #157	@ 0x9d
 8003bd0:	5c9b      	ldrb	r3, [r3, r2]
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d002      	beq.n	8003bdc <prvDeleteTCB+0x54>
 8003bd6:	b672      	cpsid	i
 8003bd8:	46c0      	nop			@ (mov r8, r8)
 8003bda:	e7fd      	b.n	8003bd8 <prvDeleteTCB+0x50>
	}
 8003bdc:	46c0      	nop			@ (mov r8, r8)
 8003bde:	46bd      	mov	sp, r7
 8003be0:	b002      	add	sp, #8
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003bea:	4b0b      	ldr	r3, [pc, #44]	@ (8003c18 <prvResetNextTaskUnblockTime+0x34>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d104      	bne.n	8003bfe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003bf4:	4b09      	ldr	r3, [pc, #36]	@ (8003c1c <prvResetNextTaskUnblockTime+0x38>)
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	4252      	negs	r2, r2
 8003bfa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003bfc:	e008      	b.n	8003c10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bfe:	4b06      	ldr	r3, [pc, #24]	@ (8003c18 <prvResetNextTaskUnblockTime+0x34>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685a      	ldr	r2, [r3, #4]
 8003c0c:	4b03      	ldr	r3, [pc, #12]	@ (8003c1c <prvResetNextTaskUnblockTime+0x38>)
 8003c0e:	601a      	str	r2, [r3, #0]
}
 8003c10:	46c0      	nop			@ (mov r8, r8)
 8003c12:	46bd      	mov	sp, r7
 8003c14:	b002      	add	sp, #8
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	200010bc 	.word	0x200010bc
 8003c1c:	20001124 	.word	0x20001124

08003c20 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003c2a:	4b21      	ldr	r3, [pc, #132]	@ (8003cb0 <prvAddCurrentTaskToDelayedList+0x90>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c30:	4b20      	ldr	r3, [pc, #128]	@ (8003cb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	3304      	adds	r3, #4
 8003c36:	0018      	movs	r0, r3
 8003c38:	f7ff fa19 	bl	800306e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	d10b      	bne.n	8003c5a <prvAddCurrentTaskToDelayedList+0x3a>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d008      	beq.n	8003c5a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c48:	4b1a      	ldr	r3, [pc, #104]	@ (8003cb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	1d1a      	adds	r2, r3, #4
 8003c4e:	4b1a      	ldr	r3, [pc, #104]	@ (8003cb8 <prvAddCurrentTaskToDelayedList+0x98>)
 8003c50:	0011      	movs	r1, r2
 8003c52:	0018      	movs	r0, r3
 8003c54:	f7ff f9b3 	bl	8002fbe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003c58:	e026      	b.n	8003ca8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	18d3      	adds	r3, r2, r3
 8003c60:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003c62:	4b14      	ldr	r3, [pc, #80]	@ (8003cb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d209      	bcs.n	8003c86 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c72:	4b12      	ldr	r3, [pc, #72]	@ (8003cbc <prvAddCurrentTaskToDelayedList+0x9c>)
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	4b0f      	ldr	r3, [pc, #60]	@ (8003cb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	3304      	adds	r3, #4
 8003c7c:	0019      	movs	r1, r3
 8003c7e:	0010      	movs	r0, r2
 8003c80:	f7ff f9bf 	bl	8003002 <vListInsert>
}
 8003c84:	e010      	b.n	8003ca8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c86:	4b0e      	ldr	r3, [pc, #56]	@ (8003cc0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	3304      	adds	r3, #4
 8003c90:	0019      	movs	r1, r3
 8003c92:	0010      	movs	r0, r2
 8003c94:	f7ff f9b5 	bl	8003002 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003c98:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d202      	bcs.n	8003ca8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003ca2:	4b08      	ldr	r3, [pc, #32]	@ (8003cc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	601a      	str	r2, [r3, #0]
}
 8003ca8:	46c0      	nop			@ (mov r8, r8)
 8003caa:	46bd      	mov	sp, r7
 8003cac:	b004      	add	sp, #16
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	20001108 	.word	0x20001108
 8003cb4:	20001004 	.word	0x20001004
 8003cb8:	200010f0 	.word	0x200010f0
 8003cbc:	200010c0 	.word	0x200010c0
 8003cc0:	200010bc 	.word	0x200010bc
 8003cc4:	20001124 	.word	0x20001124

08003cc8 <memset>:
 8003cc8:	0003      	movs	r3, r0
 8003cca:	1882      	adds	r2, r0, r2
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d100      	bne.n	8003cd2 <memset+0xa>
 8003cd0:	4770      	bx	lr
 8003cd2:	7019      	strb	r1, [r3, #0]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	e7f9      	b.n	8003ccc <memset+0x4>

08003cd8 <_reclaim_reent>:
 8003cd8:	4b33      	ldr	r3, [pc, #204]	@ (8003da8 <_reclaim_reent+0xd0>)
 8003cda:	b570      	push	{r4, r5, r6, lr}
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	0004      	movs	r4, r0
 8003ce0:	4283      	cmp	r3, r0
 8003ce2:	d05f      	beq.n	8003da4 <_reclaim_reent+0xcc>
 8003ce4:	69c3      	ldr	r3, [r0, #28]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d027      	beq.n	8003d3a <_reclaim_reent+0x62>
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00d      	beq.n	8003d0c <_reclaim_reent+0x34>
 8003cf0:	2500      	movs	r5, #0
 8003cf2:	69e3      	ldr	r3, [r4, #28]
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	5959      	ldr	r1, [r3, r5]
 8003cf8:	2900      	cmp	r1, #0
 8003cfa:	d118      	bne.n	8003d2e <_reclaim_reent+0x56>
 8003cfc:	3504      	adds	r5, #4
 8003cfe:	2d80      	cmp	r5, #128	@ 0x80
 8003d00:	d1f7      	bne.n	8003cf2 <_reclaim_reent+0x1a>
 8003d02:	69e3      	ldr	r3, [r4, #28]
 8003d04:	0020      	movs	r0, r4
 8003d06:	68d9      	ldr	r1, [r3, #12]
 8003d08:	f000 f876 	bl	8003df8 <_free_r>
 8003d0c:	69e3      	ldr	r3, [r4, #28]
 8003d0e:	6819      	ldr	r1, [r3, #0]
 8003d10:	2900      	cmp	r1, #0
 8003d12:	d002      	beq.n	8003d1a <_reclaim_reent+0x42>
 8003d14:	0020      	movs	r0, r4
 8003d16:	f000 f86f 	bl	8003df8 <_free_r>
 8003d1a:	69e3      	ldr	r3, [r4, #28]
 8003d1c:	689d      	ldr	r5, [r3, #8]
 8003d1e:	2d00      	cmp	r5, #0
 8003d20:	d00b      	beq.n	8003d3a <_reclaim_reent+0x62>
 8003d22:	0029      	movs	r1, r5
 8003d24:	0020      	movs	r0, r4
 8003d26:	682d      	ldr	r5, [r5, #0]
 8003d28:	f000 f866 	bl	8003df8 <_free_r>
 8003d2c:	e7f7      	b.n	8003d1e <_reclaim_reent+0x46>
 8003d2e:	680e      	ldr	r6, [r1, #0]
 8003d30:	0020      	movs	r0, r4
 8003d32:	f000 f861 	bl	8003df8 <_free_r>
 8003d36:	0031      	movs	r1, r6
 8003d38:	e7de      	b.n	8003cf8 <_reclaim_reent+0x20>
 8003d3a:	6961      	ldr	r1, [r4, #20]
 8003d3c:	2900      	cmp	r1, #0
 8003d3e:	d002      	beq.n	8003d46 <_reclaim_reent+0x6e>
 8003d40:	0020      	movs	r0, r4
 8003d42:	f000 f859 	bl	8003df8 <_free_r>
 8003d46:	69e1      	ldr	r1, [r4, #28]
 8003d48:	2900      	cmp	r1, #0
 8003d4a:	d002      	beq.n	8003d52 <_reclaim_reent+0x7a>
 8003d4c:	0020      	movs	r0, r4
 8003d4e:	f000 f853 	bl	8003df8 <_free_r>
 8003d52:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003d54:	2900      	cmp	r1, #0
 8003d56:	d002      	beq.n	8003d5e <_reclaim_reent+0x86>
 8003d58:	0020      	movs	r0, r4
 8003d5a:	f000 f84d 	bl	8003df8 <_free_r>
 8003d5e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d60:	2900      	cmp	r1, #0
 8003d62:	d002      	beq.n	8003d6a <_reclaim_reent+0x92>
 8003d64:	0020      	movs	r0, r4
 8003d66:	f000 f847 	bl	8003df8 <_free_r>
 8003d6a:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003d6c:	2900      	cmp	r1, #0
 8003d6e:	d002      	beq.n	8003d76 <_reclaim_reent+0x9e>
 8003d70:	0020      	movs	r0, r4
 8003d72:	f000 f841 	bl	8003df8 <_free_r>
 8003d76:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003d78:	2900      	cmp	r1, #0
 8003d7a:	d002      	beq.n	8003d82 <_reclaim_reent+0xaa>
 8003d7c:	0020      	movs	r0, r4
 8003d7e:	f000 f83b 	bl	8003df8 <_free_r>
 8003d82:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003d84:	2900      	cmp	r1, #0
 8003d86:	d002      	beq.n	8003d8e <_reclaim_reent+0xb6>
 8003d88:	0020      	movs	r0, r4
 8003d8a:	f000 f835 	bl	8003df8 <_free_r>
 8003d8e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003d90:	2900      	cmp	r1, #0
 8003d92:	d002      	beq.n	8003d9a <_reclaim_reent+0xc2>
 8003d94:	0020      	movs	r0, r4
 8003d96:	f000 f82f 	bl	8003df8 <_free_r>
 8003d9a:	6a23      	ldr	r3, [r4, #32]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <_reclaim_reent+0xcc>
 8003da0:	0020      	movs	r0, r4
 8003da2:	4798      	blx	r3
 8003da4:	bd70      	pop	{r4, r5, r6, pc}
 8003da6:	46c0      	nop			@ (mov r8, r8)
 8003da8:	20000010 	.word	0x20000010

08003dac <__libc_init_array>:
 8003dac:	b570      	push	{r4, r5, r6, lr}
 8003dae:	2600      	movs	r6, #0
 8003db0:	4c0c      	ldr	r4, [pc, #48]	@ (8003de4 <__libc_init_array+0x38>)
 8003db2:	4d0d      	ldr	r5, [pc, #52]	@ (8003de8 <__libc_init_array+0x3c>)
 8003db4:	1b64      	subs	r4, r4, r5
 8003db6:	10a4      	asrs	r4, r4, #2
 8003db8:	42a6      	cmp	r6, r4
 8003dba:	d109      	bne.n	8003dd0 <__libc_init_array+0x24>
 8003dbc:	2600      	movs	r6, #0
 8003dbe:	f000 f875 	bl	8003eac <_init>
 8003dc2:	4c0a      	ldr	r4, [pc, #40]	@ (8003dec <__libc_init_array+0x40>)
 8003dc4:	4d0a      	ldr	r5, [pc, #40]	@ (8003df0 <__libc_init_array+0x44>)
 8003dc6:	1b64      	subs	r4, r4, r5
 8003dc8:	10a4      	asrs	r4, r4, #2
 8003dca:	42a6      	cmp	r6, r4
 8003dcc:	d105      	bne.n	8003dda <__libc_init_array+0x2e>
 8003dce:	bd70      	pop	{r4, r5, r6, pc}
 8003dd0:	00b3      	lsls	r3, r6, #2
 8003dd2:	58eb      	ldr	r3, [r5, r3]
 8003dd4:	4798      	blx	r3
 8003dd6:	3601      	adds	r6, #1
 8003dd8:	e7ee      	b.n	8003db8 <__libc_init_array+0xc>
 8003dda:	00b3      	lsls	r3, r6, #2
 8003ddc:	58eb      	ldr	r3, [r5, r3]
 8003dde:	4798      	blx	r3
 8003de0:	3601      	adds	r6, #1
 8003de2:	e7f2      	b.n	8003dca <__libc_init_array+0x1e>
 8003de4:	08003f68 	.word	0x08003f68
 8003de8:	08003f68 	.word	0x08003f68
 8003dec:	08003f6c 	.word	0x08003f6c
 8003df0:	08003f68 	.word	0x08003f68

08003df4 <__retarget_lock_acquire_recursive>:
 8003df4:	4770      	bx	lr

08003df6 <__retarget_lock_release_recursive>:
 8003df6:	4770      	bx	lr

08003df8 <_free_r>:
 8003df8:	b570      	push	{r4, r5, r6, lr}
 8003dfa:	0005      	movs	r5, r0
 8003dfc:	1e0c      	subs	r4, r1, #0
 8003dfe:	d010      	beq.n	8003e22 <_free_r+0x2a>
 8003e00:	3c04      	subs	r4, #4
 8003e02:	6823      	ldr	r3, [r4, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	da00      	bge.n	8003e0a <_free_r+0x12>
 8003e08:	18e4      	adds	r4, r4, r3
 8003e0a:	0028      	movs	r0, r5
 8003e0c:	f000 f83e 	bl	8003e8c <__malloc_lock>
 8003e10:	4a1d      	ldr	r2, [pc, #116]	@ (8003e88 <_free_r+0x90>)
 8003e12:	6813      	ldr	r3, [r2, #0]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d105      	bne.n	8003e24 <_free_r+0x2c>
 8003e18:	6063      	str	r3, [r4, #4]
 8003e1a:	6014      	str	r4, [r2, #0]
 8003e1c:	0028      	movs	r0, r5
 8003e1e:	f000 f83d 	bl	8003e9c <__malloc_unlock>
 8003e22:	bd70      	pop	{r4, r5, r6, pc}
 8003e24:	42a3      	cmp	r3, r4
 8003e26:	d908      	bls.n	8003e3a <_free_r+0x42>
 8003e28:	6820      	ldr	r0, [r4, #0]
 8003e2a:	1821      	adds	r1, r4, r0
 8003e2c:	428b      	cmp	r3, r1
 8003e2e:	d1f3      	bne.n	8003e18 <_free_r+0x20>
 8003e30:	6819      	ldr	r1, [r3, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	1809      	adds	r1, r1, r0
 8003e36:	6021      	str	r1, [r4, #0]
 8003e38:	e7ee      	b.n	8003e18 <_free_r+0x20>
 8003e3a:	001a      	movs	r2, r3
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d001      	beq.n	8003e46 <_free_r+0x4e>
 8003e42:	42a3      	cmp	r3, r4
 8003e44:	d9f9      	bls.n	8003e3a <_free_r+0x42>
 8003e46:	6811      	ldr	r1, [r2, #0]
 8003e48:	1850      	adds	r0, r2, r1
 8003e4a:	42a0      	cmp	r0, r4
 8003e4c:	d10b      	bne.n	8003e66 <_free_r+0x6e>
 8003e4e:	6820      	ldr	r0, [r4, #0]
 8003e50:	1809      	adds	r1, r1, r0
 8003e52:	1850      	adds	r0, r2, r1
 8003e54:	6011      	str	r1, [r2, #0]
 8003e56:	4283      	cmp	r3, r0
 8003e58:	d1e0      	bne.n	8003e1c <_free_r+0x24>
 8003e5a:	6818      	ldr	r0, [r3, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	1841      	adds	r1, r0, r1
 8003e60:	6011      	str	r1, [r2, #0]
 8003e62:	6053      	str	r3, [r2, #4]
 8003e64:	e7da      	b.n	8003e1c <_free_r+0x24>
 8003e66:	42a0      	cmp	r0, r4
 8003e68:	d902      	bls.n	8003e70 <_free_r+0x78>
 8003e6a:	230c      	movs	r3, #12
 8003e6c:	602b      	str	r3, [r5, #0]
 8003e6e:	e7d5      	b.n	8003e1c <_free_r+0x24>
 8003e70:	6820      	ldr	r0, [r4, #0]
 8003e72:	1821      	adds	r1, r4, r0
 8003e74:	428b      	cmp	r3, r1
 8003e76:	d103      	bne.n	8003e80 <_free_r+0x88>
 8003e78:	6819      	ldr	r1, [r3, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	1809      	adds	r1, r1, r0
 8003e7e:	6021      	str	r1, [r4, #0]
 8003e80:	6063      	str	r3, [r4, #4]
 8003e82:	6054      	str	r4, [r2, #4]
 8003e84:	e7ca      	b.n	8003e1c <_free_r+0x24>
 8003e86:	46c0      	nop			@ (mov r8, r8)
 8003e88:	2000126c 	.word	0x2000126c

08003e8c <__malloc_lock>:
 8003e8c:	b510      	push	{r4, lr}
 8003e8e:	4802      	ldr	r0, [pc, #8]	@ (8003e98 <__malloc_lock+0xc>)
 8003e90:	f7ff ffb0 	bl	8003df4 <__retarget_lock_acquire_recursive>
 8003e94:	bd10      	pop	{r4, pc}
 8003e96:	46c0      	nop			@ (mov r8, r8)
 8003e98:	20001268 	.word	0x20001268

08003e9c <__malloc_unlock>:
 8003e9c:	b510      	push	{r4, lr}
 8003e9e:	4802      	ldr	r0, [pc, #8]	@ (8003ea8 <__malloc_unlock+0xc>)
 8003ea0:	f7ff ffa9 	bl	8003df6 <__retarget_lock_release_recursive>
 8003ea4:	bd10      	pop	{r4, pc}
 8003ea6:	46c0      	nop			@ (mov r8, r8)
 8003ea8:	20001268 	.word	0x20001268

08003eac <_init>:
 8003eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eae:	46c0      	nop			@ (mov r8, r8)
 8003eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eb2:	bc08      	pop	{r3}
 8003eb4:	469e      	mov	lr, r3
 8003eb6:	4770      	bx	lr

08003eb8 <_fini>:
 8003eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eba:	46c0      	nop			@ (mov r8, r8)
 8003ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ebe:	bc08      	pop	{r3}
 8003ec0:	469e      	mov	lr, r3
 8003ec2:	4770      	bx	lr
