
STM32F401_Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009a4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b38  08000b38  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000b38  08000b38  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08000b38  08000b38  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b38  08000b38  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b38  08000b38  00010b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000b3c  08000b3c  00010b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08000b40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  20000030  08000b70  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  08000b70  000200ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002005a  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002204  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000097f  00000000  00000000  000222a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001c8  00000000  00000000  00022c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000130  00000000  00000000  00022de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001805  00000000  00000000  00022f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000033ed  00000000  00000000  0002471d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00006490  00000000  00000000  00027b0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000004e8  00000000  00000000  0002df9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0002e484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000030 	.word	0x20000030
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000b20 	.word	0x08000b20

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000034 	.word	0x20000034
 80001d0:	08000b20 	.word	0x08000b20

080001d4 <nvic_enable>:
 * @return :
 * 			(RET_OK) : The function done successfully
 * 			(RET_ERROR) : The function has a problem to perform this action
 */
Std_RetType_t nvic_enable(IRQn_Type IRQNum)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b085      	sub	sp, #20
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]
	Std_RetType_t ret = RET_OK;
 80001de:	2300      	movs	r3, #0
 80001e0:	73fb      	strb	r3, [r7, #15]
	uint8_t l_Reg_num ;
	uint8_t l_Bit_num ;
	if(IRQNum > SPI4_IRQn)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	2b54      	cmp	r3, #84	; 0x54
 80001e8:	dd02      	ble.n	80001f0 <nvic_enable+0x1c>
	{
		ret = RET_ERROR;
 80001ea:	2301      	movs	r3, #1
 80001ec:	73fb      	strb	r3, [r7, #15]
 80001ee:	e01a      	b.n	8000226 <nvic_enable+0x52>
	}
	else
	{
		/*interrupt enable*/
		l_Reg_num = (IRQNum / 32);
 80001f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	da00      	bge.n	80001fa <nvic_enable+0x26>
 80001f8:	331f      	adds	r3, #31
 80001fa:	115b      	asrs	r3, r3, #5
 80001fc:	b25b      	sxtb	r3, r3
 80001fe:	73bb      	strb	r3, [r7, #14]
		l_Bit_num = (IRQNum % 32);
 8000200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000204:	425a      	negs	r2, r3
 8000206:	f003 031f 	and.w	r3, r3, #31
 800020a:	f002 021f 	and.w	r2, r2, #31
 800020e:	bf58      	it	pl
 8000210:	4253      	negpl	r3, r2
 8000212:	b25b      	sxtb	r3, r3
 8000214:	737b      	strb	r3, [r7, #13]
		NVIC->ISER[l_Reg_num] = (1<<l_Bit_num);
 8000216:	7b7b      	ldrb	r3, [r7, #13]
 8000218:	2201      	movs	r2, #1
 800021a:	fa02 f103 	lsl.w	r1, r2, r3
 800021e:	4a05      	ldr	r2, [pc, #20]	; (8000234 <nvic_enable+0x60>)
 8000220:	7bbb      	ldrb	r3, [r7, #14]
 8000222:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	return ret;
 8000226:	7bfb      	ldrb	r3, [r7, #15]
}
 8000228:	4618      	mov	r0, r3
 800022a:	3714      	adds	r7, #20
 800022c:	46bd      	mov	sp, r7
 800022e:	bc80      	pop	{r7}
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	e000e100 	.word	0xe000e100

08000238 <nvic_set_priority>:
 * @return :
 * 			(RET_OK) : The function done successfully
 * 			(RET_ERROR) : The function has a problem to perform this action
 */
Std_RetType_t nvic_set_priority(IRQn_Type IRQNum,uint8_t priority)
{
 8000238:	b480      	push	{r7}
 800023a:	b085      	sub	sp, #20
 800023c:	af00      	add	r7, sp, #0
 800023e:	4603      	mov	r3, r0
 8000240:	460a      	mov	r2, r1
 8000242:	71fb      	strb	r3, [r7, #7]
 8000244:	4613      	mov	r3, r2
 8000246:	71bb      	strb	r3, [r7, #6]
	Std_RetType_t ret = RET_OK;
 8000248:	2300      	movs	r3, #0
 800024a:	73fb      	strb	r3, [r7, #15]
	if(IRQNum > SPI4_IRQn)
 800024c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000250:	2b54      	cmp	r3, #84	; 0x54
 8000252:	dd02      	ble.n	800025a <nvic_set_priority+0x22>
	{
		ret = RET_ERROR;
 8000254:	2301      	movs	r3, #1
 8000256:	73fb      	strb	r3, [r7, #15]
 8000258:	e008      	b.n	800026c <nvic_set_priority+0x34>
	}
	else
	{
		/*set priority of the interrupt */
		NVIC->IPR[IRQNum] = (priority << 4U);
 800025a:	4907      	ldr	r1, [pc, #28]	; (8000278 <nvic_set_priority+0x40>)
 800025c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000260:	79ba      	ldrb	r2, [r7, #6]
 8000262:	0112      	lsls	r2, r2, #4
 8000264:	b2d2      	uxtb	r2, r2
 8000266:	440b      	add	r3, r1
 8000268:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
	}
	return ret;
 800026c:	7bfb      	ldrb	r3, [r7, #15]
}
 800026e:	4618      	mov	r0, r3
 8000270:	3714      	adds	r7, #20
 8000272:	46bd      	mov	sp, r7
 8000274:	bc80      	pop	{r7}
 8000276:	4770      	bx	lr
 8000278:	e000e100 	.word	0xe000e100

0800027c <scb_set_priority_group>:
 * @return :
 * 			(RET_OK) : The function done successfully
 * 			(RET_ERROR) : The function has a problem to perform this action
 */
Std_RetType_t scb_set_priority_group(uint32_t priority_group)
{
 800027c:	b480      	push	{r7}
 800027e:	b085      	sub	sp, #20
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
	Std_RetType_t ret = RET_OK ;
 8000284:	2300      	movs	r3, #0
 8000286:	73fb      	strb	r3, [r7, #15]
	if((GROUP_PRIORITIES_8_SUB_PRIORITIES_2==priority_group)||(GROUP_PRIORITIES_4_SUB_PRIORITIES_4==priority_group)||(GROUP_PRIORITIES_2_SUB_PRIORITIES_8==priority_group)||(GROUP_PRIORITIES_1_SUB_PRIORITIES_16==priority_group))
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	4a0e      	ldr	r2, [pc, #56]	; (80002c4 <scb_set_priority_group+0x48>)
 800028c:	4293      	cmp	r3, r2
 800028e:	d00b      	beq.n	80002a8 <scb_set_priority_group+0x2c>
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	4a0d      	ldr	r2, [pc, #52]	; (80002c8 <scb_set_priority_group+0x4c>)
 8000294:	4293      	cmp	r3, r2
 8000296:	d007      	beq.n	80002a8 <scb_set_priority_group+0x2c>
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <scb_set_priority_group+0x50>)
 800029c:	4293      	cmp	r3, r2
 800029e:	d003      	beq.n	80002a8 <scb_set_priority_group+0x2c>
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	4a0b      	ldr	r2, [pc, #44]	; (80002d0 <scb_set_priority_group+0x54>)
 80002a4:	4293      	cmp	r3, r2
 80002a6:	d104      	bne.n	80002b2 <scb_set_priority_group+0x36>
	{
		SCB->AIRCR = priority_group;
 80002a8:	4a0a      	ldr	r2, [pc, #40]	; (80002d4 <scb_set_priority_group+0x58>)
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	f8c2 3d04 	str.w	r3, [r2, #3332]	; 0xd04
 80002b0:	e001      	b.n	80002b6 <scb_set_priority_group+0x3a>
	}
	else
	{
		ret = RET_ERROR;
 80002b2:	2301      	movs	r3, #1
 80002b4:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 80002b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80002b8:	4618      	mov	r0, r3
 80002ba:	3714      	adds	r7, #20
 80002bc:	46bd      	mov	sp, r7
 80002be:	bc80      	pop	{r7}
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	05fa0400 	.word	0x05fa0400
 80002c8:	05fa0500 	.word	0x05fa0500
 80002cc:	05fa0600 	.word	0x05fa0600
 80002d0:	05fa0700 	.word	0x05fa0700
 80002d4:	e000e008 	.word	0xe000e008

080002d8 <Systick_init>:
 * @return :
 * 			(RET_OK) : The function done successfully
 * 			(RET_ERROR) : The function has a problem to perform this action
 */
Std_RetType_t Systick_init(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	b083      	sub	sp, #12
 80002dc:	af00      	add	r7, sp, #0
	uint32_t NO_Tick = 0x00ffffff;
 80002de:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80002e2:	603b      	str	r3, [r7, #0]
	Std_RetType_t ret = RET_OK;
 80002e4:	2300      	movs	r3, #0
 80002e6:	71fb      	strb	r3, [r7, #7]
	if(NO_Tick > (STSTICK_LOAD_VALUE_POS << STSTICK_LOAD_VALUE_ACCESS)) /*resolution = 2^n = 2^24 = 16,777,216 = 1<<24*/
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80002ee:	d902      	bls.n	80002f6 <Systick_init+0x1e>
	{
		ret = RET_ERROR;
 80002f0:	2301      	movs	r3, #1
 80002f2:	71fb      	strb	r3, [r7, #7]
 80002f4:	e011      	b.n	800031a <Systick_init+0x42>
	}
	else
	{
		/*Disable the SYSTICK counter*/
		SYSTICK->CSR &=~ (SYSTICK_CSR_ENABLE_MASK << SYSTICK_CSR_ENABLE_POS);
 80002f6:	4b0c      	ldr	r3, [pc, #48]	; (8000328 <Systick_init+0x50>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	4a0b      	ldr	r2, [pc, #44]	; (8000328 <Systick_init+0x50>)
 80002fc:	f023 0301 	bic.w	r3, r3, #1
 8000300:	6013      	str	r3, [r2, #0]
		/*load the value into SYST_CVR in the range 0x00000001-0x00FFFFFF*/
		SYSTICK->RVR = NO_Tick;
 8000302:	4a09      	ldr	r2, [pc, #36]	; (8000328 <Systick_init+0x50>)
 8000304:	683b      	ldr	r3, [r7, #0]
 8000306:	6053      	str	r3, [r2, #4]
		/*clear the SYSTICK counter value*/
		SYSTICK->CVR = 0;
 8000308:	4b07      	ldr	r3, [pc, #28]	; (8000328 <Systick_init+0x50>)
 800030a:	2200      	movs	r2, #0
 800030c:	609a      	str	r2, [r3, #8]
		/*Indicates the clock source: (0) = external clock , (1) = processor clock*/
#if SYSTICK_CLOCK_SOURCE==SYSTICK_CLOCK_SOURCE_DIV_1
		SYSTICK->CSR |= (SYSTICK_CSR_CLOCK_MASK<<SYSTICK_CSR_CLOCK_POS);
 800030e:	4b06      	ldr	r3, [pc, #24]	; (8000328 <Systick_init+0x50>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	4a05      	ldr	r2, [pc, #20]	; (8000328 <Systick_init+0x50>)
 8000314:	f043 0304 	orr.w	r3, r3, #4
 8000318:	6013      	str	r3, [r2, #0]
#elif SYSTICK_CLOCK_SOURCE==SYSTICK_CLOCK_SOURCE_DIV_8
		SYSTICK->CSR &=~(SYSTICK_CSR_CLOCK_MASK<<SYSTICK_CSR_CLOCK_POS);
#else
#endif
	}
	return ret;
 800031a:	79fb      	ldrb	r3, [r7, #7]
}
 800031c:	4618      	mov	r0, r3
 800031e:	370c      	adds	r7, #12
 8000320:	46bd      	mov	sp, r7
 8000322:	bc80      	pop	{r7}
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	e000e010 	.word	0xe000e010

0800032c <Systick_Wait_Blocking>:
 * @return :
 * 			(RET_OK) : The function done successfully
 * 			(RET_ERROR) : The function has a problem to perform this action
 */
Std_RetType_t Systick_Wait_Blocking(uint32_t NO_Tick)
{
 800032c:	b480      	push	{r7}
 800032e:	b085      	sub	sp, #20
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
	Std_RetType_t ret = RET_OK;
 8000334:	2300      	movs	r3, #0
 8000336:	73fb      	strb	r3, [r7, #15]
	if(NO_Tick > (STSTICK_LOAD_VALUE_POS << STSTICK_LOAD_VALUE_ACCESS)) /*resolution = 2^n = 2^24 = 16,777,216 = 1<<24*/
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800033e:	d902      	bls.n	8000346 <Systick_Wait_Blocking+0x1a>
	{
		ret = RET_ERROR;
 8000340:	2301      	movs	r3, #1
 8000342:	73fb      	strb	r3, [r7, #15]
 8000344:	e012      	b.n	800036c <Systick_Wait_Blocking+0x40>
	}
	else
	{
		/*load the value into SYST_CVR in the range 0x00000001-0x00FFFFFF*/
		SYSTICK->RVR = NO_Tick;
 8000346:	4a0c      	ldr	r2, [pc, #48]	; (8000378 <Systick_Wait_Blocking+0x4c>)
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	6053      	str	r3, [r2, #4]
		/*Enable the SYSTICK counter*/
		SYSTICK->CSR |= (SYSTICK_CSR_ENABLE_MASK << SYSTICK_CSR_ENABLE_POS);
 800034c:	4b0a      	ldr	r3, [pc, #40]	; (8000378 <Systick_Wait_Blocking+0x4c>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a09      	ldr	r2, [pc, #36]	; (8000378 <Systick_Wait_Blocking+0x4c>)
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6013      	str	r3, [r2, #0]
		/*COUNTFLAG Returns 1 if timer counted to 0 since last time this was read*/
		while((SYSTICK->CSR &(SYSTICK_CSR_COUNTFLAG_MASK<<SYSTICK_CSR_COUNTFLAG_POS)) == 0);
 8000358:	bf00      	nop
 800035a:	4b07      	ldr	r3, [pc, #28]	; (8000378 <Systick_Wait_Blocking+0x4c>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000362:	2b00      	cmp	r3, #0
 8000364:	d0f9      	beq.n	800035a <Systick_Wait_Blocking+0x2e>
		/*clear the SYSTICK counter value*/
		SYSTICK->CVR = 0;
 8000366:	4b04      	ldr	r3, [pc, #16]	; (8000378 <Systick_Wait_Blocking+0x4c>)
 8000368:	2200      	movs	r2, #0
 800036a:	609a      	str	r2, [r3, #8]
	}
	return ret;
 800036c:	7bfb      	ldrb	r3, [r7, #15]
}
 800036e:	4618      	mov	r0, r3
 8000370:	3714      	adds	r7, #20
 8000372:	46bd      	mov	sp, r7
 8000374:	bc80      	pop	{r7}
 8000376:	4770      	bx	lr
 8000378:	e000e010 	.word	0xe000e010

0800037c <delay_ms>:
 * @param  : (ms) : number of Millie seconds
 * @return :
 *
 */
void delay_ms(uint32_t ms)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b084      	sub	sp, #16
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
	if(ms > 0)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	2b00      	cmp	r3, #0
 8000388:	d00c      	beq.n	80003a4 <delay_ms+0x28>
	{
		uint32_t number_of_ms = ms;
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	60fb      	str	r3, [r7, #12]
		while(number_of_ms > 0)
 800038e:	e006      	b.n	800039e <delay_ms+0x22>
		{
			Systick_Wait_Blocking(0x4189);	/*0x4189 = 1ms*/
 8000390:	f244 1089 	movw	r0, #16777	; 0x4189
 8000394:	f7ff ffca 	bl	800032c <Systick_Wait_Blocking>
			number_of_ms--;
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	3b01      	subs	r3, #1
 800039c:	60fb      	str	r3, [r7, #12]
		while(number_of_ms > 0)
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d1f5      	bne.n	8000390 <delay_ms+0x14>
		}
	}
}
 80003a4:	bf00      	nop
 80003a6:	3710      	adds	r7, #16
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}

080003ac <EXTI_initialize>:
static void (* EXTI_Handler[EXTI_MAX_NUMBER])(void) ={NULL};
static EXTI_source_t EXTI_source ;


Std_RetType_t EXTI_initialize(const EXTI_config_t* EXTI_object)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b085      	sub	sp, #20
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
	Std_RetType_t ret = RET_OK;
 80003b4:	2300      	movs	r3, #0
 80003b6:	73fb      	strb	r3, [r7, #15]
	if(NULL == EXTI_object)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d102      	bne.n	80003c4 <EXTI_initialize+0x18>
	{
		ret =  RET_ERROR;
 80003be:	2301      	movs	r3, #1
 80003c0:	73fb      	strb	r3, [r7, #15]
 80003c2:	e050      	b.n	8000466 <EXTI_initialize+0xba>
	}
	else
	{
		//configure edge
		switch(EXTI_object->EXTI_edge)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	791b      	ldrb	r3, [r3, #4]
 80003c8:	2b02      	cmp	r3, #2
 80003ca:	d01e      	beq.n	800040a <EXTI_initialize+0x5e>
 80003cc:	2b02      	cmp	r3, #2
 80003ce:	dc33      	bgt.n	8000438 <EXTI_initialize+0x8c>
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d002      	beq.n	80003da <EXTI_initialize+0x2e>
 80003d4:	2b01      	cmp	r3, #1
 80003d6:	d00c      	beq.n	80003f2 <EXTI_initialize+0x46>
 80003d8:	e02e      	b.n	8000438 <EXTI_initialize+0x8c>
		{
			case RISING_EDGE :
				EXTI->RTSR |= (1 << EXTI_object->source);
 80003da:	4b26      	ldr	r3, [pc, #152]	; (8000474 <EXTI_initialize+0xc8>)
 80003dc:	689b      	ldr	r3, [r3, #8]
 80003de:	687a      	ldr	r2, [r7, #4]
 80003e0:	7992      	ldrb	r2, [r2, #6]
 80003e2:	4611      	mov	r1, r2
 80003e4:	2201      	movs	r2, #1
 80003e6:	408a      	lsls	r2, r1
 80003e8:	4611      	mov	r1, r2
 80003ea:	4a22      	ldr	r2, [pc, #136]	; (8000474 <EXTI_initialize+0xc8>)
 80003ec:	430b      	orrs	r3, r1
 80003ee:	6093      	str	r3, [r2, #8]
			break;
 80003f0:	e022      	b.n	8000438 <EXTI_initialize+0x8c>
			case FALLING_EDGE :
				EXTI->FTSR |= (1 << EXTI_object->source);
 80003f2:	4b20      	ldr	r3, [pc, #128]	; (8000474 <EXTI_initialize+0xc8>)
 80003f4:	68db      	ldr	r3, [r3, #12]
 80003f6:	687a      	ldr	r2, [r7, #4]
 80003f8:	7992      	ldrb	r2, [r2, #6]
 80003fa:	4611      	mov	r1, r2
 80003fc:	2201      	movs	r2, #1
 80003fe:	408a      	lsls	r2, r1
 8000400:	4611      	mov	r1, r2
 8000402:	4a1c      	ldr	r2, [pc, #112]	; (8000474 <EXTI_initialize+0xc8>)
 8000404:	430b      	orrs	r3, r1
 8000406:	60d3      	str	r3, [r2, #12]
			break;
 8000408:	e016      	b.n	8000438 <EXTI_initialize+0x8c>
			case RISING_FALLING_EDGE :
				EXTI->RTSR |= (1 << EXTI_object->source);
 800040a:	4b1a      	ldr	r3, [pc, #104]	; (8000474 <EXTI_initialize+0xc8>)
 800040c:	689b      	ldr	r3, [r3, #8]
 800040e:	687a      	ldr	r2, [r7, #4]
 8000410:	7992      	ldrb	r2, [r2, #6]
 8000412:	4611      	mov	r1, r2
 8000414:	2201      	movs	r2, #1
 8000416:	408a      	lsls	r2, r1
 8000418:	4611      	mov	r1, r2
 800041a:	4a16      	ldr	r2, [pc, #88]	; (8000474 <EXTI_initialize+0xc8>)
 800041c:	430b      	orrs	r3, r1
 800041e:	6093      	str	r3, [r2, #8]
				EXTI->FTSR |= (1 << EXTI_object->source);
 8000420:	4b14      	ldr	r3, [pc, #80]	; (8000474 <EXTI_initialize+0xc8>)
 8000422:	68db      	ldr	r3, [r3, #12]
 8000424:	687a      	ldr	r2, [r7, #4]
 8000426:	7992      	ldrb	r2, [r2, #6]
 8000428:	4611      	mov	r1, r2
 800042a:	2201      	movs	r2, #1
 800042c:	408a      	lsls	r2, r1
 800042e:	4611      	mov	r1, r2
 8000430:	4a10      	ldr	r2, [pc, #64]	; (8000474 <EXTI_initialize+0xc8>)
 8000432:	430b      	orrs	r3, r1
 8000434:	60d3      	str	r3, [r2, #12]
			break;
 8000436:	bf00      	nop
		}
		//enable or disable external interrupt
		EXTI->IMR |= (1 << EXTI_object->EXTI_enable_disable);
 8000438:	4b0e      	ldr	r3, [pc, #56]	; (8000474 <EXTI_initialize+0xc8>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	687a      	ldr	r2, [r7, #4]
 800043e:	7952      	ldrb	r2, [r2, #5]
 8000440:	4611      	mov	r1, r2
 8000442:	2201      	movs	r2, #1
 8000444:	408a      	lsls	r2, r1
 8000446:	4611      	mov	r1, r2
 8000448:	4a0a      	ldr	r2, [pc, #40]	; (8000474 <EXTI_initialize+0xc8>)
 800044a:	430b      	orrs	r3, r1
 800044c:	6013      	str	r3, [r2, #0]
		// initiate call back
		EXTI_Handler[EXTI_object->source] = EXTI_object->EXTI_handler;
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	799b      	ldrb	r3, [r3, #6]
 8000452:	4619      	mov	r1, r3
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a07      	ldr	r2, [pc, #28]	; (8000478 <EXTI_initialize+0xcc>)
 800045a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		// initiate EXTI_source
		EXTI_source = EXTI_object->source;
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	799a      	ldrb	r2, [r3, #6]
 8000462:	4b06      	ldr	r3, [pc, #24]	; (800047c <EXTI_initialize+0xd0>)
 8000464:	701a      	strb	r2, [r3, #0]
	}
	return ret;
 8000466:	7bfb      	ldrb	r3, [r7, #15]
}
 8000468:	4618      	mov	r0, r3
 800046a:	3714      	adds	r7, #20
 800046c:	46bd      	mov	sp, r7
 800046e:	bc80      	pop	{r7}
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop
 8000474:	40023c00 	.word	0x40023c00
 8000478:	2000004c 	.word	0x2000004c
 800047c:	200000a8 	.word	0x200000a8

08000480 <EXTI_set_pending_flag>:

	}
	return ret;
}
Std_RetType_t EXTI_set_pending_flag(const EXTI_config_t* EXTI_object)
{
 8000480:	b480      	push	{r7}
 8000482:	b085      	sub	sp, #20
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
	Std_RetType_t ret = RET_OK;
 8000488:	2300      	movs	r3, #0
 800048a:	73fb      	strb	r3, [r7, #15]
	if(NULL == EXTI_object)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d102      	bne.n	8000498 <EXTI_set_pending_flag+0x18>
	{
		ret =  RET_ERROR;
 8000492:	2301      	movs	r3, #1
 8000494:	73fb      	strb	r3, [r7, #15]
 8000496:	e00a      	b.n	80004ae <EXTI_set_pending_flag+0x2e>
	}
	else
	{
		EXTI->SWIER |= (1 << EXTI_object->source);
 8000498:	4b08      	ldr	r3, [pc, #32]	; (80004bc <EXTI_set_pending_flag+0x3c>)
 800049a:	691b      	ldr	r3, [r3, #16]
 800049c:	687a      	ldr	r2, [r7, #4]
 800049e:	7992      	ldrb	r2, [r2, #6]
 80004a0:	4611      	mov	r1, r2
 80004a2:	2201      	movs	r2, #1
 80004a4:	408a      	lsls	r2, r1
 80004a6:	4611      	mov	r1, r2
 80004a8:	4a04      	ldr	r2, [pc, #16]	; (80004bc <EXTI_set_pending_flag+0x3c>)
 80004aa:	430b      	orrs	r3, r1
 80004ac:	6113      	str	r3, [r2, #16]
	}
	return ret;
 80004ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80004b0:	4618      	mov	r0, r3
 80004b2:	3714      	adds	r7, #20
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bc80      	pop	{r7}
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	40023c00 	.word	0x40023c00

080004c0 <EXTI0_IRQHandler>:
	}
	return ret;
}

void EXTI0_IRQHandler(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
	if(NULL != EXTI_Handler[EXTI_source])
 80004c4:	4b08      	ldr	r3, [pc, #32]	; (80004e8 <EXTI0_IRQHandler+0x28>)
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	461a      	mov	r2, r3
 80004ca:	4b08      	ldr	r3, [pc, #32]	; (80004ec <EXTI0_IRQHandler+0x2c>)
 80004cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d006      	beq.n	80004e2 <EXTI0_IRQHandler+0x22>
	{
		EXTI_Handler[EXTI_source]();
 80004d4:	4b04      	ldr	r3, [pc, #16]	; (80004e8 <EXTI0_IRQHandler+0x28>)
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	461a      	mov	r2, r3
 80004da:	4b04      	ldr	r3, [pc, #16]	; (80004ec <EXTI0_IRQHandler+0x2c>)
 80004dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004e0:	4798      	blx	r3
	}
}
 80004e2:	bf00      	nop
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	200000a8 	.word	0x200000a8
 80004ec:	2000004c 	.word	0x2000004c

080004f0 <GPIO_Pin_init>:
 * @return :
 * 			(RET_OK) : The function done successfully
 * 			(RET_ERROR) : The function has a problem to perform this action
 */
Std_RetType_t GPIO_Pin_init(const PinConfig_t *pinConfig)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b085      	sub	sp, #20
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
	Std_RetType_t ret = RET_OK;
 80004f8:	2300      	movs	r3, #0
 80004fa:	73fb      	strb	r3, [r7, #15]
	if(NULL == pinConfig)
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d102      	bne.n	8000508 <GPIO_Pin_init+0x18>
	{
		ret = RET_ERROR;
 8000502:	2301      	movs	r3, #1
 8000504:	73fb      	strb	r3, [r7, #15]
 8000506:	e108      	b.n	800071a <GPIO_Pin_init+0x22a>
	}
	else
	{
		/*select gpio mode */
		/*clear the mode bits*/
		(GPIO_PORT[pinConfig->Port]->MODER) &=~(MODER_MASK << (pinConfig->Pin*MODER_PIN_ACCESS));
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	461a      	mov	r2, r3
 800050e:	4b86      	ldr	r3, [pc, #536]	; (8000728 <GPIO_Pin_init+0x238>)
 8000510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	785b      	ldrb	r3, [r3, #1]
 800051a:	005b      	lsls	r3, r3, #1
 800051c:	2103      	movs	r1, #3
 800051e:	fa01 f303 	lsl.w	r3, r1, r3
 8000522:	43db      	mvns	r3, r3
 8000524:	4619      	mov	r1, r3
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	4618      	mov	r0, r3
 800052c:	4b7e      	ldr	r3, [pc, #504]	; (8000728 <GPIO_Pin_init+0x238>)
 800052e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000532:	400a      	ands	r2, r1
 8000534:	601a      	str	r2, [r3, #0]
		/*set the mode bits*/
		(GPIO_PORT[pinConfig->Port]->MODER) |= ((pinConfig->Mode)<<(pinConfig->Pin*MODER_PIN_ACCESS));
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	461a      	mov	r2, r3
 800053c:	4b7a      	ldr	r3, [pc, #488]	; (8000728 <GPIO_Pin_init+0x238>)
 800053e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000542:	681a      	ldr	r2, [r3, #0]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	789b      	ldrb	r3, [r3, #2]
 8000548:	4619      	mov	r1, r3
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	785b      	ldrb	r3, [r3, #1]
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	fa01 f303 	lsl.w	r3, r1, r3
 8000554:	4619      	mov	r1, r3
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	4618      	mov	r0, r3
 800055c:	4b72      	ldr	r3, [pc, #456]	; (8000728 <GPIO_Pin_init+0x238>)
 800055e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000562:	430a      	orrs	r2, r1
 8000564:	601a      	str	r2, [r3, #0]

		/*select gpio pull state */
		/*clear the PUPDR bits*/
		(GPIO_PORT[pinConfig->Port]->PUPDR) &=~(PUPDR_MASK << (pinConfig->Pin)*PUPDR_PIN_ACCESS);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	461a      	mov	r2, r3
 800056c:	4b6e      	ldr	r3, [pc, #440]	; (8000728 <GPIO_Pin_init+0x238>)
 800056e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000572:	68da      	ldr	r2, [r3, #12]
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	785b      	ldrb	r3, [r3, #1]
 8000578:	005b      	lsls	r3, r3, #1
 800057a:	2103      	movs	r1, #3
 800057c:	fa01 f303 	lsl.w	r3, r1, r3
 8000580:	43db      	mvns	r3, r3
 8000582:	4619      	mov	r1, r3
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	4618      	mov	r0, r3
 800058a:	4b67      	ldr	r3, [pc, #412]	; (8000728 <GPIO_Pin_init+0x238>)
 800058c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000590:	400a      	ands	r2, r1
 8000592:	60da      	str	r2, [r3, #12]
		/*set the PUPDR bits*/
		(GPIO_PORT[pinConfig->Port]->PUPDR) |= ((pinConfig->PullType)<<(pinConfig->Pin*PUPDR_PIN_ACCESS));
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	461a      	mov	r2, r3
 800059a:	4b63      	ldr	r3, [pc, #396]	; (8000728 <GPIO_Pin_init+0x238>)
 800059c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005a0:	68da      	ldr	r2, [r3, #12]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	795b      	ldrb	r3, [r3, #5]
 80005a6:	4619      	mov	r1, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	785b      	ldrb	r3, [r3, #1]
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	fa01 f303 	lsl.w	r3, r1, r3
 80005b2:	4619      	mov	r1, r3
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	4618      	mov	r0, r3
 80005ba:	4b5b      	ldr	r3, [pc, #364]	; (8000728 <GPIO_Pin_init+0x238>)
 80005bc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80005c0:	430a      	orrs	r2, r1
 80005c2:	60da      	str	r2, [r3, #12]

		/*select output type & output speed in case of output or alternate function*/
		if(OUTPUT ==pinConfig->Mode || ALTERNATE_FUNCTION ==pinConfig->Mode)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	789b      	ldrb	r3, [r3, #2]
 80005c8:	2b01      	cmp	r3, #1
 80005ca:	d004      	beq.n	80005d6 <GPIO_Pin_init+0xe6>
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	789b      	ldrb	r3, [r3, #2]
 80005d0:	2b02      	cmp	r3, #2
 80005d2:	f040 80a2 	bne.w	800071a <GPIO_Pin_init+0x22a>
		{
			/*select output type {push pull , open drain}*/
			/*clear the OTYPER bit*/
			(GPIO_PORT[pinConfig->Port]->OTYPER) &=~ (OTYPER_MASK<< pinConfig->Pin);
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	461a      	mov	r2, r3
 80005dc:	4b52      	ldr	r3, [pc, #328]	; (8000728 <GPIO_Pin_init+0x238>)
 80005de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005e2:	685a      	ldr	r2, [r3, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	785b      	ldrb	r3, [r3, #1]
 80005e8:	4619      	mov	r1, r3
 80005ea:	2301      	movs	r3, #1
 80005ec:	408b      	lsls	r3, r1
 80005ee:	43db      	mvns	r3, r3
 80005f0:	4619      	mov	r1, r3
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	4618      	mov	r0, r3
 80005f8:	4b4b      	ldr	r3, [pc, #300]	; (8000728 <GPIO_Pin_init+0x238>)
 80005fa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80005fe:	400a      	ands	r2, r1
 8000600:	605a      	str	r2, [r3, #4]
			/*set the OTYPER bit*/
			(GPIO_PORT[pinConfig->Port]->OTYPER) |= ((pinConfig->Type)<<(pinConfig->Pin));
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	461a      	mov	r2, r3
 8000608:	4b47      	ldr	r3, [pc, #284]	; (8000728 <GPIO_Pin_init+0x238>)
 800060a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800060e:	685a      	ldr	r2, [r3, #4]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	791b      	ldrb	r3, [r3, #4]
 8000614:	4619      	mov	r1, r3
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	785b      	ldrb	r3, [r3, #1]
 800061a:	fa01 f303 	lsl.w	r3, r1, r3
 800061e:	4619      	mov	r1, r3
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	4618      	mov	r0, r3
 8000626:	4b40      	ldr	r3, [pc, #256]	; (8000728 <GPIO_Pin_init+0x238>)
 8000628:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800062c:	430a      	orrs	r2, r1
 800062e:	605a      	str	r2, [r3, #4]

			/*select output speed {low , medium , high , very high}*/
			/*clear the OSPEEDR bits*/
			(GPIO_PORT[pinConfig->Port]->OSPEEDR) &=~(PSPEEDR_MASK << (pinConfig->Pin*PSPEEDR_PIN_ACCESS));
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	461a      	mov	r2, r3
 8000636:	4b3c      	ldr	r3, [pc, #240]	; (8000728 <GPIO_Pin_init+0x238>)
 8000638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800063c:	689a      	ldr	r2, [r3, #8]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	785b      	ldrb	r3, [r3, #1]
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	2103      	movs	r1, #3
 8000646:	fa01 f303 	lsl.w	r3, r1, r3
 800064a:	43db      	mvns	r3, r3
 800064c:	4619      	mov	r1, r3
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	4618      	mov	r0, r3
 8000654:	4b34      	ldr	r3, [pc, #208]	; (8000728 <GPIO_Pin_init+0x238>)
 8000656:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800065a:	400a      	ands	r2, r1
 800065c:	609a      	str	r2, [r3, #8]
			/*set the OSPEEDR bits*/
			(GPIO_PORT[pinConfig->Port]->OSPEEDR) |= ((pinConfig->Speed) <<(pinConfig->Pin*PSPEEDR_PIN_ACCESS));
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	461a      	mov	r2, r3
 8000664:	4b30      	ldr	r3, [pc, #192]	; (8000728 <GPIO_Pin_init+0x238>)
 8000666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800066a:	689a      	ldr	r2, [r3, #8]
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	78db      	ldrb	r3, [r3, #3]
 8000670:	4619      	mov	r1, r3
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	785b      	ldrb	r3, [r3, #1]
 8000676:	005b      	lsls	r3, r3, #1
 8000678:	fa01 f303 	lsl.w	r3, r1, r3
 800067c:	4619      	mov	r1, r3
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	4618      	mov	r0, r3
 8000684:	4b28      	ldr	r3, [pc, #160]	; (8000728 <GPIO_Pin_init+0x238>)
 8000686:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800068a:	430a      	orrs	r2, r1
 800068c:	609a      	str	r2, [r3, #8]

			if(ALTERNATE_FUNCTION == pinConfig->Mode)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	789b      	ldrb	r3, [r3, #2]
 8000692:	2b02      	cmp	r3, #2
 8000694:	d141      	bne.n	800071a <GPIO_Pin_init+0x22a>
			{
				/*select the pin alternate function*/
				uint8_t l_reg_num = pinConfig->Pin / AFR_PIN_SHIFTING;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	785b      	ldrb	r3, [r3, #1]
 800069a:	08db      	lsrs	r3, r3, #3
 800069c:	73bb      	strb	r3, [r7, #14]
				uint8_t l_bit_num = pinConfig->Pin % AFR_PIN_SHIFTING;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	785b      	ldrb	r3, [r3, #1]
 80006a2:	f003 0307 	and.w	r3, r3, #7
 80006a6:	737b      	strb	r3, [r7, #13]
				/*clear the AFR bits*/
				(GPIO_PORT[pinConfig->Port]->AFR[l_reg_num]) &=~(AFR_MASK << (l_bit_num *AFR_PIN_ACCESS));
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	461a      	mov	r2, r3
 80006ae:	4b1e      	ldr	r3, [pc, #120]	; (8000728 <GPIO_Pin_init+0x238>)
 80006b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006b4:	7bba      	ldrb	r2, [r7, #14]
 80006b6:	3208      	adds	r2, #8
 80006b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006bc:	7b7b      	ldrb	r3, [r7, #13]
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	220f      	movs	r2, #15
 80006c2:	fa02 f303 	lsl.w	r3, r2, r3
 80006c6:	43db      	mvns	r3, r3
 80006c8:	4618      	mov	r0, r3
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	461a      	mov	r2, r3
 80006d0:	4b15      	ldr	r3, [pc, #84]	; (8000728 <GPIO_Pin_init+0x238>)
 80006d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006d6:	7bba      	ldrb	r2, [r7, #14]
 80006d8:	4001      	ands	r1, r0
 80006da:	3208      	adds	r2, #8
 80006dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				/*set the AFR bits*/
				(GPIO_PORT[pinConfig->Port]->AFR[l_reg_num]) |= ((pinConfig->AltFunc) << (l_bit_num *AFR_PIN_ACCESS));
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	461a      	mov	r2, r3
 80006e6:	4b10      	ldr	r3, [pc, #64]	; (8000728 <GPIO_Pin_init+0x238>)
 80006e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006ec:	7bba      	ldrb	r2, [r7, #14]
 80006ee:	3208      	adds	r2, #8
 80006f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	799b      	ldrb	r3, [r3, #6]
 80006f8:	461a      	mov	r2, r3
 80006fa:	7b7b      	ldrb	r3, [r7, #13]
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000702:	4618      	mov	r0, r3
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	461a      	mov	r2, r3
 800070a:	4b07      	ldr	r3, [pc, #28]	; (8000728 <GPIO_Pin_init+0x238>)
 800070c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000710:	7bba      	ldrb	r2, [r7, #14]
 8000712:	4301      	orrs	r1, r0
 8000714:	3208      	adds	r2, #8
 8000716:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			}
		}
	}
	return ret;
 800071a:	7bfb      	ldrb	r3, [r7, #15]
}
 800071c:	4618      	mov	r0, r3
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	bc80      	pop	{r7}
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	20000000 	.word	0x20000000

0800072c <GPIO_Toggle_Pin_Value>:
 * @return :
 * 			(RET_OK) : The function done successfully
 * 			(RET_ERROR) : The function has a problem to perform this action
 */
Std_RetType_t GPIO_Toggle_Pin_Value(Port_t port , Pin_t pinNum)
{
 800072c:	b480      	push	{r7}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	460a      	mov	r2, r1
 8000736:	71fb      	strb	r3, [r7, #7]
 8000738:	4613      	mov	r3, r2
 800073a:	71bb      	strb	r3, [r7, #6]
	Std_RetType_t ret = RET_OK;
 800073c:	2300      	movs	r3, #0
 800073e:	73fb      	strb	r3, [r7, #15]
	if((PORTH < port)|(PIN15 < pinNum))
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	2b05      	cmp	r3, #5
 8000744:	bf8c      	ite	hi
 8000746:	2301      	movhi	r3, #1
 8000748:	2300      	movls	r3, #0
 800074a:	b2da      	uxtb	r2, r3
 800074c:	79bb      	ldrb	r3, [r7, #6]
 800074e:	2b0f      	cmp	r3, #15
 8000750:	bf8c      	ite	hi
 8000752:	2301      	movhi	r3, #1
 8000754:	2300      	movls	r3, #0
 8000756:	b2db      	uxtb	r3, r3
 8000758:	4313      	orrs	r3, r2
 800075a:	b2db      	uxtb	r3, r3
 800075c:	2b00      	cmp	r3, #0
 800075e:	d002      	beq.n	8000766 <GPIO_Toggle_Pin_Value+0x3a>
	{
		ret = RET_ERROR;
 8000760:	2301      	movs	r3, #1
 8000762:	73fb      	strb	r3, [r7, #15]
 8000764:	e00f      	b.n	8000786 <GPIO_Toggle_Pin_Value+0x5a>
	}
	else
	{
		GPIO_PORT[port]->ODR ^= (1<< pinNum);
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	4a0a      	ldr	r2, [pc, #40]	; (8000794 <GPIO_Toggle_Pin_Value+0x68>)
 800076a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800076e:	695a      	ldr	r2, [r3, #20]
 8000770:	79bb      	ldrb	r3, [r7, #6]
 8000772:	2101      	movs	r1, #1
 8000774:	fa01 f303 	lsl.w	r3, r1, r3
 8000778:	4618      	mov	r0, r3
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	4905      	ldr	r1, [pc, #20]	; (8000794 <GPIO_Toggle_Pin_Value+0x68>)
 800077e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000782:	4042      	eors	r2, r0
 8000784:	615a      	str	r2, [r3, #20]
		/*GPIO_PORT[port]->BSRR = 1<< (pin +16);  faster*/
	}
	return ret;
 8000786:	7bfb      	ldrb	r3, [r7, #15]
}
 8000788:	4618      	mov	r0, r3
 800078a:	3714      	adds	r7, #20
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	20000000 	.word	0x20000000

08000798 <HALL_RCC_OscConfig>:


#include "../../../Inc/MCAL/RCC/RCC.h"

Std_RetType_t HALL_RCC_OscConfig(RCC_OscInitTypedef *RCC_OscInitStruct)
{
 8000798:	b480      	push	{r7}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
	Std_RetType_t ret = RET_OK;
 80007a0:	2300      	movs	r3, #0
 80007a2:	73fb      	strb	r3, [r7, #15]
	if(NULL == RCC_OscInitStruct)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d102      	bne.n	80007b0 <HALL_RCC_OscConfig+0x18>
	{
		ret = RET_ERROR;
 80007aa:	2301      	movs	r3, #1
 80007ac:	73fb      	strb	r3, [r7, #15]
 80007ae:	e04a      	b.n	8000846 <HALL_RCC_OscConfig+0xae>
	}
	else
	{
		if(RCC_OSCILLATORTYPE_HSE == RCC_OscInitStruct->OscillatorType)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2b01      	cmp	r3, #1
 80007b6:	d11d      	bne.n	80007f4 <HALL_RCC_OscConfig+0x5c>
		{
			if(RCC_HSE_ON == RCC_OscInitStruct->HSE_State)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	685b      	ldr	r3, [r3, #4]
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d112      	bne.n	80007e6 <HALL_RCC_OscConfig+0x4e>
			{
				/*HSE oscillator selected as system clock*/
				SET_BIT(RCC->CFGR , RCC_CFGR_SW0_POS);
 80007c0:	4b24      	ldr	r3, [pc, #144]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 80007c2:	689b      	ldr	r3, [r3, #8]
 80007c4:	4a23      	ldr	r2, [pc, #140]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 80007c6:	f043 0301 	orr.w	r3, r3, #1
 80007ca:	6093      	str	r3, [r2, #8]
				CLEAR_BIT(RCC->CFGR,RCC_CFGR_SW1_POS);
 80007cc:	4b21      	ldr	r3, [pc, #132]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 80007ce:	689b      	ldr	r3, [r3, #8]
 80007d0:	4a20      	ldr	r2, [pc, #128]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 80007d2:	f023 0302 	bic.w	r3, r3, #2
 80007d6:	6093      	str	r3, [r2, #8]
				/*HSE oscillator ON*/
				SET_BIT(RCC->CR,RCC_CR_HSEON_POS);
 80007d8:	4b1e      	ldr	r3, [pc, #120]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a1d      	ldr	r2, [pc, #116]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 80007de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007e2:	6013      	str	r3, [r2, #0]
 80007e4:	e02f      	b.n	8000846 <HALL_RCC_OscConfig+0xae>
			}
			else
			{
				CLEAR_BIT(RCC->CR,RCC_CR_HSEON_POS);
 80007e6:	4b1b      	ldr	r3, [pc, #108]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4a1a      	ldr	r2, [pc, #104]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 80007ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007f0:	6013      	str	r3, [r2, #0]
 80007f2:	e028      	b.n	8000846 <HALL_RCC_OscConfig+0xae>
			}
		}
		else if(RCC_OSCILLATORTYPE_HSI == RCC_OscInitStruct->OscillatorType)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2b02      	cmp	r3, #2
 80007fa:	d11d      	bne.n	8000838 <HALL_RCC_OscConfig+0xa0>
		{
			if(RCC_HSI_ON == RCC_OscInitStruct->HSI_State)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	689b      	ldr	r3, [r3, #8]
 8000800:	2b01      	cmp	r3, #1
 8000802:	d112      	bne.n	800082a <HALL_RCC_OscConfig+0x92>
			{
				/*HSI oscillator selected as system clock*/
				CLEAR_BIT(RCC->CFGR,RCC_CFGR_SW0_POS);
 8000804:	4b13      	ldr	r3, [pc, #76]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 8000806:	689b      	ldr	r3, [r3, #8]
 8000808:	4a12      	ldr	r2, [pc, #72]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 800080a:	f023 0301 	bic.w	r3, r3, #1
 800080e:	6093      	str	r3, [r2, #8]
				CLEAR_BIT(RCC->CFGR,RCC_CFGR_SW1_POS);
 8000810:	4b10      	ldr	r3, [pc, #64]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 8000812:	689b      	ldr	r3, [r3, #8]
 8000814:	4a0f      	ldr	r2, [pc, #60]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 8000816:	f023 0302 	bic.w	r3, r3, #2
 800081a:	6093      	str	r3, [r2, #8]
				/*HSI oscillator ON*/
				SET_BIT(RCC->CR,RCC_CR_HSION_POS);
 800081c:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a0c      	ldr	r2, [pc, #48]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 8000822:	f043 0301 	orr.w	r3, r3, #1
 8000826:	6013      	str	r3, [r2, #0]
 8000828:	e00d      	b.n	8000846 <HALL_RCC_OscConfig+0xae>
			}
			else
			{
				CLEAR_BIT(RCC->CR,RCC_CR_HSION_POS);
 800082a:	4b0a      	ldr	r3, [pc, #40]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4a09      	ldr	r2, [pc, #36]	; (8000854 <HALL_RCC_OscConfig+0xbc>)
 8000830:	f023 0301 	bic.w	r3, r3, #1
 8000834:	6013      	str	r3, [r2, #0]
 8000836:	e006      	b.n	8000846 <HALL_RCC_OscConfig+0xae>
			}
		}
		else if(RCC_OSCILLATORTYPE_LSE == RCC_OscInitStruct->OscillatorType)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	2b04      	cmp	r3, #4
 800083e:	d002      	beq.n	8000846 <HALL_RCC_OscConfig+0xae>
			else
			{

			}
		}
		else if(RCC_OSCILLATORTYPE_LSI == RCC_OscInitStruct->OscillatorType)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	2b08      	cmp	r3, #8
		else
		{
			/*Nothing*/
		}
	}
	return ret;
 8000846:	7bfb      	ldrb	r3, [r7, #15]
}
 8000848:	4618      	mov	r0, r3
 800084a:	3714      	adds	r7, #20
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800

08000858 <HALL_RCC_ClockConfig>:

Std_RetType_t HALL_RCC_ClockConfig(RCC_ClkInitTypedef *RCC_ClockInitStruct)
{
 8000858:	b480      	push	{r7}
 800085a:	b085      	sub	sp, #20
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
	Std_RetType_t ret = RET_OK;
 8000860:	2300      	movs	r3, #0
 8000862:	73fb      	strb	r3, [r7, #15]
	if(NULL == RCC_ClockInitStruct)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d102      	bne.n	8000870 <HALL_RCC_ClockConfig+0x18>
	{
		ret = RET_ERROR;
 800086a:	2301      	movs	r3, #1
 800086c:	73fb      	strb	r3, [r7, #15]
 800086e:	e01a      	b.n	80008a6 <HALL_RCC_ClockConfig+0x4e>
	}
	else
	{
		MODIFY_REG(RCC->CFGR ,RCC_CFGR_HPRE_POS, RCC_ClockInitStruct->AHBClkDivider);
 8000870:	4b10      	ldr	r3, [pc, #64]	; (80008b4 <HALL_RCC_ClockConfig+0x5c>)
 8000872:	689b      	ldr	r3, [r3, #8]
 8000874:	f023 0204 	bic.w	r2, r3, #4
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	490d      	ldr	r1, [pc, #52]	; (80008b4 <HALL_RCC_ClockConfig+0x5c>)
 800087e:	4313      	orrs	r3, r2
 8000880:	608b      	str	r3, [r1, #8]
		MODIFY_REG(RCC->CFGR ,RCC_CFGR_PPRE1_POS, RCC_ClockInitStruct->APB1ClkDivider);
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <HALL_RCC_ClockConfig+0x5c>)
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	f023 020a 	bic.w	r2, r3, #10
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	4909      	ldr	r1, [pc, #36]	; (80008b4 <HALL_RCC_ClockConfig+0x5c>)
 8000890:	4313      	orrs	r3, r2
 8000892:	608b      	str	r3, [r1, #8]
		MODIFY_REG(RCC->CFGR ,RCC_CFGR_PPRE2_POS, RCC_ClockInitStruct->APB2ClkDivider);
 8000894:	4b07      	ldr	r3, [pc, #28]	; (80008b4 <HALL_RCC_ClockConfig+0x5c>)
 8000896:	689b      	ldr	r3, [r3, #8]
 8000898:	f023 020d 	bic.w	r2, r3, #13
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	4904      	ldr	r1, [pc, #16]	; (80008b4 <HALL_RCC_ClockConfig+0x5c>)
 80008a2:	4313      	orrs	r3, r2
 80008a4:	608b      	str	r3, [r1, #8]
	}
	return ret;
 80008a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3714      	adds	r7, #20
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bc80      	pop	{r7}
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	40023800 	.word	0x40023800

080008b8 <syscfg_set_EXTI_port>:

#include "../../../Inc/MCAL/SYSCFG/syscfg_interface.h"


Std_RetType_t syscfg_set_EXTI_port(EXTI_LINE_t line , uint8_t port)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	460a      	mov	r2, r1
 80008c2:	71fb      	strb	r3, [r7, #7]
 80008c4:	4613      	mov	r3, r2
 80008c6:	71bb      	strb	r3, [r7, #6]
	Std_RetType_t ret = RET_OK;
 80008c8:	2300      	movs	r3, #0
 80008ca:	73fb      	strb	r3, [r7, #15]
	uint8_t l_reg_number;
	uint8_t l_bits_number;
	if((line > EXTI_LINE_15)||(port > 7 ))
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	2b0f      	cmp	r3, #15
 80008d0:	d802      	bhi.n	80008d8 <syscfg_set_EXTI_port+0x20>
 80008d2:	79bb      	ldrb	r3, [r7, #6]
 80008d4:	2b07      	cmp	r3, #7
 80008d6:	d902      	bls.n	80008de <syscfg_set_EXTI_port+0x26>
	{
		ret = RET_ERROR;
 80008d8:	2301      	movs	r3, #1
 80008da:	73fb      	strb	r3, [r7, #15]
 80008dc:	e046      	b.n	800096c <syscfg_set_EXTI_port+0xb4>
	}
	else
	{
		l_reg_number = (line / 4) + 1;
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	089b      	lsrs	r3, r3, #2
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	3301      	adds	r3, #1
 80008e6:	73bb      	strb	r3, [r7, #14]
		l_bits_number = (line % 4) * 4;
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	f003 0303 	and.w	r3, r3, #3
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	737b      	strb	r3, [r7, #13]
		switch(l_reg_number)
 80008f4:	7bbb      	ldrb	r3, [r7, #14]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	2b03      	cmp	r3, #3
 80008fa:	d837      	bhi.n	800096c <syscfg_set_EXTI_port+0xb4>
 80008fc:	a201      	add	r2, pc, #4	; (adr r2, 8000904 <syscfg_set_EXTI_port+0x4c>)
 80008fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000902:	bf00      	nop
 8000904:	08000915 	.word	0x08000915
 8000908:	0800092b 	.word	0x0800092b
 800090c:	08000941 	.word	0x08000941
 8000910:	08000957 	.word	0x08000957
		{
			case 1:
				SYSCFG->EXTICR1 |= (port << l_bits_number);
 8000914:	4b18      	ldr	r3, [pc, #96]	; (8000978 <syscfg_set_EXTI_port+0xc0>)
 8000916:	689b      	ldr	r3, [r3, #8]
 8000918:	79b9      	ldrb	r1, [r7, #6]
 800091a:	7b7a      	ldrb	r2, [r7, #13]
 800091c:	fa01 f202 	lsl.w	r2, r1, r2
 8000920:	4611      	mov	r1, r2
 8000922:	4a15      	ldr	r2, [pc, #84]	; (8000978 <syscfg_set_EXTI_port+0xc0>)
 8000924:	430b      	orrs	r3, r1
 8000926:	6093      	str	r3, [r2, #8]
			break;
 8000928:	e020      	b.n	800096c <syscfg_set_EXTI_port+0xb4>
			case 2:
				SYSCFG->EXTICR2 |= (port << l_bits_number);
 800092a:	4b13      	ldr	r3, [pc, #76]	; (8000978 <syscfg_set_EXTI_port+0xc0>)
 800092c:	68db      	ldr	r3, [r3, #12]
 800092e:	79b9      	ldrb	r1, [r7, #6]
 8000930:	7b7a      	ldrb	r2, [r7, #13]
 8000932:	fa01 f202 	lsl.w	r2, r1, r2
 8000936:	4611      	mov	r1, r2
 8000938:	4a0f      	ldr	r2, [pc, #60]	; (8000978 <syscfg_set_EXTI_port+0xc0>)
 800093a:	430b      	orrs	r3, r1
 800093c:	60d3      	str	r3, [r2, #12]
			break;
 800093e:	e015      	b.n	800096c <syscfg_set_EXTI_port+0xb4>
			case 3:
				SYSCFG->EXTICR3 |= (port << l_bits_number);
 8000940:	4b0d      	ldr	r3, [pc, #52]	; (8000978 <syscfg_set_EXTI_port+0xc0>)
 8000942:	691b      	ldr	r3, [r3, #16]
 8000944:	79b9      	ldrb	r1, [r7, #6]
 8000946:	7b7a      	ldrb	r2, [r7, #13]
 8000948:	fa01 f202 	lsl.w	r2, r1, r2
 800094c:	4611      	mov	r1, r2
 800094e:	4a0a      	ldr	r2, [pc, #40]	; (8000978 <syscfg_set_EXTI_port+0xc0>)
 8000950:	430b      	orrs	r3, r1
 8000952:	6113      	str	r3, [r2, #16]
			break;
 8000954:	e00a      	b.n	800096c <syscfg_set_EXTI_port+0xb4>
			case 4:
				SYSCFG->EXTICR4 |= (port << l_bits_number);
 8000956:	4b08      	ldr	r3, [pc, #32]	; (8000978 <syscfg_set_EXTI_port+0xc0>)
 8000958:	695b      	ldr	r3, [r3, #20]
 800095a:	79b9      	ldrb	r1, [r7, #6]
 800095c:	7b7a      	ldrb	r2, [r7, #13]
 800095e:	fa01 f202 	lsl.w	r2, r1, r2
 8000962:	4611      	mov	r1, r2
 8000964:	4a04      	ldr	r2, [pc, #16]	; (8000978 <syscfg_set_EXTI_port+0xc0>)
 8000966:	430b      	orrs	r3, r1
 8000968:	6153      	str	r3, [r2, #20]
			break;
 800096a:	bf00      	nop
		}
	}
	return ret;
 800096c:	7bfb      	ldrb	r3, [r7, #15]
}
 800096e:	4618      	mov	r0, r3
 8000970:	3714      	adds	r7, #20
 8000972:	46bd      	mov	sp, r7
 8000974:	bc80      	pop	{r7}
 8000976:	4770      	bx	lr
 8000978:	40023800 	.word	0x40023800

0800097c <exti_a0_handler>:
PinConfig_t PC13 = { .Port = PORTC ,.Pin = PIN13,.Mode = OUTPUT ,.Type=PUSH_PULL
		, .Speed = MEDUIM , .PullType =NO_PULL
};

void exti_a0_handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
	uint8_t c =0;
 8000982:	2300      	movs	r3, #0
 8000984:	71fb      	strb	r3, [r7, #7]
	c++;
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	3301      	adds	r3, #1
 800098a:	71fb      	strb	r3, [r7, #7]
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	bc80      	pop	{r7}
 8000994:	4770      	bx	lr
	...

08000998 <main>:
PinConfig_t exti_Pin = {.Port = PORTA ,.Pin = PIN0 ,.Mode=INPUT ,.Type =PUSH_PULL ,.Speed = MEDUIM ,.PullType = NO_PULL};

EXTI_config_t exti_a0 = {.EXTI_edge = FALLING_EDGE ,.EXTI_enable_disable = EXTI_ENABLE ,.source =EXTI_0 ,.EXTI_handler = exti_a0_handler};

int main(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
	SystemClock_Config();
 800099c:	f000 f840 	bl	8000a20 <SystemClock_Config>
	Systick_init();
 80009a0:	f7ff fc9a 	bl	80002d8 <Systick_init>
	RCC_GPIOC_CLK_ENABLE();
 80009a4:	4b19      	ldr	r3, [pc, #100]	; (8000a0c <main+0x74>)
 80009a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a8:	4a18      	ldr	r2, [pc, #96]	; (8000a0c <main+0x74>)
 80009aa:	f043 0304 	orr.w	r3, r3, #4
 80009ae:	6313      	str	r3, [r2, #48]	; 0x30
	RCC_GPIOA_CLK_ENABLE();
 80009b0:	4b16      	ldr	r3, [pc, #88]	; (8000a0c <main+0x74>)
 80009b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b4:	4a15      	ldr	r2, [pc, #84]	; (8000a0c <main+0x74>)
 80009b6:	f043 0301 	orr.w	r3, r3, #1
 80009ba:	6313      	str	r3, [r2, #48]	; 0x30
	RCC_SYSCFG_CLK_ENABLE();
 80009bc:	4b13      	ldr	r3, [pc, #76]	; (8000a0c <main+0x74>)
 80009be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c0:	4a12      	ldr	r2, [pc, #72]	; (8000a0c <main+0x74>)
 80009c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009c6:	6453      	str	r3, [r2, #68]	; 0x44
	scb_set_priority_group(GROUP_PRIORITIES_4_SUB_PRIORITIES_4);
 80009c8:	4811      	ldr	r0, [pc, #68]	; (8000a10 <main+0x78>)
 80009ca:	f7ff fc57 	bl	800027c <scb_set_priority_group>
	GPIO_Pin_init(&PC13);
 80009ce:	4811      	ldr	r0, [pc, #68]	; (8000a14 <main+0x7c>)
 80009d0:	f7ff fd8e 	bl	80004f0 <GPIO_Pin_init>


	GPIO_Pin_init(&exti_Pin); 						// configure a pin as an input
 80009d4:	4810      	ldr	r0, [pc, #64]	; (8000a18 <main+0x80>)
 80009d6:	f7ff fd8b 	bl	80004f0 <GPIO_Pin_init>

	EXTI_initialize(&exti_a0);						// configure trigger & enable interrupt
 80009da:	4810      	ldr	r0, [pc, #64]	; (8000a1c <main+0x84>)
 80009dc:	f7ff fce6 	bl	80003ac <EXTI_initialize>
	nvic_set_priority(EXTI0_IRQn, 2);				// set interrupt priority via NVIC
 80009e0:	2102      	movs	r1, #2
 80009e2:	2006      	movs	r0, #6
 80009e4:	f7ff fc28 	bl	8000238 <nvic_set_priority>
	nvic_enable(EXTI0_IRQn);						// enable interrupt via NVIC
 80009e8:	2006      	movs	r0, #6
 80009ea:	f7ff fbf3 	bl	80001d4 <nvic_enable>
	syscfg_set_EXTI_port(EXTI_LINE_0,EXTI_PORT_A);	// configure port in SYSSFG
 80009ee:	2100      	movs	r1, #0
 80009f0:	2000      	movs	r0, #0
 80009f2:	f7ff ff61 	bl	80008b8 <syscfg_set_EXTI_port>
	EXTI_set_pending_flag(&exti_a0);				// set pending flag;
 80009f6:	4809      	ldr	r0, [pc, #36]	; (8000a1c <main+0x84>)
 80009f8:	f7ff fd42 	bl	8000480 <EXTI_set_pending_flag>


    /* Loop forever */
	while(1)
	{
		GPIO_Toggle_Pin_Value(PORTC, PIN13);
 80009fc:	210d      	movs	r1, #13
 80009fe:	2002      	movs	r0, #2
 8000a00:	f7ff fe94 	bl	800072c <GPIO_Toggle_Pin_Value>
		delay_ms(100);
 8000a04:	2064      	movs	r0, #100	; 0x64
 8000a06:	f7ff fcb9 	bl	800037c <delay_ms>
		GPIO_Toggle_Pin_Value(PORTC, PIN13);
 8000a0a:	e7f7      	b.n	80009fc <main+0x64>
 8000a0c:	40023800 	.word	0x40023800
 8000a10:	05fa0500 	.word	0x05fa0500
 8000a14:	20000018 	.word	0x20000018
 8000a18:	20000020 	.word	0x20000020
 8000a1c:	20000028 	.word	0x20000028

08000a20 <SystemClock_Config>:

}


Std_RetType_t SystemClock_Config(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08a      	sub	sp, #40	; 0x28
 8000a24:	af00      	add	r7, sp, #0
	Std_RetType_t ret = RET_OK;
 8000a26:	2300      	movs	r3, #0
 8000a28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	RCC_OscInitTypedef RCC_OscInitStruct ={0};
 8000a2c:	f107 0310 	add.w	r3, r7, #16
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]
	RCC_ClkInitTypedef RCC_ClkInitStruct ={0};
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
 8000a42:	605a      	str	r2, [r3, #4]
 8000a44:	609a      	str	r2, [r3, #8]

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a46:	2301      	movs	r3, #1
 8000a48:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.HSE_State = RCC_HSE_ON;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	617b      	str	r3, [r7, #20]
	ret = HALL_RCC_OscConfig(&RCC_OscInitStruct);
 8000a4e:	f107 0310 	add.w	r3, r7, #16
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff fea0 	bl	8000798 <HALL_RCC_OscConfig>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	RCC_ClkInitStruct.AHBClkDivider  =RCC_SYSCLK_AHB_DIV1;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.APB1ClkDivider =RCC_HCLK_APB1_DIV1;
 8000a62:	2300      	movs	r3, #0
 8000a64:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB2ClkDivider =RCC_HCLK_APB2_DIV1;
 8000a66:	2300      	movs	r3, #0
 8000a68:	60fb      	str	r3, [r7, #12]
	ret = HALL_RCC_ClockConfig(&RCC_ClkInitStruct);
 8000a6a:	1d3b      	adds	r3, r7, #4
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f7ff fef3 	bl	8000858 <HALL_RCC_ClockConfig>
 8000a72:	4603      	mov	r3, r0
 8000a74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	return ret;
 8000a78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3728      	adds	r7, #40	; 0x28
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a84:	480d      	ldr	r0, [pc, #52]	; (8000abc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a86:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a88:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a8c:	480c      	ldr	r0, [pc, #48]	; (8000ac0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a8e:	490d      	ldr	r1, [pc, #52]	; (8000ac4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a90:	4a0d      	ldr	r2, [pc, #52]	; (8000ac8 <LoopForever+0xe>)
  movs r3, #0
 8000a92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a94:	e002      	b.n	8000a9c <LoopCopyDataInit>

08000a96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a9a:	3304      	adds	r3, #4

08000a9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aa0:	d3f9      	bcc.n	8000a96 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aa2:	4a0a      	ldr	r2, [pc, #40]	; (8000acc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000aa4:	4c0a      	ldr	r4, [pc, #40]	; (8000ad0 <LoopForever+0x16>)
  movs r3, #0
 8000aa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000aa8:	e001      	b.n	8000aae <LoopFillZerobss>

08000aaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aac:	3204      	adds	r2, #4

08000aae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ab0:	d3fb      	bcc.n	8000aaa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ab2:	f000 f811 	bl	8000ad8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ab6:	f7ff ff6f 	bl	8000998 <main>

08000aba <LoopForever>:

LoopForever:
  b LoopForever
 8000aba:	e7fe      	b.n	8000aba <LoopForever>
  ldr   r0, =_estack
 8000abc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000ac0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ac4:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8000ac8:	08000b40 	.word	0x08000b40
  ldr r2, =_sbss
 8000acc:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8000ad0:	200000ac 	.word	0x200000ac

08000ad4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ad4:	e7fe      	b.n	8000ad4 <ADC_IRQHandler>
	...

08000ad8 <__libc_init_array>:
 8000ad8:	b570      	push	{r4, r5, r6, lr}
 8000ada:	4d0d      	ldr	r5, [pc, #52]	; (8000b10 <__libc_init_array+0x38>)
 8000adc:	4c0d      	ldr	r4, [pc, #52]	; (8000b14 <__libc_init_array+0x3c>)
 8000ade:	1b64      	subs	r4, r4, r5
 8000ae0:	10a4      	asrs	r4, r4, #2
 8000ae2:	2600      	movs	r6, #0
 8000ae4:	42a6      	cmp	r6, r4
 8000ae6:	d109      	bne.n	8000afc <__libc_init_array+0x24>
 8000ae8:	4d0b      	ldr	r5, [pc, #44]	; (8000b18 <__libc_init_array+0x40>)
 8000aea:	4c0c      	ldr	r4, [pc, #48]	; (8000b1c <__libc_init_array+0x44>)
 8000aec:	f000 f818 	bl	8000b20 <_init>
 8000af0:	1b64      	subs	r4, r4, r5
 8000af2:	10a4      	asrs	r4, r4, #2
 8000af4:	2600      	movs	r6, #0
 8000af6:	42a6      	cmp	r6, r4
 8000af8:	d105      	bne.n	8000b06 <__libc_init_array+0x2e>
 8000afa:	bd70      	pop	{r4, r5, r6, pc}
 8000afc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b00:	4798      	blx	r3
 8000b02:	3601      	adds	r6, #1
 8000b04:	e7ee      	b.n	8000ae4 <__libc_init_array+0xc>
 8000b06:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b0a:	4798      	blx	r3
 8000b0c:	3601      	adds	r6, #1
 8000b0e:	e7f2      	b.n	8000af6 <__libc_init_array+0x1e>
 8000b10:	08000b38 	.word	0x08000b38
 8000b14:	08000b38 	.word	0x08000b38
 8000b18:	08000b38 	.word	0x08000b38
 8000b1c:	08000b3c 	.word	0x08000b3c

08000b20 <_init>:
 8000b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b22:	bf00      	nop
 8000b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b26:	bc08      	pop	{r3}
 8000b28:	469e      	mov	lr, r3
 8000b2a:	4770      	bx	lr

08000b2c <_fini>:
 8000b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b2e:	bf00      	nop
 8000b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b32:	bc08      	pop	{r3}
 8000b34:	469e      	mov	lr, r3
 8000b36:	4770      	bx	lr
