Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx4-2-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\wasabi\Desktop\temp\final\final\Switcher.v" into library work
Parsing module <Switcher>.
Analyzing Verilog file "C:\Users\wasabi\Desktop\temp\final\final\Selector.v" into library work
Parsing module <Selector>.
Analyzing Verilog file "C:\Users\wasabi\Desktop\temp\final\final\make17.v" into library work
Parsing module <make17>.
Analyzing Verilog file "C:\Users\wasabi\Desktop\temp\final\final\DivideForDynamicLighting.v" into library work
Parsing module <DivideForDynamicLighting>.
Analyzing Verilog file "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v" into library work
Parsing module <disp_select>.
Analyzing Verilog file "C:\Users\wasabi\Desktop\temp\final\final\Decoder8.v" into library work
Parsing module <Decoder8>.
Analyzing Verilog file "C:\Users\wasabi\Desktop\temp\final\final\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <DivideForDynamicLighting>.

Elaborating module <Selector>.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\Selector.v" Line 26: Signal <CNT1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\Selector.v" Line 27: Signal <CNT2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\Selector.v" Line 28: Signal <CNT3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\Selector.v" Line 29: Signal <CNT4> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <Switcher>.

Elaborating module <make17>.
WARNING:HDLCompiler:1127 - "C:\Users\wasabi\Desktop\temp\final\final\make17.v" Line 25: Assignment to Atemp ignored, since the identifier is never used
WARNING:HDLCompiler:295 - "C:\Users\wasabi\Desktop\temp\final\final\make17.v" Line 50: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\wasabi\Desktop\temp\final\final\make17.v" Line 58: case condition never applies
WARNING:HDLCompiler:189 - "C:\Users\wasabi\Desktop\temp\final\final\main.v" Line 81: Size mismatch in connection of port <ope>. Formal port size is 1-bit while actual signal size is 2-bit.

Elaborating module <disp_select>.
WARNING:HDLCompiler:296 - "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v" Line 27: case condition never applies due to comparison with x or z
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v" Line 36: Signal <index> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v" Line 37: Signal <index> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v" Line 38: Signal <index> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v" Line 39: Signal <index> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v" Line 43: Signal <acc_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v" Line 44: Signal <acc_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v" Line 45: Signal <acc_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v" Line 46: Signal <acc_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <Decoder8>.
WARNING:HDLCompiler:634 - "C:\Users\wasabi\Desktop\temp\final\final\main.v" Line 61: Net <init[13]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\wasabi\Desktop\temp\final\final\main.v".
WARNING:Xst:653 - Signal <init<13:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <DivideForDynamicLighting>.
    Related source file is "C:\Users\wasabi\Desktop\temp\final\final\DivideForDynamicLighting.v".
    Found 32-bit register for signal <out_count>.
    Found 2-bit register for signal <CEOUT>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_2_o_add_1_OUT> created at line 28.
    Found 32-bit adder for signal <out_count[31]_GND_2_o_add_3_OUT> created at line 32.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
Unit <DivideForDynamicLighting> synthesized.

Synthesizing Unit <Selector>.
    Related source file is "C:\Users\wasabi\Desktop\temp\final\final\Selector.v".
    Found 4-bit 4-to-1 multiplexer for signal <CNT> created at line 25.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Selector> synthesized.

Synthesizing Unit <Switcher>.
    Related source file is "C:\Users\wasabi\Desktop\temp\final\final\Switcher.v".
    Found 4x4-bit Read Only RAM for signal <_n0009>
    Summary:
	inferred   1 RAM(s).
Unit <Switcher> synthesized.

Synthesizing Unit <make17>.
    Related source file is "C:\Users\wasabi\Desktop\temp\final\final\make17.v".
    Found 16-bit register for signal <acc_status>.
    Found 16-bit register for signal <result>.
    Found 2-bit subtractor for signal <GND_5_o_GND_5_o_sub_5_OUT> created at line 41.
    Found 2-bit subtractor for signal <GND_5_o_GND_5_o_sub_7_OUT> created at line 45.
    Found 2-bit adder for signal <n0032[1:0]> created at line 33.
    Found 1-bit comparator lessequal for signal <n0001> created at line 39
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <make17> synthesized.

Synthesizing Unit <disp_select>.
    Related source file is "C:\Users\wasabi\Desktop\temp\final\final\disp_select.v".
WARNING:Xst:647 - Input <inst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <disp_select> synthesized.

Synthesizing Unit <Decoder8>.
    Related source file is "C:\Users\wasabi\Desktop\temp\final\final\Decoder8.v".
    Found 16x8-bit Read Only RAM for signal <DOUT>
    Summary:
	inferred   1 RAM(s).
Unit <Decoder8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 2-bit subtractor                                      : 2
 32-bit adder                                          : 2
# Registers                                            : 5
 16-bit register                                       : 2
 2-bit register                                        : 1
 32-bit register                                       : 2
# Comparators                                          : 1
 1-bit comparator lessequal                            : 1
# Multiplexers                                         : 5
 16-bit 2-to-1 multiplexer                             : 4
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <out_count_0> in Unit <dfdl> is equivalent to the following FF/Latch, which will be removed : <CEOUT_0> 
INFO:Xst:2261 - The FF/Latch <out_count_1> in Unit <dfdl> is equivalent to the following FF/Latch, which will be removed : <CEOUT_1> 

Synthesizing (advanced) Unit <Decoder8>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DOUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DIN>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DOUT>          |          |
    -----------------------------------------------------------------------
Unit <Decoder8> synthesized (advanced).

Synthesizing (advanced) Unit <DivideForDynamicLighting>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <out_count>: 1 register on signal <out_count>.
Unit <DivideForDynamicLighting> synthesized (advanced).

Synthesizing (advanced) Unit <Switcher>.
INFO:Xst:3231 - The small RAM <Mram__n0009> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CLK>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Switcher> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 2-bit subtractor                                      : 2
 32-bit adder                                          : 2
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 1
 1-bit comparator lessequal                            : 1
# Multiplexers                                         : 5
 16-bit 2-to-1 multiplexer                             : 4
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <acc_status_1> (without init value) has a constant value of 0 in block <make17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <acc_status_2> (without init value) has a constant value of 0 in block <make17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <acc_status_3> (without init value) has a constant value of 0 in block <make17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dfdl/out_count_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_24> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_25> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_26> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_27> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_28> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_29> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_30> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <dfdl/out_count_31> of sequential type is unconnected in block <main>.
INFO:Xst:2261 - The FF/Latch <acc_status_6> in Unit <make17> is equivalent to the following 23 FFs/Latches, which will be removed : <acc_status_7> <acc_status_8> <acc_status_9> <acc_status_10> <acc_status_11> <acc_status_12> <acc_status_13> <acc_status_14> <acc_status_15> <result_2> <result_3> <result_4> <result_5> <result_6> <result_7> <result_8> <result_9> <result_10> <result_11> <result_12> <result_13> <result_14> <result_15> 
INFO:Xst:2261 - The FF/Latch <acc_status_4> in Unit <make17> is equivalent to the following FF/Latch, which will be removed : <result_0> 
INFO:Xst:2261 - The FF/Latch <acc_status_5> in Unit <make17> is equivalent to the following FF/Latch, which will be removed : <result_1> 

Optimizing unit <main> ...

Optimizing unit <make17> ...
WARNING:Xst:1710 - FF/Latch <acc_status_6> (without init value) has a constant value of 0 in block <make17>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 263
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 64
#      LUT2                        : 38
#      LUT3                        : 7
#      LUT5                        : 3
#      LUT6                        : 13
#      MUXCY                       : 64
#      VCC                         : 1
#      XORCY                       : 68
# FlipFlops/Latches                : 39
#      FD                          : 35
#      FDE                         : 4
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 17
#      IBUF                        : 5
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              39  out of   4800     0%  
 Number of Slice LUTs:                  129  out of   2400     5%  
    Number used as Logic:               129  out of   2400     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    129
   Number with an unused Flip Flop:      90  out of    129    69%  
   Number with an unused LUT:             0  out of    129     0%  
   Number of fully used LUT-FF pairs:    39  out of    129    30%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  19  out of    102    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 36    |
SW17                               | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.674ns (Maximum Frequency: 149.835MHz)
   Minimum input arrival time before clock: 2.631ns
   Maximum output required time after clock: 7.360ns
   Maximum combinational path delay: 7.990ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.674ns (frequency: 149.835MHz)
  Total number of paths / destination ports: 19550 / 40
-------------------------------------------------------------------------
Delay:               6.674ns (Levels of Logic = 7)
  Source:            dfdl/count_0 (FF)
  Destination:       dfdl/count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: dfdl/count_0 to dfdl/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  dfdl/count_0 (dfdl/count_0)
     INV:I->O              1   0.255   0.000  dfdl/Madd_count[31]_GND_2_o_add_1_OUT_lut<0>_INV_0 (dfdl/Madd_count[31]_GND_2_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  dfdl/Madd_count[31]_GND_2_o_add_1_OUT_cy<0> (dfdl/Madd_count[31]_GND_2_o_add_1_OUT_cy<0>)
     XORCY:CI->O           1   0.206   0.910  dfdl/Madd_count[31]_GND_2_o_add_1_OUT_xor<1> (dfdl/count[31]_GND_2_o_add_1_OUT<1>)
     LUT3:I0->O            1   0.235   0.682  dfdl/count[31]_GND_2_o_equal_3_o<31>1 (dfdl/count[31]_GND_2_o_equal_3_o<31>)
     LUT6:I5->O            6   0.254   0.876  dfdl/count[31]_GND_2_o_equal_3_o<31>2 (dfdl/count[31]_GND_2_o_equal_3_o<31>1)
     LUT6:I5->O           17   0.254   1.209  dfdl/count[31]_GND_2_o_equal_3_o<31>8 (dfdl/count[31]_GND_2_o_equal_3_o)
     LUT2:I1->O            1   0.254   0.000  dfdl/count_0_rstpot (dfdl/count_0_rstpot)
     FD:D                      0.074          dfdl/count_0
    ----------------------------------------
    Total                      6.674ns (2.272ns logic, 4.402ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SW17'
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Offset:              2.631ns (Levels of Logic = 2)
  Source:            SW9 (PAD)
  Destination:       make/acc_status_5 (FF)
  Destination Clock: SW17 rising

  Data Path: SW9 to make/acc_status_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.994  SW9_IBUF (SW9_IBUF)
     LUT3:I0->O            1   0.235   0.000  make/ope_GND_5_o_wide_mux_10_OUT<1>21 (make/ope_GND_5_o_wide_mux_10_OUT<1>)
     FD:D                      0.074          make/acc_status_5
    ----------------------------------------
    Total                      2.631ns (1.637ns logic, 0.994ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 26 / 10
-------------------------------------------------------------------------
Offset:              7.360ns (Levels of Logic = 3)
  Source:            dfdl/CEOUT_1 (FF)
  Destination:       D_out1 (PAD)
  Source Clock:      CLK rising

  Data Path: dfdl/CEOUT_1 to D_out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.525   1.469  dfdl/CEOUT_1 (dfdl/CEOUT_1)
     LUT6:I1->O            3   0.254   1.221  select/Mmux_CNT11 (D_out5_OBUF)
     LUT6:I0->O            2   0.254   0.725  deco8/Mram_DOUT41 (D_out1_OBUF)
     OBUF:I->O                 2.912          D_out1_OBUF (D_out1)
    ----------------------------------------
    Total                      7.360ns (3.945ns logic, 3.415ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SW17'
  Total number of paths / destination ports: 14 / 6
-------------------------------------------------------------------------
Offset:              6.677ns (Levels of Logic = 3)
  Source:            make/acc_status_0 (FF)
  Destination:       D_out1 (PAD)
  Source Clock:      SW17 rising

  Data Path: make/acc_status_0 to D_out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.790  make/acc_status_0 (make/acc_status_0)
     LUT6:I4->O            3   0.250   1.221  select/Mmux_CNT11 (D_out5_OBUF)
     LUT6:I0->O            2   0.254   0.725  deco8/Mram_DOUT41 (D_out1_OBUF)
     OBUF:I->O                 2.912          D_out1_OBUF (D_out1)
    ----------------------------------------
    Total                      6.677ns (3.941ns logic, 2.736ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Delay:               7.990ns (Levels of Logic = 4)
  Source:            SW18 (PAD)
  Destination:       D_out1 (PAD)

  Data Path: SW18 to D_out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.296  SW18_IBUF (SW18_IBUF)
     LUT6:I0->O            3   0.254   1.221  select/Mmux_CNT11 (D_out5_OBUF)
     LUT6:I0->O            2   0.254   0.725  deco8/Mram_DOUT41 (D_out1_OBUF)
     OBUF:I->O                 2.912          D_out1_OBUF (D_out1)
    ----------------------------------------
    Total                      7.990ns (4.748ns logic, 3.242ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.674|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.13 secs
 
--> 

Total memory usage is 4485748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :    7 (   0 filtered)

