

================================================================
== Vitis HLS Report for 'dut_Pipeline_burst_loop_inner_loop'
================================================================
* Date:           Fri Oct 17 21:58:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dut.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.799 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min |  max |                      Type                      |
    +---------+---------+----------+----------+-----+------+------------------------------------------------+
    |       35|     1027|  0.133 us|  3.902 us|   34|  1026|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- burst_loop_inner_loop  |       33|     1025|         4|          2|          1|  16 ~ 512|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.79>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln282 = alloca i32 1"   --->   Operation 8 'alloca' 'add_ln282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:25->test_store_stream_to_master.cpp:32]   --->   Operation 9 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cnt_1 = alloca i32 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:25->test_store_stream_to_master.cpp:32]   --->   Operation 11 'alloca' 'cnt_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 0, i1 %in_s_V_last_V, i1 0, i1 0, void @empty_4"   --->   Operation 12 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mm, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_s_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_s_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_s_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_s_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln28_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln28"   --->   Operation 18 'read' 'zext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 0, i30 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 0, i32 %cnt" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:25->test_store_stream_to_master.cpp:32]   --->   Operation 20 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln32 = store i6 0, i6 %j" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%br_ln28 = br void %for.inc.i" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 22 'br' 'br_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i30 %indvar_flatten" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.21ns)   --->   "%icmp_ln28 = icmp_eq  i30 %indvar_flatten_load, i30 %zext_ln28_read" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 24 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 1> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [2/2] (2.21ns)   --->   "%add_ln28_1 = add i30 %indvar_flatten_load, i30 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 25 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.i.split"   --->   Operation 26 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_2 = load i6 %j" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 27 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (2.21ns)   --->   "%icmp_ln28 = icmp_eq  i30 %indvar_flatten_load, i30 %zext_ln28_read" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 28 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 1> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (2.21ns)   --->   "%add_ln28_1 = add i30 %indvar_flatten_load, i30 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 29 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc9.i, void %for.end11.loopexit.i.exitStub" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 30 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%add_ln282_load = load i32 %add_ln282" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 31 'load' 'add_ln282_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cnt_load = load i32 %cnt" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 32 'load' 'cnt_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @burst_loop_inner_loop_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 512, i64 256"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %j_2, i32 5" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 35 'bitselect' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%or_ln25 = or i1 %first_iter_0, i1 %tmp" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:25->test_store_stream_to_master.cpp:32]   --->   Operation 36 'or' 'or_ln25' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%select_ln28 = select i1 %tmp, i32 %add_ln282_load, i32 %cnt_load" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 37 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %or_ln25, void %for.inc.i.split, void %for.first.iter.for.inc.i" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 38 'br' 'br_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %select_ln28" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 39 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28 & or_ln25)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln25 = store i9 %trunc_ln28, i9 %cnt_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:25->test_store_stream_to_master.cpp:32]   --->   Operation 40 'store' 'store_ln25' <Predicate = (!icmp_ln28 & or_ln25)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc.i.split" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 41 'br' 'br_ln32' <Predicate = (!icmp_ln28 & or_ln25)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln32 = add i6 %j_2, i6 2" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 42 'add' 'add_ln32' <Predicate = (!icmp_ln28)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (2.23ns)   --->   "%add_ln28 = add i32 %select_ln28, i32 32" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 43 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln28 = store i30 %add_ln28_1, i30 %indvar_flatten" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 44 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc.i" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 45 'br' 'br_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%cnt_1_load = load i9 %cnt_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:38->test_store_stream_to_master.cpp:32]   --->   Operation 46 'load' 'cnt_1_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %cnt_1_load" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 47 'zext' 'zext_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.51ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:36->test_store_stream_to_master.cpp:32]   --->   Operation 48 'read' 'empty' <Predicate = (!icmp_ln28)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i41 %empty" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:36->test_store_stream_to_master.cpp:32]   --->   Operation 49 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%mm_addr = getelementptr i32 %mm, i64 0, i64 %zext_ln32" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:37->test_store_stream_to_master.cpp:32]   --->   Operation 50 'getelementptr' 'mm_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln37 = store i32 %tmp_data, i9 %mm_addr" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:37->test_store_stream_to_master.cpp:32]   --->   Operation 51 'store' 'store_ln37' <Predicate = (!icmp_ln28)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %cnt_1_load, i32 1, i32 8" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:38->test_store_stream_to_master.cpp:32]   --->   Operation 52 'partselect' 'tmp_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln38 = add i9 %cnt_1_load, i9 2" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:38->test_store_stream_to_master.cpp:32]   --->   Operation 53 'add' 'add_ln38' <Predicate = (!icmp_ln28)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.18ns)   --->   "%j_3 = select i1 %tmp, i6 2, i6 %add_ln32" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 54 'select' 'j_3' <Predicate = (!icmp_ln28)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/2] (2.23ns)   --->   "%add_ln28 = add i32 %select_ln28, i32 32" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 55 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln25 = store i9 %add_ln38, i9 %cnt_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:25->test_store_stream_to_master.cpp:32]   --->   Operation 56 'store' 'store_ln25' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %select_ln28, i32 %cnt" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:25->test_store_stream_to_master.cpp:32]   --->   Operation 57 'store' 'store_ln25' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln28 = store i32 %add_ln28, i32 %add_ln282" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 58 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln32 = store i6 %j_3, i6 %j" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:32->test_store_stream_to_master.cpp:32]   --->   Operation 59 'store' 'store_ln32' <Predicate = (!icmp_ln28)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.20>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:33->test_store_stream_to_master.cpp:32]   --->   Operation 60 'specpipeline' 'specpipeline_ln33' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_7, i1 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:38->test_store_stream_to_master.cpp:32]   --->   Operation 61 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i9 %or_ln" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:36->test_store_stream_to_master.cpp:32]   --->   Operation 62 'zext' 'zext_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.51ns)   --->   "%empty_16 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:36->test_store_stream_to_master.cpp:32]   --->   Operation 63 'read' 'empty_16' <Predicate = (!icmp_ln28)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue i41 %empty_16" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:36->test_store_stream_to_master.cpp:32]   --->   Operation 64 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%mm_addr_1 = getelementptr i32 %mm, i64 0, i64 %zext_ln36" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:37->test_store_stream_to_master.cpp:32]   --->   Operation 65 'getelementptr' 'mm_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln37 = store i32 %tmp_data_1, i9 %mm_addr_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:37->test_store_stream_to_master.cpp:32]   --->   Operation 66 'store' 'store_ln37' <Predicate = (!icmp_ln28)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_s_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 01110]
add_ln282               (alloca             ) [ 01110]
cnt                     (alloca             ) [ 01110]
indvar_flatten          (alloca             ) [ 01100]
cnt_1                   (alloca             ) [ 01110]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
zext_ln28_read          (read               ) [ 00100]
store_ln0               (store              ) [ 00000]
store_ln25              (store              ) [ 00000]
store_ln32              (store              ) [ 00000]
br_ln28                 (br                 ) [ 01100]
indvar_flatten_load     (load               ) [ 00100]
first_iter_0            (phi                ) [ 00100]
j_2                     (load               ) [ 00000]
icmp_ln28               (icmp               ) [ 01111]
add_ln28_1              (add                ) [ 00000]
br_ln28                 (br                 ) [ 00000]
add_ln282_load          (load               ) [ 00000]
cnt_load                (load               ) [ 00000]
specloopname_ln0        (specloopname       ) [ 00000]
speclooptripcount_ln0   (speclooptripcount  ) [ 00000]
tmp                     (bitselect          ) [ 01010]
or_ln25                 (or                 ) [ 00100]
select_ln28             (select             ) [ 01010]
br_ln32                 (br                 ) [ 00000]
trunc_ln28              (trunc              ) [ 00000]
store_ln25              (store              ) [ 00000]
br_ln32                 (br                 ) [ 00000]
add_ln32                (add                ) [ 01010]
store_ln28              (store              ) [ 00000]
br_ln32                 (br                 ) [ 01100]
cnt_1_load              (load               ) [ 00000]
zext_ln32               (zext               ) [ 00000]
empty                   (read               ) [ 00000]
tmp_data                (extractvalue       ) [ 00000]
mm_addr                 (getelementptr      ) [ 00000]
store_ln37              (store              ) [ 00000]
tmp_7                   (partselect         ) [ 00101]
add_ln38                (add                ) [ 00000]
j_3                     (select             ) [ 00000]
add_ln28                (add                ) [ 00000]
store_ln25              (store              ) [ 00000]
store_ln25              (store              ) [ 00000]
store_ln28              (store              ) [ 00000]
store_ln32              (store              ) [ 00000]
specpipeline_ln33       (specpipeline       ) [ 00000]
or_ln                   (bitconcatenate     ) [ 00000]
zext_ln36               (zext               ) [ 00000]
empty_16                (read               ) [ 00000]
tmp_data_1              (extractvalue       ) [ 00000]
mm_addr_1               (getelementptr      ) [ 00000]
store_ln37              (store              ) [ 00000]
ret_ln0                 (ret                ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln28">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_s_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_s_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_s_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_s_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burst_loop_inner_loop_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln282_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln282/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="cnt_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="cnt_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln28_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="30" slack="0"/>
<pin id="102" dir="0" index="1" bw="30" slack="0"/>
<pin id="103" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln28_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="41" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="0" index="3" bw="4" slack="0"/>
<pin id="111" dir="0" index="4" bw="1" slack="0"/>
<pin id="112" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 empty_16/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mm_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mm_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 store_ln37/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="mm_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mm_addr_1/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="first_iter_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="first_iter_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="41" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/3 tmp_data_1/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="30" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln25_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln32_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="30" slack="0"/>
<pin id="173" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="30" slack="0"/>
<pin id="176" dir="0" index="1" bw="30" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_2_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln282_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln282_load/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="cnt_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln25_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln28_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln28_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln25_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="9" slack="1"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln32_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="7" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln28_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="30" slack="0"/>
<pin id="240" dir="0" index="1" bw="30" slack="1"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="cnt_1_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="2"/>
<pin id="245" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_1_load/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln32_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_7_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="9" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="5" slack="0"/>
<pin id="256" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln38_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="j_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="1"/>
<pin id="271" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln25_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="2"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln25_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="32" slack="2"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln28_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln32_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="2"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="1"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln36_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="304" class="1005" name="j_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="311" class="1005" name="add_ln282_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln282 "/>
</bind>
</comp>

<comp id="317" class="1005" name="cnt_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cnt "/>
</bind>
</comp>

<comp id="324" class="1005" name="indvar_flatten_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="30" slack="0"/>
<pin id="326" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="331" class="1005" name="cnt_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="1"/>
<pin id="333" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="cnt_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="zext_ln28_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="30" slack="1"/>
<pin id="340" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="indvar_flatten_load_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="30" slack="1"/>
<pin id="345" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_ln28_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="361" class="1005" name="select_ln28_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln32_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="1"/>
<pin id="369" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_7_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="113"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="68" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="68" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="106" pin="5"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="100" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="171" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="186" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="143" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="195" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="195" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="189" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="192" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="186" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="209" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="64" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="180" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="257"><net_src comp="70" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="243" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="72" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="243" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="261" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="286"><net_src comp="232" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="267" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="78" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="307"><net_src comp="80" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="314"><net_src comp="84" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="320"><net_src comp="88" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="327"><net_src comp="92" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="334"><net_src comp="96" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="341"><net_src comp="100" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="346"><net_src comp="171" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="352"><net_src comp="174" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="195" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="364"><net_src comp="209" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="370"><net_src comp="226" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="375"><net_src comp="251" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="292" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mm | {3 4 }
 - Input state : 
	Port: dut_Pipeline_burst_loop_inner_loop : zext_ln28 | {1 }
	Port: dut_Pipeline_burst_loop_inner_loop : in_s_V_data_V | {3 4 }
	Port: dut_Pipeline_burst_loop_inner_loop : in_s_V_keep_V | {3 4 }
	Port: dut_Pipeline_burst_loop_inner_loop : in_s_V_strb_V | {3 4 }
	Port: dut_Pipeline_burst_loop_inner_loop : in_s_V_last_V | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln25 : 1
		store_ln32 : 1
		indvar_flatten_load : 1
		icmp_ln28 : 2
		add_ln28_1 : 2
	State 2
		br_ln28 : 1
		tmp : 1
		or_ln25 : 2
		select_ln28 : 2
		br_ln32 : 2
		trunc_ln28 : 3
		store_ln25 : 4
		add_ln32 : 1
		add_ln28 : 3
		store_ln28 : 1
	State 3
		zext_ln32 : 1
		mm_addr : 2
		store_ln37 : 3
		tmp_7 : 1
		add_ln38 : 1
		store_ln25 : 2
		store_ln28 : 1
		store_ln32 : 1
	State 4
		zext_ln36 : 1
		mm_addr_1 : 2
		store_ln37 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_180         |   139   |    34   |
|    add   |       add_ln32_fu_226      |    0    |    14   |
|          |         grp_fu_232         |   148   |    36   |
|          |       add_ln38_fu_261      |    0    |    14   |
|----------|----------------------------|---------|---------|
|   icmp   |         grp_fu_174         |   139   |    34   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln28_fu_209     |    0    |    32   |
|          |         j_3_fu_267         |    0    |    6    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln25_fu_203       |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | zext_ln28_read_read_fu_100 |    0    |    0    |
|          |       grp_read_fu_106      |    0    |    0    |
|----------|----------------------------|---------|---------|
|extractvalue|         grp_fu_151         |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_195         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln28_fu_217     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln32_fu_246      |    0    |    0    |
|          |      zext_ln36_fu_299      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_7_fu_251        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_292        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   426   |   172   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln282_reg_311     |   32   |
|      add_ln32_reg_367     |    6   |
|       cnt_1_reg_331       |    9   |
|        cnt_reg_317        |   32   |
|    first_iter_0_reg_139   |    1   |
|     icmp_ln28_reg_349     |    1   |
|indvar_flatten_load_reg_343|   30   |
|   indvar_flatten_reg_324  |   30   |
|         j_reg_304         |    6   |
|    select_ln28_reg_361    |   32   |
|       tmp_7_reg_372       |    8   |
|        tmp_reg_353        |    1   |
|   zext_ln28_read_reg_338  |   30   |
+---------------------------+--------+
|           Total           |   218  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|     grp_fu_174    |  p0  |   2  |  30  |   60   ||    0    ||    9    |
|     grp_fu_174    |  p1  |   2  |  30  |   60   ||    0    ||    9    |
|     grp_fu_180    |  p0  |   2  |  30  |   60   ||    0    ||    9    |
|     grp_fu_232    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   262  ||   7.94  ||    0    ||    45   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   426  |   172  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    0   |   45   |
|  Register |    -   |   218  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   644  |   217  |
+-----------+--------+--------+--------+
