verilog xil_defaultlib --include "E:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog" --include "../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_2/drivers/clusterOp2_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_1.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_201_3.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusters_id_RAM_AUTO_1R1W.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusters_members_RAM_AUTO_1R1W.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_cos_values_ROM_AUTO_1R.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_sin_values_ROM_AUTO_1R.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_distances_RAM_AUTO_1R1W.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_flow_control_loop_pipe_sequential_init.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_hls_deadlock_idx0_monitor.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_18s_32s_32_2_1.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_sqrt_fixed_32_32_s.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_visited_RAM_AUTO_1R1W.v" \
"../../../../clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2.v" \
"../../../bd/design_1/ip/design_1_clusterOp2_0_2/sim/design_1_clusterOp2_0_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
