#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Sat Oct 22 01:20:19 2016
# Process ID: 9820
# Log file: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/ofdm_syn.vds
# Journal file: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ofdm_syn.tcl -notrace
Command: synth_design -top ofdm_syn -part xc7z045fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:147]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 254.027 ; gain = 80.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ofdm_syn' [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter SYN_DATA_WIDTH bound to: 13 - type: integer 
	Parameter SYNC_IDLE bound to: 3'b000 
	Parameter SYNC_COARSE_SEARCH bound to: 3'b001 
	Parameter SYNC_COARSE_DONE bound to: 3'b010 
	Parameter SYNC_FINE_SEARCH bound to: 3'b011 
	Parameter SYNC_FINE_DONE bound to: 3'b100 
	Parameter SYNC_DATA_OUTPUT bound to: 3'b101 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
INFO: [Synth 8-638] synthesizing module 'data_dpram' [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter SYN_DATA_WIDTH bound to: 13 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SYNC_IDLE bound to: 3'b000 
	Parameter SYNC_COARSE_SEARCH bound to: 3'b001 
	Parameter SYNC_COARSE_DONE bound to: 3'b010 
	Parameter SYNC_FINE_SEARCH bound to: 3'b011 
	Parameter SYNC_FINE_DONE bound to: 3'b100 
	Parameter SYNC_DATA_OUTPUT bound to: 3'b101 
INFO: [Synth 8-638] synthesizing module 'dpram_1024_ip' [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-9820-FUTURE2/realtime/dpram_1024_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dpram_1024_ip' (1#1) [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-9820-FUTURE2/realtime/dpram_1024_ip_stub.v:7]
WARNING: [Synth 8-3848] Net s_axis_ctrl_trdy in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:62]
WARNING: [Synth 8-3848] Net s_axis_data_trdy in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:67]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tvalid in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:69]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tlast in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:70]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tdata in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:71]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:75]
WARNING: [Synth 8-3848] Net m_axis_data_dly128_tvalid in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:79]
WARNING: [Synth 8-3848] Net m_axis_data_dly128_tlast in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:80]
WARNING: [Synth 8-3848] Net m_axis_data_dly128_tdata in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:81]
INFO: [Synth 8-256] done synthesizing module 'data_dpram' (2#1) [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:23]
WARNING: [Synth 8-3848] Net s_axis_ctrl_trdy in module/entity ofdm_syn does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:57]
WARNING: [Synth 8-3848] Net s_axis_data_trdy in module/entity ofdm_syn does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:62]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tvalid in module/entity ofdm_syn does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:64]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tlast in module/entity ofdm_syn does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:65]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tdata in module/entity ofdm_syn does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:66]
WARNING: [Synth 8-3848] Net m_axis_data_tvalid in module/entity ofdm_syn does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:69]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity ofdm_syn does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:70]
WARNING: [Synth 8-3848] Net m_axis_data_tdata in module/entity ofdm_syn does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:71]
WARNING: [Synth 8-3848] Net coarse_sync_state in module/entity ofdm_syn does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:85]
WARNING: [Synth 8-3848] Net fine_sync_state in module/entity ofdm_syn does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:86]
INFO: [Synth 8-256] done synthesizing module 'ofdm_syn' (3#1) [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:23]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_trdy
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_data_trdy
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tvalid
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tlast
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[31]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[30]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[29]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[28]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[27]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[26]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[25]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[24]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[23]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[22]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[21]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[20]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[19]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[18]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[17]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[16]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[15]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[14]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[13]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[12]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[11]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[10]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[9]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[8]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[7]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[6]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[5]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[4]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[3]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[2]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[1]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_ctrl_tdata[0]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tvalid
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tlast
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[31]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[30]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[29]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[28]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[27]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[26]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[25]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[24]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[23]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[22]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[21]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[20]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[19]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[18]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[17]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[16]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[15]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[14]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[13]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[12]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[11]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[10]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[9]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[8]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[7]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[6]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[5]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[4]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[3]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[2]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[1]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port m_axis_data_tdata[0]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tvalid
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tlast
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[31]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[30]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[29]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[28]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[27]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[26]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[25]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[24]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[23]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[22]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[21]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[20]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[19]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[18]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[17]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[16]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[15]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[14]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[13]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[12]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[11]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[10]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[9]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[8]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[7]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[6]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[5]
WARNING: [Synth 8-3331] design ofdm_syn has unconnected port s_axis_ctrl_tdata[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 271.000 ; gain = 97.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tvalid to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_ctrl_tlast to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tvalid to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tlast to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[31] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[30] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[29] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[28] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[27] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[26] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[25] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[24] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[23] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[22] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[21] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[20] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[19] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[18] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[17] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[16] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[15] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[14] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[13] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[12] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[11] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[10] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[9] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[8] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[7] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[6] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[5] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[4] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[3] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[2] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[1] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:s_axis_data_tdata[0] to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:m_axis_ctrl_trdy to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:m_axis_data_trdy to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
WARNING: [Synth 8-3295] tying undriven pin u1_data_dpram:m_axis_data_dly128_trdy to constant 0 [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:152]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 271.000 ; gain = 97.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 646.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sync_state_reg' in module 'ofdm_syn'
INFO: [Synth 8-5544] ROM "sync_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sync_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sync_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sync_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
               SYNC_IDLE |                              000 |                              000
      SYNC_COARSE_SEARCH |                              001 |                              001
        SYNC_COARSE_DONE |                              010 |                              010
        SYNC_FINE_SEARCH |                              011 |                              011
          SYNC_FINE_DONE |                              100 |                              100
        SYNC_DATA_OUTPUT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sync_state_reg' using encoding 'sequential' in module 'ofdm_syn'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ofdm_syn 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module data_dpram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.281 ; gain = 472.723

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.281 ; gain = 472.723

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_wea_reg ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_rd_reg[9] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_rd_reg[8] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_rd_reg[7] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_rd_reg[6] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_rd_reg[5] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_rd_reg[4] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_rd_reg[3] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_rd_reg[2] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_rd_reg[1] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_rd_reg[0] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[31] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[30] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[29] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[28] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[27] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[26] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[25] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[24] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[23] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[22] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[21] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[20] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[19] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[18] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[17] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[16] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[15] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[14] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[13] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[12] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[11] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[10] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[9] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[8] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[7] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[6] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[5] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[4] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[3] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[2] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[1] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_dina_reg[0] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addrb_reg[9] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addrb_reg[8] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addrb_reg[7] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addrb_reg[6] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addrb_reg[5] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addrb_reg[4] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addrb_reg[3] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addrb_reg[2] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addrb_reg[1] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addrb_reg[0] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_wr_reg[9] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_wr_reg[8] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_wr_reg[7] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_wr_reg[6] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_wr_reg[5] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_wr_reg[4] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_wr_reg[3] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_wr_reg[2] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_wr_reg[1] ) is unused and will be removed from module ofdm_syn.
WARNING: [Synth 8-3332] Sequential element (\u1_data_dpram/u1_dpram_addra_wr_reg[0] ) is unused and will be removed from module ofdm_syn.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dpram_1024_ip |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |dpram_1024_ip |     1|
|2     |BUFG          |     1|
|3     |LUT2          |     2|
|4     |LUT3          |     1|
|5     |LUT4          |     1|
|6     |FDCE          |     3|
|7     |IBUF          |     3|
|8     |OBUFT         |    70|
+------+--------------+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |   145|
|2     |  u1_data_dpram |data_dpram |    64|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 646.281 ; gain = 472.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 202 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 646.281 ; gain = 71.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 646.281 ; gain = 472.723
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 646.281 ; gain = 448.461
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 646.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 22 01:21:00 2016...
