// Seed: 3897470864
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  assign module_1.id_1 = 0;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_9;
  logic id_10;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input supply1 id_2,
    input wor id_3,
    output wire id_4,
    output supply0 id_5,
    output uwire id_6,
    output wire id_7,
    input tri id_8,
    output logic id_9,
    input wand id_10,
    input wire id_11,
    input supply1 id_12,
    output tri1 id_13
);
  wire id_15;
  wire id_16;
  ;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15,
      id_16,
      id_15
  );
  logic id_18;
  ;
  initial id_9 = -1;
endmodule
