{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 23:20:00 2020 " "Info: Processing started: Mon Nov 09 23:20:00 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dc_3in_8out -c dc_3in_8out " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dc_3in_8out -c dc_3in_8out" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_3in_8out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dc_3in_8out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc_3in_8out-behav " "Info: Found design unit 1: dc_3in_8out-behav" {  } { { "dc_3in_8out.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/dc_3in_8out/dc_3in_8out.vhd" 8 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dc_3in_8out " "Info: Found entity 1: dc_3in_8out" {  } { { "dc_3in_8out.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/dc_3in_8out/dc_3in_8out.vhd" 3 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "dc_3in_8out " "Info: Elaborating entity \"dc_3in_8out\" for the top level hierarchy" {  } {  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "dc_3in_8out.vhd(21) " "Info: VHDL Case Statement information at dc_3in_8out.vhd(21): OTHERS choice is never selected" {  } { { "dc_3in_8out.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/dc_3in_8out/dc_3in_8out.vhd" 21 0 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "19 " "Info: Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 23:20:02 2020 " "Info: Processing ended: Mon Nov 09 23:20:02 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
