set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"},
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
set moduleName calculate_Q_from_F_r
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {calculate_Q_from_F_r}
set C_modelType { void 0 }
set C_modelArgList {
	{ Qs_l1_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l1_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l1_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l1_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q1 int 8 regular {array 8448 { 0 3 } 0 1 }  }
	{ Qs_l2_Q2 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q3 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q5 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Qs_l2_Q6 int 8 regular {array 16384 { 2 2 } 1 1 }  }
	{ Qs_l2_Q9 int 8 regular {array 8448 { 2 2 } 1 1 }  }
	{ Fs_l1_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l1_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F1 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F2 int 8 regular {array 16384 { 1 1 } 1 1 }  }
	{ Fs_l2_F3 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Fs_l2_F5 int 8 regular {array 8448 { 1 1 } 1 1 }  }
	{ Fs_l2_F6 int 8 regular {array 16384 { 1 3 } 1 1 }  }
	{ Ts_t1 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t4 int 8 regular {array 512 { 1 3 } 1 1 }  }
	{ Ts_t3 int 8 regular {array 512 { 1 3 } 1 1 }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Qs_l1_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l1_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l1_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q1", "interface" : "memory", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Qs_l2_Q2", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q3", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q6", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Qs_l2_Q9", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE"} , 
 	{ "Name" : "Fs_l1_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l1_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F2", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F5", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Fs_l2_F6", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t1", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t4", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "Ts_t3", "interface" : "memory", "bitwidth" : 8, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 159
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Qs_l1_Q1_address0 sc_out sc_lv 14 signal 0 } 
	{ Qs_l1_Q1_ce0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_we0 sc_out sc_logic 1 signal 0 } 
	{ Qs_l1_Q1_d0 sc_out sc_lv 8 signal 0 } 
	{ Qs_l1_Q2_address0 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we0 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d0 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q0 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_address1 sc_out sc_lv 14 signal 1 } 
	{ Qs_l1_Q2_ce1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_we1 sc_out sc_logic 1 signal 1 } 
	{ Qs_l1_Q2_d1 sc_out sc_lv 8 signal 1 } 
	{ Qs_l1_Q2_q1 sc_in sc_lv 8 signal 1 } 
	{ Qs_l1_Q3_address0 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we0 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d0 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q0 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_address1 sc_out sc_lv 14 signal 2 } 
	{ Qs_l1_Q3_ce1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_we1 sc_out sc_logic 1 signal 2 } 
	{ Qs_l1_Q3_d1 sc_out sc_lv 8 signal 2 } 
	{ Qs_l1_Q3_q1 sc_in sc_lv 8 signal 2 } 
	{ Qs_l1_Q5_address0 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we0 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d0 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q0 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_address1 sc_out sc_lv 14 signal 3 } 
	{ Qs_l1_Q5_ce1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_we1 sc_out sc_logic 1 signal 3 } 
	{ Qs_l1_Q5_d1 sc_out sc_lv 8 signal 3 } 
	{ Qs_l1_Q5_q1 sc_in sc_lv 8 signal 3 } 
	{ Qs_l1_Q6_address0 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we0 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d0 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q0 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_address1 sc_out sc_lv 14 signal 4 } 
	{ Qs_l1_Q6_ce1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_we1 sc_out sc_logic 1 signal 4 } 
	{ Qs_l1_Q6_d1 sc_out sc_lv 8 signal 4 } 
	{ Qs_l1_Q6_q1 sc_in sc_lv 8 signal 4 } 
	{ Qs_l1_Q9_address0 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we0 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d0 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q0 sc_in sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_address1 sc_out sc_lv 14 signal 5 } 
	{ Qs_l1_Q9_ce1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_we1 sc_out sc_logic 1 signal 5 } 
	{ Qs_l1_Q9_d1 sc_out sc_lv 8 signal 5 } 
	{ Qs_l1_Q9_q1 sc_in sc_lv 8 signal 5 } 
	{ Qs_l2_Q1_address0 sc_out sc_lv 14 signal 6 } 
	{ Qs_l2_Q1_ce0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_we0 sc_out sc_logic 1 signal 6 } 
	{ Qs_l2_Q1_d0 sc_out sc_lv 8 signal 6 } 
	{ Qs_l2_Q2_address0 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we0 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d0 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q0 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_address1 sc_out sc_lv 14 signal 7 } 
	{ Qs_l2_Q2_ce1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_we1 sc_out sc_logic 1 signal 7 } 
	{ Qs_l2_Q2_d1 sc_out sc_lv 8 signal 7 } 
	{ Qs_l2_Q2_q1 sc_in sc_lv 8 signal 7 } 
	{ Qs_l2_Q3_address0 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we0 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d0 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q0 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_address1 sc_out sc_lv 14 signal 8 } 
	{ Qs_l2_Q3_ce1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_we1 sc_out sc_logic 1 signal 8 } 
	{ Qs_l2_Q3_d1 sc_out sc_lv 8 signal 8 } 
	{ Qs_l2_Q3_q1 sc_in sc_lv 8 signal 8 } 
	{ Qs_l2_Q5_address0 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we0 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d0 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q0 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_address1 sc_out sc_lv 14 signal 9 } 
	{ Qs_l2_Q5_ce1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_we1 sc_out sc_logic 1 signal 9 } 
	{ Qs_l2_Q5_d1 sc_out sc_lv 8 signal 9 } 
	{ Qs_l2_Q5_q1 sc_in sc_lv 8 signal 9 } 
	{ Qs_l2_Q6_address0 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we0 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d0 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q0 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_address1 sc_out sc_lv 14 signal 10 } 
	{ Qs_l2_Q6_ce1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_we1 sc_out sc_logic 1 signal 10 } 
	{ Qs_l2_Q6_d1 sc_out sc_lv 8 signal 10 } 
	{ Qs_l2_Q6_q1 sc_in sc_lv 8 signal 10 } 
	{ Qs_l2_Q9_address0 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we0 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d0 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q0 sc_in sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_address1 sc_out sc_lv 14 signal 11 } 
	{ Qs_l2_Q9_ce1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_we1 sc_out sc_logic 1 signal 11 } 
	{ Qs_l2_Q9_d1 sc_out sc_lv 8 signal 11 } 
	{ Qs_l2_Q9_q1 sc_in sc_lv 8 signal 11 } 
	{ Fs_l1_F1_address0 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce0 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q0 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F1_address1 sc_out sc_lv 14 signal 12 } 
	{ Fs_l1_F1_ce1 sc_out sc_logic 1 signal 12 } 
	{ Fs_l1_F1_q1 sc_in sc_lv 8 signal 12 } 
	{ Fs_l1_F2_address0 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce0 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q0 sc_in sc_lv 8 signal 13 } 
	{ Fs_l1_F2_address1 sc_out sc_lv 14 signal 13 } 
	{ Fs_l1_F2_ce1 sc_out sc_logic 1 signal 13 } 
	{ Fs_l1_F2_q1 sc_in sc_lv 8 signal 13 } 
	{ Fs_l2_F1_address0 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce0 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q0 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F1_address1 sc_out sc_lv 14 signal 14 } 
	{ Fs_l2_F1_ce1 sc_out sc_logic 1 signal 14 } 
	{ Fs_l2_F1_q1 sc_in sc_lv 8 signal 14 } 
	{ Fs_l2_F2_address0 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce0 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q0 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F2_address1 sc_out sc_lv 14 signal 15 } 
	{ Fs_l2_F2_ce1 sc_out sc_logic 1 signal 15 } 
	{ Fs_l2_F2_q1 sc_in sc_lv 8 signal 15 } 
	{ Fs_l2_F3_address0 sc_out sc_lv 14 signal 16 } 
	{ Fs_l2_F3_ce0 sc_out sc_logic 1 signal 16 } 
	{ Fs_l2_F3_q0 sc_in sc_lv 8 signal 16 } 
	{ Fs_l2_F5_address0 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce0 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q0 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F5_address1 sc_out sc_lv 14 signal 17 } 
	{ Fs_l2_F5_ce1 sc_out sc_logic 1 signal 17 } 
	{ Fs_l2_F5_q1 sc_in sc_lv 8 signal 17 } 
	{ Fs_l2_F6_address0 sc_out sc_lv 14 signal 18 } 
	{ Fs_l2_F6_ce0 sc_out sc_logic 1 signal 18 } 
	{ Fs_l2_F6_q0 sc_in sc_lv 8 signal 18 } 
	{ Ts_t1_address0 sc_out sc_lv 9 signal 19 } 
	{ Ts_t1_ce0 sc_out sc_logic 1 signal 19 } 
	{ Ts_t1_q0 sc_in sc_lv 8 signal 19 } 
	{ Ts_t4_address0 sc_out sc_lv 9 signal 20 } 
	{ Ts_t4_ce0 sc_out sc_logic 1 signal 20 } 
	{ Ts_t4_q0 sc_in sc_lv 8 signal 20 } 
	{ Ts_t3_address0 sc_out sc_lv 9 signal 21 } 
	{ Ts_t3_ce0 sc_out sc_logic 1 signal 21 } 
	{ Ts_t3_q0 sc_in sc_lv 8 signal 21 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Qs_l1_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l1_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l1_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l1_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l1_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l1_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l1_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l1_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l1_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l1_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l1_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l1_Q9", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q1", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q2", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q3", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q5_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q5_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q5", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q6", "role": "q1" }} , 
 	{ "name": "Qs_l2_Q9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address0" }} , 
 	{ "name": "Qs_l2_Q9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce0" }} , 
 	{ "name": "Qs_l2_Q9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we0" }} , 
 	{ "name": "Qs_l2_Q9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d0" }} , 
 	{ "name": "Qs_l2_Q9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q0" }} , 
 	{ "name": "Qs_l2_Q9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "address1" }} , 
 	{ "name": "Qs_l2_Q9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "ce1" }} , 
 	{ "name": "Qs_l2_Q9_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "we1" }} , 
 	{ "name": "Qs_l2_Q9_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "d1" }} , 
 	{ "name": "Qs_l2_Q9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Qs_l2_Q9", "role": "q1" }} , 
 	{ "name": "Fs_l1_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address0" }} , 
 	{ "name": "Fs_l1_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q0" }} , 
 	{ "name": "Fs_l1_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "address1" }} , 
 	{ "name": "Fs_l1_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F1", "role": "q1" }} , 
 	{ "name": "Fs_l1_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address0" }} , 
 	{ "name": "Fs_l1_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l1_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q0" }} , 
 	{ "name": "Fs_l1_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "address1" }} , 
 	{ "name": "Fs_l1_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l1_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l1_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address0" }} , 
 	{ "name": "Fs_l2_F1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q0" }} , 
 	{ "name": "Fs_l2_F1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "address1" }} , 
 	{ "name": "Fs_l2_F1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F1", "role": "q1" }} , 
 	{ "name": "Fs_l2_F2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address0" }} , 
 	{ "name": "Fs_l2_F2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q0" }} , 
 	{ "name": "Fs_l2_F2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "address1" }} , 
 	{ "name": "Fs_l2_F2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F2", "role": "q1" }} , 
 	{ "name": "Fs_l2_F3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "address0" }} , 
 	{ "name": "Fs_l2_F3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F3", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address0" }} , 
 	{ "name": "Fs_l2_F5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q0" }} , 
 	{ "name": "Fs_l2_F5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "address1" }} , 
 	{ "name": "Fs_l2_F5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "ce1" }} , 
 	{ "name": "Fs_l2_F5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F5", "role": "q1" }} , 
 	{ "name": "Fs_l2_F6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "address0" }} , 
 	{ "name": "Fs_l2_F6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "ce0" }} , 
 	{ "name": "Fs_l2_F6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Fs_l2_F6", "role": "q0" }} , 
 	{ "name": "Ts_t1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t1", "role": "address0" }} , 
 	{ "name": "Ts_t1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t1", "role": "ce0" }} , 
 	{ "name": "Ts_t1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t1", "role": "q0" }} , 
 	{ "name": "Ts_t4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t4", "role": "address0" }} , 
 	{ "name": "Ts_t4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t4", "role": "ce0" }} , 
 	{ "name": "Ts_t4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t4", "role": "q0" }} , 
 	{ "name": "Ts_t3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Ts_t3", "role": "address0" }} , 
 	{ "name": "Ts_t3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Ts_t3", "role": "ce0" }} , 
 	{ "name": "Ts_t3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "Ts_t3", "role": "q0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "4", "6", "8", "10", "12", "14"],
		"CDFG" : "calculate_Q_from_F_r",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "8903843", "EstimateLatencyMax" : "118062243",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state20", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state49", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477"},
			{"State" : "ap_ST_fsm_state14", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state38", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489"},
			{"State" : "ap_ST_fsm_state22", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state53", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501"},
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state12", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state27", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state36", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state43", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state51", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531"},
			{"State" : "ap_ST_fsm_state8", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state16", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state31", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state40", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state45", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549"},
			{"State" : "ap_ST_fsm_state10", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state18", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state33", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"},
			{"State" : "ap_ST_fsm_state47", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_UpperTrianglize_fu_564"}],
		"Port" : [
			{"Name" : "Qs_l1_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l1_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"}]},
			{"Name" : "Qs_l1_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l1_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l1_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Qs_l2_Q2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bB"}]},
			{"Name" : "Qs_l2_Q5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Qs_l2_Q6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "bC"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bC"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "bB"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "bC"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "bC"}]},
			{"Name" : "Qs_l2_Q9", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "14", "SubInstance" : "grp_UpperTrianglize_fu_564", "Port" : "btriC"}]},
			{"Name" : "Fs_l1_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l1_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "bA_to_tr"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "bA"}]},
			{"Name" : "Fs_l2_F3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Fs_l2_F5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "btriA"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "btriA"}]},
			{"Name" : "Fs_l2_F6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "Ts_t1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "6", "SubInstance" : "grp_batch_matTr_madd_gf1_1_fu_501", "Port" : "A_to_tr"}]},
			{"Name" : "Ts_t4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "2", "SubInstance" : "grp_batch_bmatTr_madd_gf_fu_477", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"}]},
			{"Name" : "Ts_t3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "8", "SubInstance" : "grp_batch_trimat_madd_gf_fu_513", "Port" : "B"},
					{"ID" : "12", "SubInstance" : "grp_batch_matTr_madd_gf1_fu_549", "Port" : "A_to_tr"},
					{"ID" : "10", "SubInstance" : "grp_batch_trimatTr_madd_s_fu_531", "Port" : "B"},
					{"ID" : "4", "SubInstance" : "grp_batch_mat_madd_gf16_fu_489", "Port" : "B"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.tempQ_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477", "Parent" : "0", "Child" : ["3"],
		"CDFG" : "batch_bmatTr_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "accu_c"}]},
			{"Name" : "bA_to_tr", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "3", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_122", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_bmatTr_madd_gf_fu_477.grp_p_gf16v_madd_u3210_2_fu_122", "Parent" : "2",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "batch_mat_madd_gf16",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "985153", "EstimateLatencyMax" : "25757761",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "accu_c"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_125", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_mat_madd_gf16_fu_489.grp_p_gf16v_madd_u3210_2_fu_125", "Parent" : "4",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501", "Parent" : "0", "Child" : ["7"],
		"CDFG" : "batch_matTr_madd_gf1_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "30785", "EstimateLatencyMax" : "804929",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "7", "SubInstance" : "grp_p_gf16v_madd_u3210_2_fu_94", "Port" : "a"}]}]},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_1_fu_501.grp_p_gf16v_madd_u3210_2_fu_94", "Parent" : "6",
		"CDFG" : "p_gf16v_madd_u3210_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "27", "EstimateLatencyMax" : "783",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte_offset", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513", "Parent" : "0", "Child" : ["9"],
		"CDFG" : "batch_trimat_madd_gf",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_129", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimat_madd_gf_fu_513.grp_p_gf16v_madd_u3210_fu_129", "Parent" : "8",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531", "Parent" : "0", "Child" : ["11"],
		"CDFG" : "batch_trimatTr_madd_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "67649", "EstimateLatencyMax" : "919617",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "accu_c"}]},
			{"Name" : "btriA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "11", "SubInstance" : "grp_p_gf16v_madd_u3210_fu_123", "Port" : "a"}]},
			{"Name" : "B", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_trimatTr_madd_s_fu_531.grp_p_gf16v_madd_u3210_fu_123", "Parent" : "10",
		"CDFG" : "p_gf16v_madd_u3210",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "25", "EstimateLatencyMax" : "25",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549", "Parent" : "0", "Child" : ["13"],
		"CDFG" : "batch_matTr_madd_gf1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "790593", "EstimateLatencyMax" : "790593",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92"}],
		"Port" : [
			{"Name" : "bC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "accu_c"}]},
			{"Name" : "A_to_tr", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bB", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "13", "SubInstance" : "grp_p_gf16v_madd_u3210_1_fu_92", "Port" : "a"}]}]},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_batch_matTr_madd_gf1_fu_549.grp_p_gf16v_madd_u3210_1_fu_92", "Parent" : "12",
		"CDFG" : "p_gf16v_madd_u3210_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "769", "EstimateLatencyMax" : "769",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_c", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_c_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "gf16_b", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564", "Parent" : "0", "Child" : ["15"],
		"CDFG" : "UpperTrianglize",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "801", "EstimateLatencyMax" : "666625",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state6", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_p_gf256v_add_u329_fu_84"}],
		"Port" : [
			{"Name" : "btriC", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "accu_b"}]},
			{"Name" : "bA", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "15", "SubInstance" : "grp_p_gf256v_add_u329_fu_84", "Port" : "a"}]}]},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_UpperTrianglize_fu_564.grp_p_gf256v_add_u329_fu_84", "Parent" : "14",
		"CDFG" : "p_gf256v_add_u329",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "22", "EstimateLatencyMax" : "648",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "accu_b", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "accu_b_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "a", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "a_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_num_byte", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	calculate_Q_from_F_r {
		Qs_l1_Q1 {Type O LastRead -1 FirstWrite 2}
		Qs_l1_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l1_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l1_Q6 {Type IO LastRead 4 FirstWrite 4}
		Qs_l1_Q9 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q1 {Type O LastRead -1 FirstWrite 21}
		Qs_l2_Q2 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q3 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q5 {Type IO LastRead 4 FirstWrite 3}
		Qs_l2_Q6 {Type IO LastRead 4 FirstWrite -1}
		Qs_l2_Q9 {Type IO LastRead 4 FirstWrite 3}
		Fs_l1_F1 {Type I LastRead 4 FirstWrite -1}
		Fs_l1_F2 {Type I LastRead 4 FirstWrite -1}
		Fs_l2_F1 {Type I LastRead 20 FirstWrite -1}
		Fs_l2_F2 {Type I LastRead 21 FirstWrite -1}
		Fs_l2_F3 {Type I LastRead 28 FirstWrite -1}
		Fs_l2_F5 {Type I LastRead 23 FirstWrite -1}
		Fs_l2_F6 {Type I LastRead 34 FirstWrite -1}
		Ts_t1 {Type I LastRead 3 FirstWrite -1}
		Ts_t4 {Type I LastRead 3 FirstWrite -1}
		Ts_t3 {Type I LastRead 3 FirstWrite -1}}
	batch_bmatTr_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA_to_tr {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_mat_madd_gf16 {
		bC {Type IO LastRead 4 FirstWrite 4}
		bA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1_1 {
		bC {Type IO LastRead 4 FirstWrite 4}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_2 {
		accu_c {Type IO LastRead 4 FirstWrite 4}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}
		p_num_byte_offset {Type I LastRead 0 FirstWrite -1}}
	batch_trimat_madd_gf {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_trimatTr_madd_s {
		bC {Type IO LastRead 4 FirstWrite 5}
		btriA {Type I LastRead 4 FirstWrite -1}
		B {Type I LastRead 3 FirstWrite -1}}
	p_gf16v_madd_u3210 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	batch_matTr_madd_gf1 {
		bC {Type IO LastRead 4 FirstWrite 5}
		A_to_tr {Type I LastRead 2 FirstWrite -1}
		bB {Type I LastRead 4 FirstWrite -1}}
	p_gf16v_madd_u3210_1 {
		accu_c {Type IO LastRead 4 FirstWrite 5}
		accu_c_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		gf16_b {Type I LastRead 0 FirstWrite -1}}
	UpperTrianglize {
		btriC {Type IO LastRead 4 FirstWrite 3}
		bA {Type I LastRead 4 FirstWrite -1}}
	p_gf256v_add_u329 {
		accu_b {Type IO LastRead 4 FirstWrite 3}
		accu_b_offset {Type I LastRead 0 FirstWrite -1}
		a {Type I LastRead 4 FirstWrite -1}
		a_offset {Type I LastRead 0 FirstWrite -1}
		p_num_byte {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "8903843", "Max" : "118062243"}
	, {"Name" : "Interval", "Min" : "8903843", "Max" : "118062243"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Qs_l1_Q1 { ap_memory {  { Qs_l1_Q1_address0 mem_address 1 14 }  { Qs_l1_Q1_ce0 mem_ce 1 1 }  { Qs_l1_Q1_we0 mem_we 1 1 }  { Qs_l1_Q1_d0 mem_din 1 8 } } }
	Qs_l1_Q2 { ap_memory {  { Qs_l1_Q2_address0 mem_address 1 14 }  { Qs_l1_Q2_ce0 mem_ce 1 1 }  { Qs_l1_Q2_we0 mem_we 1 1 }  { Qs_l1_Q2_d0 mem_din 1 8 }  { Qs_l1_Q2_q0 mem_dout 0 8 }  { Qs_l1_Q2_address1 mem_address 1 14 }  { Qs_l1_Q2_ce1 mem_ce 1 1 }  { Qs_l1_Q2_we1 mem_we 1 1 }  { Qs_l1_Q2_d1 mem_din 1 8 }  { Qs_l1_Q2_q1 mem_dout 0 8 } } }
	Qs_l1_Q3 { ap_memory {  { Qs_l1_Q3_address0 mem_address 1 14 }  { Qs_l1_Q3_ce0 mem_ce 1 1 }  { Qs_l1_Q3_we0 mem_we 1 1 }  { Qs_l1_Q3_d0 mem_din 1 8 }  { Qs_l1_Q3_q0 mem_dout 0 8 }  { Qs_l1_Q3_address1 mem_address 1 14 }  { Qs_l1_Q3_ce1 mem_ce 1 1 }  { Qs_l1_Q3_we1 mem_we 1 1 }  { Qs_l1_Q3_d1 mem_din 1 8 }  { Qs_l1_Q3_q1 mem_dout 0 8 } } }
	Qs_l1_Q5 { ap_memory {  { Qs_l1_Q5_address0 mem_address 1 14 }  { Qs_l1_Q5_ce0 mem_ce 1 1 }  { Qs_l1_Q5_we0 mem_we 1 1 }  { Qs_l1_Q5_d0 mem_din 1 8 }  { Qs_l1_Q5_q0 mem_dout 0 8 }  { Qs_l1_Q5_address1 mem_address 1 14 }  { Qs_l1_Q5_ce1 mem_ce 1 1 }  { Qs_l1_Q5_we1 mem_we 1 1 }  { Qs_l1_Q5_d1 mem_din 1 8 }  { Qs_l1_Q5_q1 mem_dout 0 8 } } }
	Qs_l1_Q6 { ap_memory {  { Qs_l1_Q6_address0 mem_address 1 14 }  { Qs_l1_Q6_ce0 mem_ce 1 1 }  { Qs_l1_Q6_we0 mem_we 1 1 }  { Qs_l1_Q6_d0 mem_din 1 8 }  { Qs_l1_Q6_q0 mem_dout 0 8 }  { Qs_l1_Q6_address1 mem_address 1 14 }  { Qs_l1_Q6_ce1 mem_ce 1 1 }  { Qs_l1_Q6_we1 mem_we 1 1 }  { Qs_l1_Q6_d1 mem_din 1 8 }  { Qs_l1_Q6_q1 mem_dout 0 8 } } }
	Qs_l1_Q9 { ap_memory {  { Qs_l1_Q9_address0 mem_address 1 14 }  { Qs_l1_Q9_ce0 mem_ce 1 1 }  { Qs_l1_Q9_we0 mem_we 1 1 }  { Qs_l1_Q9_d0 mem_din 1 8 }  { Qs_l1_Q9_q0 mem_dout 0 8 }  { Qs_l1_Q9_address1 mem_address 1 14 }  { Qs_l1_Q9_ce1 mem_ce 1 1 }  { Qs_l1_Q9_we1 mem_we 1 1 }  { Qs_l1_Q9_d1 mem_din 1 8 }  { Qs_l1_Q9_q1 mem_dout 0 8 } } }
	Qs_l2_Q1 { ap_memory {  { Qs_l2_Q1_address0 mem_address 1 14 }  { Qs_l2_Q1_ce0 mem_ce 1 1 }  { Qs_l2_Q1_we0 mem_we 1 1 }  { Qs_l2_Q1_d0 mem_din 1 8 } } }
	Qs_l2_Q2 { ap_memory {  { Qs_l2_Q2_address0 mem_address 1 14 }  { Qs_l2_Q2_ce0 mem_ce 1 1 }  { Qs_l2_Q2_we0 mem_we 1 1 }  { Qs_l2_Q2_d0 mem_din 1 8 }  { Qs_l2_Q2_q0 mem_dout 0 8 }  { Qs_l2_Q2_address1 mem_address 1 14 }  { Qs_l2_Q2_ce1 mem_ce 1 1 }  { Qs_l2_Q2_we1 mem_we 1 1 }  { Qs_l2_Q2_d1 mem_din 1 8 }  { Qs_l2_Q2_q1 mem_dout 0 8 } } }
	Qs_l2_Q3 { ap_memory {  { Qs_l2_Q3_address0 mem_address 1 14 }  { Qs_l2_Q3_ce0 mem_ce 1 1 }  { Qs_l2_Q3_we0 mem_we 1 1 }  { Qs_l2_Q3_d0 mem_din 1 8 }  { Qs_l2_Q3_q0 mem_dout 0 8 }  { Qs_l2_Q3_address1 mem_address 1 14 }  { Qs_l2_Q3_ce1 mem_ce 1 1 }  { Qs_l2_Q3_we1 mem_we 1 1 }  { Qs_l2_Q3_d1 mem_din 1 8 }  { Qs_l2_Q3_q1 mem_dout 0 8 } } }
	Qs_l2_Q5 { ap_memory {  { Qs_l2_Q5_address0 mem_address 1 14 }  { Qs_l2_Q5_ce0 mem_ce 1 1 }  { Qs_l2_Q5_we0 mem_we 1 1 }  { Qs_l2_Q5_d0 mem_din 1 8 }  { Qs_l2_Q5_q0 mem_dout 0 8 }  { Qs_l2_Q5_address1 mem_address 1 14 }  { Qs_l2_Q5_ce1 mem_ce 1 1 }  { Qs_l2_Q5_we1 mem_we 1 1 }  { Qs_l2_Q5_d1 mem_din 1 8 }  { Qs_l2_Q5_q1 mem_dout 0 8 } } }
	Qs_l2_Q6 { ap_memory {  { Qs_l2_Q6_address0 mem_address 1 14 }  { Qs_l2_Q6_ce0 mem_ce 1 1 }  { Qs_l2_Q6_we0 mem_we 1 1 }  { Qs_l2_Q6_d0 mem_din 1 8 }  { Qs_l2_Q6_q0 mem_dout 0 8 }  { Qs_l2_Q6_address1 mem_address 1 14 }  { Qs_l2_Q6_ce1 mem_ce 1 1 }  { Qs_l2_Q6_we1 mem_we 1 1 }  { Qs_l2_Q6_d1 mem_din 1 8 }  { Qs_l2_Q6_q1 mem_dout 0 8 } } }
	Qs_l2_Q9 { ap_memory {  { Qs_l2_Q9_address0 mem_address 1 14 }  { Qs_l2_Q9_ce0 mem_ce 1 1 }  { Qs_l2_Q9_we0 mem_we 1 1 }  { Qs_l2_Q9_d0 mem_din 1 8 }  { Qs_l2_Q9_q0 mem_dout 0 8 }  { Qs_l2_Q9_address1 mem_address 1 14 }  { Qs_l2_Q9_ce1 mem_ce 1 1 }  { Qs_l2_Q9_we1 mem_we 1 1 }  { Qs_l2_Q9_d1 mem_din 1 8 }  { Qs_l2_Q9_q1 mem_dout 0 8 } } }
	Fs_l1_F1 { ap_memory {  { Fs_l1_F1_address0 mem_address 1 14 }  { Fs_l1_F1_ce0 mem_ce 1 1 }  { Fs_l1_F1_q0 mem_dout 0 8 }  { Fs_l1_F1_address1 mem_address 1 14 }  { Fs_l1_F1_ce1 mem_ce 1 1 }  { Fs_l1_F1_q1 mem_dout 0 8 } } }
	Fs_l1_F2 { ap_memory {  { Fs_l1_F2_address0 mem_address 1 14 }  { Fs_l1_F2_ce0 mem_ce 1 1 }  { Fs_l1_F2_q0 mem_dout 0 8 }  { Fs_l1_F2_address1 mem_address 1 14 }  { Fs_l1_F2_ce1 mem_ce 1 1 }  { Fs_l1_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F1 { ap_memory {  { Fs_l2_F1_address0 mem_address 1 14 }  { Fs_l2_F1_ce0 mem_ce 1 1 }  { Fs_l2_F1_q0 mem_dout 0 8 }  { Fs_l2_F1_address1 mem_address 1 14 }  { Fs_l2_F1_ce1 mem_ce 1 1 }  { Fs_l2_F1_q1 mem_dout 0 8 } } }
	Fs_l2_F2 { ap_memory {  { Fs_l2_F2_address0 mem_address 1 14 }  { Fs_l2_F2_ce0 mem_ce 1 1 }  { Fs_l2_F2_q0 mem_dout 0 8 }  { Fs_l2_F2_address1 mem_address 1 14 }  { Fs_l2_F2_ce1 mem_ce 1 1 }  { Fs_l2_F2_q1 mem_dout 0 8 } } }
	Fs_l2_F3 { ap_memory {  { Fs_l2_F3_address0 mem_address 1 14 }  { Fs_l2_F3_ce0 mem_ce 1 1 }  { Fs_l2_F3_q0 mem_dout 0 8 } } }
	Fs_l2_F5 { ap_memory {  { Fs_l2_F5_address0 mem_address 1 14 }  { Fs_l2_F5_ce0 mem_ce 1 1 }  { Fs_l2_F5_q0 mem_dout 0 8 }  { Fs_l2_F5_address1 mem_address 1 14 }  { Fs_l2_F5_ce1 mem_ce 1 1 }  { Fs_l2_F5_q1 mem_dout 0 8 } } }
	Fs_l2_F6 { ap_memory {  { Fs_l2_F6_address0 mem_address 1 14 }  { Fs_l2_F6_ce0 mem_ce 1 1 }  { Fs_l2_F6_q0 mem_dout 0 8 } } }
	Ts_t1 { ap_memory {  { Ts_t1_address0 mem_address 1 9 }  { Ts_t1_ce0 mem_ce 1 1 }  { Ts_t1_q0 mem_dout 0 8 } } }
	Ts_t4 { ap_memory {  { Ts_t4_address0 mem_address 1 9 }  { Ts_t4_ce0 mem_ce 1 1 }  { Ts_t4_q0 mem_dout 0 8 } } }
	Ts_t3 { ap_memory {  { Ts_t3_address0 mem_address 1 9 }  { Ts_t3_ce0 mem_ce 1 1 }  { Ts_t3_q0 mem_dout 0 8 } } }
}
