|pipeline
entSEL[0] => MUX_6:MUXAO.sel[0]
entSEL[1] => MUX_6:MUXAO.sel[1]
entSEL[2] => MUX_6:MUXAO.sel[2]
clkIN => inicio.CLK
clkIN => clk.IN1
clkIN => clk.DATAB
clkIN => DECODE:PIP2.clk
rst => FETCH:PIP1.rst
rst => DECODE:PIP2.rst
rst => EXECUTE:PIP3.rst
rst => MEMDADOS:PIP4.rst
rst => WRITEBACK:PIP5.rst
op_ula[0] <= DECODE:PIP2.ula_ctr[0]
op_ula[1] <= DECODE:PIP2.ula_ctr[1]
op_ula[2] <= DECODE:PIP2.ula_ctr[2]
op_ula[3] <= DECODE:PIP2.ula_ctr[3]
ula_out[0] <= EXECUTE:PIP3.ResultULA[0]
ula_out[1] <= EXECUTE:PIP3.ResultULA[1]
ula_out[2] <= EXECUTE:PIP3.ResultULA[2]
ula_out[3] <= EXECUTE:PIP3.ResultULA[3]
ula_out[4] <= EXECUTE:PIP3.ResultULA[4]
ula_out[5] <= EXECUTE:PIP3.ResultULA[5]
ula_out[6] <= EXECUTE:PIP3.ResultULA[6]
ula_out[7] <= EXECUTE:PIP3.ResultULA[7]
ula_out[8] <= EXECUTE:PIP3.ResultULA[8]
ula_out[9] <= EXECUTE:PIP3.ResultULA[9]
ula_out[10] <= EXECUTE:PIP3.ResultULA[10]
ula_out[11] <= EXECUTE:PIP3.ResultULA[11]
ula_out[12] <= EXECUTE:PIP3.ResultULA[12]
ula_out[13] <= EXECUTE:PIP3.ResultULA[13]
ula_out[14] <= EXECUTE:PIP3.ResultULA[14]
ula_out[15] <= EXECUTE:PIP3.ResultULA[15]
ula_out[16] <= EXECUTE:PIP3.ResultULA[16]
ula_out[17] <= EXECUTE:PIP3.ResultULA[17]
ula_out[18] <= EXECUTE:PIP3.ResultULA[18]
ula_out[19] <= EXECUTE:PIP3.ResultULA[19]
ula_out[20] <= EXECUTE:PIP3.ResultULA[20]
ula_out[21] <= EXECUTE:PIP3.ResultULA[21]
ula_out[22] <= EXECUTE:PIP3.ResultULA[22]
ula_out[23] <= EXECUTE:PIP3.ResultULA[23]
ula_out[24] <= EXECUTE:PIP3.ResultULA[24]
ula_out[25] <= EXECUTE:PIP3.ResultULA[25]
ula_out[26] <= EXECUTE:PIP3.ResultULA[26]
ula_out[27] <= EXECUTE:PIP3.ResultULA[27]
ula_out[28] <= EXECUTE:PIP3.ResultULA[28]
ula_out[29] <= EXECUTE:PIP3.ResultULA[29]
ula_out[30] <= EXECUTE:PIP3.ResultULA[30]
ula_out[31] <= EXECUTE:PIP3.ResultULA[31]
ctr <= DECODE:PIP2.OrigPC
inst_out[0] <= FETCH:PIP1.instr[0]
inst_out[1] <= FETCH:PIP1.instr[1]
inst_out[2] <= FETCH:PIP1.instr[2]
inst_out[3] <= FETCH:PIP1.instr[3]
inst_out[4] <= FETCH:PIP1.instr[4]
inst_out[5] <= FETCH:PIP1.instr[5]
inst_out[6] <= FETCH:PIP1.instr[6]
inst_out[7] <= FETCH:PIP1.instr[7]
inst_out[8] <= FETCH:PIP1.instr[8]
inst_out[9] <= FETCH:PIP1.instr[9]
inst_out[10] <= FETCH:PIP1.instr[10]
inst_out[11] <= FETCH:PIP1.instr[11]
inst_out[12] <= FETCH:PIP1.instr[12]
inst_out[13] <= FETCH:PIP1.instr[13]
inst_out[14] <= FETCH:PIP1.instr[14]
inst_out[15] <= FETCH:PIP1.instr[15]
inst_out[16] <= FETCH:PIP1.instr[16]
inst_out[17] <= FETCH:PIP1.instr[17]
inst_out[18] <= FETCH:PIP1.instr[18]
inst_out[19] <= FETCH:PIP1.instr[19]
inst_out[20] <= FETCH:PIP1.instr[20]
inst_out[21] <= FETCH:PIP1.instr[21]
inst_out[22] <= FETCH:PIP1.instr[22]
inst_out[23] <= FETCH:PIP1.instr[23]
inst_out[24] <= FETCH:PIP1.instr[24]
inst_out[25] <= FETCH:PIP1.instr[25]
inst_out[26] <= FETCH:PIP1.instr[26]
inst_out[27] <= FETCH:PIP1.instr[27]
inst_out[28] <= FETCH:PIP1.instr[28]
inst_out[29] <= FETCH:PIP1.instr[29]
inst_out[30] <= FETCH:PIP1.instr[30]
inst_out[31] <= FETCH:PIP1.instr[31]
data[0] <= WRITEBACK:PIP5.WriData[0]
data[1] <= WRITEBACK:PIP5.WriData[1]
data[2] <= WRITEBACK:PIP5.WriData[2]
data[3] <= WRITEBACK:PIP5.WriData[3]
data[4] <= WRITEBACK:PIP5.WriData[4]
data[5] <= WRITEBACK:PIP5.WriData[5]
data[6] <= WRITEBACK:PIP5.WriData[6]
data[7] <= WRITEBACK:PIP5.WriData[7]
data[8] <= WRITEBACK:PIP5.WriData[8]
data[9] <= WRITEBACK:PIP5.WriData[9]
data[10] <= WRITEBACK:PIP5.WriData[10]
data[11] <= WRITEBACK:PIP5.WriData[11]
data[12] <= WRITEBACK:PIP5.WriData[12]
data[13] <= WRITEBACK:PIP5.WriData[13]
data[14] <= WRITEBACK:PIP5.WriData[14]
data[15] <= WRITEBACK:PIP5.WriData[15]
data[16] <= WRITEBACK:PIP5.WriData[16]
data[17] <= WRITEBACK:PIP5.WriData[17]
data[18] <= WRITEBACK:PIP5.WriData[18]
data[19] <= WRITEBACK:PIP5.WriData[19]
data[20] <= WRITEBACK:PIP5.WriData[20]
data[21] <= WRITEBACK:PIP5.WriData[21]
data[22] <= WRITEBACK:PIP5.WriData[22]
data[23] <= WRITEBACK:PIP5.WriData[23]
data[24] <= WRITEBACK:PIP5.WriData[24]
data[25] <= WRITEBACK:PIP5.WriData[25]
data[26] <= WRITEBACK:PIP5.WriData[26]
data[27] <= WRITEBACK:PIP5.WriData[27]
data[28] <= WRITEBACK:PIP5.WriData[28]
data[29] <= WRITEBACK:PIP5.WriData[29]
data[30] <= WRITEBACK:PIP5.WriData[30]
data[31] <= WRITEBACK:PIP5.WriData[31]
s1[0] <= DECODE:PIP2.saida1[0]
s1[1] <= DECODE:PIP2.saida1[1]
s1[2] <= DECODE:PIP2.saida1[2]
s1[3] <= DECODE:PIP2.saida1[3]
s1[4] <= DECODE:PIP2.saida1[4]
s1[5] <= DECODE:PIP2.saida1[5]
s1[6] <= DECODE:PIP2.saida1[6]
s1[7] <= DECODE:PIP2.saida1[7]
s1[8] <= DECODE:PIP2.saida1[8]
s1[9] <= DECODE:PIP2.saida1[9]
s1[10] <= DECODE:PIP2.saida1[10]
s1[11] <= DECODE:PIP2.saida1[11]
s1[12] <= DECODE:PIP2.saida1[12]
s1[13] <= DECODE:PIP2.saida1[13]
s1[14] <= DECODE:PIP2.saida1[14]
s1[15] <= DECODE:PIP2.saida1[15]
s1[16] <= DECODE:PIP2.saida1[16]
s1[17] <= DECODE:PIP2.saida1[17]
s1[18] <= DECODE:PIP2.saida1[18]
s1[19] <= DECODE:PIP2.saida1[19]
s1[20] <= DECODE:PIP2.saida1[20]
s1[21] <= DECODE:PIP2.saida1[21]
s1[22] <= DECODE:PIP2.saida1[22]
s1[23] <= DECODE:PIP2.saida1[23]
s1[24] <= DECODE:PIP2.saida1[24]
s1[25] <= DECODE:PIP2.saida1[25]
s1[26] <= DECODE:PIP2.saida1[26]
s1[27] <= DECODE:PIP2.saida1[27]
s1[28] <= DECODE:PIP2.saida1[28]
s1[29] <= DECODE:PIP2.saida1[29]
s1[30] <= DECODE:PIP2.saida1[30]
s1[31] <= DECODE:PIP2.saida1[31]
s2[0] <= DECODE:PIP2.saida2[0]
s2[1] <= DECODE:PIP2.saida2[1]
s2[2] <= DECODE:PIP2.saida2[2]
s2[3] <= DECODE:PIP2.saida2[3]
s2[4] <= DECODE:PIP2.saida2[4]
s2[5] <= DECODE:PIP2.saida2[5]
s2[6] <= DECODE:PIP2.saida2[6]
s2[7] <= DECODE:PIP2.saida2[7]
s2[8] <= DECODE:PIP2.saida2[8]
s2[9] <= DECODE:PIP2.saida2[9]
s2[10] <= DECODE:PIP2.saida2[10]
s2[11] <= DECODE:PIP2.saida2[11]
s2[12] <= DECODE:PIP2.saida2[12]
s2[13] <= DECODE:PIP2.saida2[13]
s2[14] <= DECODE:PIP2.saida2[14]
s2[15] <= DECODE:PIP2.saida2[15]
s2[16] <= DECODE:PIP2.saida2[16]
s2[17] <= DECODE:PIP2.saida2[17]
s2[18] <= DECODE:PIP2.saida2[18]
s2[19] <= DECODE:PIP2.saida2[19]
s2[20] <= DECODE:PIP2.saida2[20]
s2[21] <= DECODE:PIP2.saida2[21]
s2[22] <= DECODE:PIP2.saida2[22]
s2[23] <= DECODE:PIP2.saida2[23]
s2[24] <= DECODE:PIP2.saida2[24]
s2[25] <= DECODE:PIP2.saida2[25]
s2[26] <= DECODE:PIP2.saida2[26]
s2[27] <= DECODE:PIP2.saida2[27]
s2[28] <= DECODE:PIP2.saida2[28]
s2[29] <= DECODE:PIP2.saida2[29]
s2[30] <= DECODE:PIP2.saida2[30]
s2[31] <= DECODE:PIP2.saida2[31]
t1[0] <= DECODE:PIP2.instrAUX[21]
t1[1] <= DECODE:PIP2.instrAUX[22]
t1[2] <= DECODE:PIP2.instrAUX[23]
t1[3] <= DECODE:PIP2.instrAUX[24]
t1[4] <= DECODE:PIP2.instrAUX[25]
t2[0] <= DECODE:PIP2.instrAUX[16]
t2[1] <= DECODE:PIP2.instrAUX[17]
t2[2] <= DECODE:PIP2.instrAUX[18]
t2[3] <= DECODE:PIP2.instrAUX[19]
t2[4] <= DECODE:PIP2.instrAUX[20]
pc_out[0] <= FETCH:PIP1.PCatual[0]
pc_out[1] <= FETCH:PIP1.PCatual[1]
pc_out[2] <= FETCH:PIP1.PCatual[2]
pc_out[3] <= FETCH:PIP1.PCatual[3]
pc_out[4] <= FETCH:PIP1.PCatual[4]
pc_out[5] <= FETCH:PIP1.PCatual[5]
pc_out[6] <= FETCH:PIP1.PCatual[6]
pc_out[7] <= FETCH:PIP1.PCatual[7]
pc_out[8] <= FETCH:PIP1.PCatual[8]
pc_out[9] <= FETCH:PIP1.PCatual[9]
pc_out[10] <= FETCH:PIP1.PCatual[10]
pc_out[11] <= FETCH:PIP1.PCatual[11]
pc_out[12] <= FETCH:PIP1.PCatual[12]
pc_out[13] <= FETCH:PIP1.PCatual[13]
pc_out[14] <= FETCH:PIP1.PCatual[14]
pc_out[15] <= FETCH:PIP1.PCatual[15]
pc_out[16] <= FETCH:PIP1.PCatual[16]
pc_out[17] <= FETCH:PIP1.PCatual[17]
pc_out[18] <= FETCH:PIP1.PCatual[18]
pc_out[19] <= FETCH:PIP1.PCatual[19]
pc_out[20] <= FETCH:PIP1.PCatual[20]
pc_out[21] <= FETCH:PIP1.PCatual[21]
pc_out[22] <= FETCH:PIP1.PCatual[22]
pc_out[23] <= FETCH:PIP1.PCatual[23]
pc_out[24] <= FETCH:PIP1.PCatual[24]
pc_out[25] <= FETCH:PIP1.PCatual[25]
pc_out[26] <= FETCH:PIP1.PCatual[26]
pc_out[27] <= FETCH:PIP1.PCatual[27]
pc_out[28] <= FETCH:PIP1.PCatual[28]
pc_out[29] <= FETCH:PIP1.PCatual[29]
pc_out[30] <= FETCH:PIP1.PCatual[30]
pc_out[31] <= FETCH:PIP1.PCatual[31]
s7seg0[0] <= bin_7seg:SEG70.S[0]
s7seg0[1] <= bin_7seg:SEG70.S[1]
s7seg0[2] <= bin_7seg:SEG70.S[2]
s7seg0[3] <= bin_7seg:SEG70.S[3]
s7seg0[4] <= bin_7seg:SEG70.S[4]
s7seg0[5] <= bin_7seg:SEG70.S[5]
s7seg0[6] <= bin_7seg:SEG70.S[6]
s7seg0[7] <= bin_7seg:SEG70.S[7]
s7seg1[0] <= bin_7seg:SEG71.S[0]
s7seg1[1] <= bin_7seg:SEG71.S[1]
s7seg1[2] <= bin_7seg:SEG71.S[2]
s7seg1[3] <= bin_7seg:SEG71.S[3]
s7seg1[4] <= bin_7seg:SEG71.S[4]
s7seg1[5] <= bin_7seg:SEG71.S[5]
s7seg1[6] <= bin_7seg:SEG71.S[6]
s7seg1[7] <= bin_7seg:SEG71.S[7]
s7seg2[0] <= bin_7seg:SEG72.S[0]
s7seg2[1] <= bin_7seg:SEG72.S[1]
s7seg2[2] <= bin_7seg:SEG72.S[2]
s7seg2[3] <= bin_7seg:SEG72.S[3]
s7seg2[4] <= bin_7seg:SEG72.S[4]
s7seg2[5] <= bin_7seg:SEG72.S[5]
s7seg2[6] <= bin_7seg:SEG72.S[6]
s7seg2[7] <= bin_7seg:SEG72.S[7]
s7seg3[0] <= bin_7seg:SEG73.S[0]
s7seg3[1] <= bin_7seg:SEG73.S[1]
s7seg3[2] <= bin_7seg:SEG73.S[2]
s7seg3[3] <= bin_7seg:SEG73.S[3]
s7seg3[4] <= bin_7seg:SEG73.S[4]
s7seg3[5] <= bin_7seg:SEG73.S[5]
s7seg3[6] <= bin_7seg:SEG73.S[6]
s7seg3[7] <= bin_7seg:SEG73.S[7]
s7seg4[0] <= bin_7seg:SEG74.S[0]
s7seg4[1] <= bin_7seg:SEG74.S[1]
s7seg4[2] <= bin_7seg:SEG74.S[2]
s7seg4[3] <= bin_7seg:SEG74.S[3]
s7seg4[4] <= bin_7seg:SEG74.S[4]
s7seg4[5] <= bin_7seg:SEG74.S[5]
s7seg4[6] <= bin_7seg:SEG74.S[6]
s7seg4[7] <= bin_7seg:SEG74.S[7]
s7seg5[0] <= bin_7seg:SEG75.S[0]
s7seg5[1] <= bin_7seg:SEG75.S[1]
s7seg5[2] <= bin_7seg:SEG75.S[2]
s7seg5[3] <= bin_7seg:SEG75.S[3]
s7seg5[4] <= bin_7seg:SEG75.S[4]
s7seg5[5] <= bin_7seg:SEG75.S[5]
s7seg5[6] <= bin_7seg:SEG75.S[6]
s7seg5[7] <= bin_7seg:SEG75.S[7]
s7seg6[0] <= bin_7seg:SEG76.S[0]
s7seg6[1] <= bin_7seg:SEG76.S[1]
s7seg6[2] <= bin_7seg:SEG76.S[2]
s7seg6[3] <= bin_7seg:SEG76.S[3]
s7seg6[4] <= bin_7seg:SEG76.S[4]
s7seg6[5] <= bin_7seg:SEG76.S[5]
s7seg6[6] <= bin_7seg:SEG76.S[6]
s7seg6[7] <= bin_7seg:SEG76.S[7]
s7seg7[0] <= bin_7seg:SEG77.S[0]
s7seg7[1] <= bin_7seg:SEG77.S[1]
s7seg7[2] <= bin_7seg:SEG77.S[2]
s7seg7[3] <= bin_7seg:SEG77.S[3]
s7seg7[4] <= bin_7seg:SEG77.S[4]
s7seg7[5] <= bin_7seg:SEG77.S[5]
s7seg7[6] <= bin_7seg:SEG77.S[6]
s7seg7[7] <= bin_7seg:SEG77.S[7]


|pipeline|FETCH:PIP1
PCbranch[0] => MUX_2:MUX_PC.IN0[0]
PCbranch[1] => MUX_2:MUX_PC.IN0[1]
PCbranch[2] => MUX_2:MUX_PC.IN0[2]
PCbranch[3] => MUX_2:MUX_PC.IN0[3]
PCbranch[4] => MUX_2:MUX_PC.IN0[4]
PCbranch[5] => MUX_2:MUX_PC.IN0[5]
PCbranch[6] => MUX_2:MUX_PC.IN0[6]
PCbranch[7] => MUX_2:MUX_PC.IN0[7]
PCbranch[8] => MUX_2:MUX_PC.IN0[8]
PCbranch[9] => MUX_2:MUX_PC.IN0[9]
PCbranch[10] => MUX_2:MUX_PC.IN0[10]
PCbranch[11] => MUX_2:MUX_PC.IN0[11]
PCbranch[12] => MUX_2:MUX_PC.IN0[12]
PCbranch[13] => MUX_2:MUX_PC.IN0[13]
PCbranch[14] => MUX_2:MUX_PC.IN0[14]
PCbranch[15] => MUX_2:MUX_PC.IN0[15]
PCbranch[16] => MUX_2:MUX_PC.IN0[16]
PCbranch[17] => MUX_2:MUX_PC.IN0[17]
PCbranch[18] => MUX_2:MUX_PC.IN0[18]
PCbranch[19] => MUX_2:MUX_PC.IN0[19]
PCbranch[20] => MUX_2:MUX_PC.IN0[20]
PCbranch[21] => MUX_2:MUX_PC.IN0[21]
PCbranch[22] => MUX_2:MUX_PC.IN0[22]
PCbranch[23] => MUX_2:MUX_PC.IN0[23]
PCbranch[24] => MUX_2:MUX_PC.IN0[24]
PCbranch[25] => MUX_2:MUX_PC.IN0[25]
PCbranch[26] => MUX_2:MUX_PC.IN0[26]
PCbranch[27] => MUX_2:MUX_PC.IN0[27]
PCbranch[28] => MUX_2:MUX_PC.IN0[28]
PCbranch[29] => MUX_2:MUX_PC.IN0[29]
PCbranch[30] => MUX_2:MUX_PC.IN0[30]
PCbranch[31] => MUX_2:MUX_PC.IN0[31]
OrigPC => MUX_2:MUX_PC.sel
clk => MemInst:MEM_INSTR.clock
clk => IF_ID:IFID.clk
rst => IF_ID:IFID.rst
inicio => PCatualaux2[31].OUTPUTSELECT
inicio => PCatualaux2[30].OUTPUTSELECT
inicio => PCatualaux2[29].OUTPUTSELECT
inicio => PCatualaux2[28].OUTPUTSELECT
inicio => PCatualaux2[27].OUTPUTSELECT
inicio => PCatualaux2[26].OUTPUTSELECT
inicio => PCatualaux2[25].OUTPUTSELECT
inicio => PCatualaux2[24].OUTPUTSELECT
inicio => PCatualaux2[23].OUTPUTSELECT
inicio => PCatualaux2[22].OUTPUTSELECT
inicio => PCatualaux2[21].OUTPUTSELECT
inicio => PCatualaux2[20].OUTPUTSELECT
inicio => PCatualaux2[19].OUTPUTSELECT
inicio => PCatualaux2[18].OUTPUTSELECT
inicio => PCatualaux2[17].OUTPUTSELECT
inicio => PCatualaux2[16].OUTPUTSELECT
inicio => PCatualaux2[15].OUTPUTSELECT
inicio => PCatualaux2[14].OUTPUTSELECT
inicio => PCatualaux2[13].OUTPUTSELECT
inicio => PCatualaux2[12].OUTPUTSELECT
inicio => PCatualaux2[11].OUTPUTSELECT
inicio => PCatualaux2[10].OUTPUTSELECT
inicio => PCatualaux2[9].OUTPUTSELECT
inicio => PCatualaux2[8].OUTPUTSELECT
inicio => PCatualaux2[7].OUTPUTSELECT
inicio => PCatualaux2[6].OUTPUTSELECT
inicio => PCatualaux2[5].OUTPUTSELECT
inicio => PCatualaux2[4].OUTPUTSELECT
inicio => PCatualaux2[3].OUTPUTSELECT
inicio => PCatualaux2[2].OUTPUTSELECT
inicio => PCatualaux2[1].OUTPUTSELECT
inicio => PCatualaux2[0].OUTPUTSELECT
PCatual[0] <= IF_ID:IFID.PCatualOUT[0]
PCatual[1] <= IF_ID:IFID.PCatualOUT[1]
PCatual[2] <= IF_ID:IFID.PCatualOUT[2]
PCatual[3] <= IF_ID:IFID.PCatualOUT[3]
PCatual[4] <= IF_ID:IFID.PCatualOUT[4]
PCatual[5] <= IF_ID:IFID.PCatualOUT[5]
PCatual[6] <= IF_ID:IFID.PCatualOUT[6]
PCatual[7] <= IF_ID:IFID.PCatualOUT[7]
PCatual[8] <= IF_ID:IFID.PCatualOUT[8]
PCatual[9] <= IF_ID:IFID.PCatualOUT[9]
PCatual[10] <= IF_ID:IFID.PCatualOUT[10]
PCatual[11] <= IF_ID:IFID.PCatualOUT[11]
PCatual[12] <= IF_ID:IFID.PCatualOUT[12]
PCatual[13] <= IF_ID:IFID.PCatualOUT[13]
PCatual[14] <= IF_ID:IFID.PCatualOUT[14]
PCatual[15] <= IF_ID:IFID.PCatualOUT[15]
PCatual[16] <= IF_ID:IFID.PCatualOUT[16]
PCatual[17] <= IF_ID:IFID.PCatualOUT[17]
PCatual[18] <= IF_ID:IFID.PCatualOUT[18]
PCatual[19] <= IF_ID:IFID.PCatualOUT[19]
PCatual[20] <= IF_ID:IFID.PCatualOUT[20]
PCatual[21] <= IF_ID:IFID.PCatualOUT[21]
PCatual[22] <= IF_ID:IFID.PCatualOUT[22]
PCatual[23] <= IF_ID:IFID.PCatualOUT[23]
PCatual[24] <= IF_ID:IFID.PCatualOUT[24]
PCatual[25] <= IF_ID:IFID.PCatualOUT[25]
PCatual[26] <= IF_ID:IFID.PCatualOUT[26]
PCatual[27] <= IF_ID:IFID.PCatualOUT[27]
PCatual[28] <= IF_ID:IFID.PCatualOUT[28]
PCatual[29] <= IF_ID:IFID.PCatualOUT[29]
PCatual[30] <= IF_ID:IFID.PCatualOUT[30]
PCatual[31] <= IF_ID:IFID.PCatualOUT[31]
PC4out[0] <= IF_ID:IFID.PC4OUT[0]
PC4out[1] <= IF_ID:IFID.PC4OUT[1]
PC4out[2] <= IF_ID:IFID.PC4OUT[2]
PC4out[3] <= IF_ID:IFID.PC4OUT[3]
PC4out[4] <= IF_ID:IFID.PC4OUT[4]
PC4out[5] <= IF_ID:IFID.PC4OUT[5]
PC4out[6] <= IF_ID:IFID.PC4OUT[6]
PC4out[7] <= IF_ID:IFID.PC4OUT[7]
PC4out[8] <= IF_ID:IFID.PC4OUT[8]
PC4out[9] <= IF_ID:IFID.PC4OUT[9]
PC4out[10] <= IF_ID:IFID.PC4OUT[10]
PC4out[11] <= IF_ID:IFID.PC4OUT[11]
PC4out[12] <= IF_ID:IFID.PC4OUT[12]
PC4out[13] <= IF_ID:IFID.PC4OUT[13]
PC4out[14] <= IF_ID:IFID.PC4OUT[14]
PC4out[15] <= IF_ID:IFID.PC4OUT[15]
PC4out[16] <= IF_ID:IFID.PC4OUT[16]
PC4out[17] <= IF_ID:IFID.PC4OUT[17]
PC4out[18] <= IF_ID:IFID.PC4OUT[18]
PC4out[19] <= IF_ID:IFID.PC4OUT[19]
PC4out[20] <= IF_ID:IFID.PC4OUT[20]
PC4out[21] <= IF_ID:IFID.PC4OUT[21]
PC4out[22] <= IF_ID:IFID.PC4OUT[22]
PC4out[23] <= IF_ID:IFID.PC4OUT[23]
PC4out[24] <= IF_ID:IFID.PC4OUT[24]
PC4out[25] <= IF_ID:IFID.PC4OUT[25]
PC4out[26] <= IF_ID:IFID.PC4OUT[26]
PC4out[27] <= IF_ID:IFID.PC4OUT[27]
PC4out[28] <= IF_ID:IFID.PC4OUT[28]
PC4out[29] <= IF_ID:IFID.PC4OUT[29]
PC4out[30] <= IF_ID:IFID.PC4OUT[30]
PC4out[31] <= IF_ID:IFID.PC4OUT[31]
instr[0] <= MemInst:MEM_INSTR.q[0]
instr[1] <= MemInst:MEM_INSTR.q[1]
instr[2] <= MemInst:MEM_INSTR.q[2]
instr[3] <= MemInst:MEM_INSTR.q[3]
instr[4] <= MemInst:MEM_INSTR.q[4]
instr[5] <= MemInst:MEM_INSTR.q[5]
instr[6] <= MemInst:MEM_INSTR.q[6]
instr[7] <= MemInst:MEM_INSTR.q[7]
instr[8] <= MemInst:MEM_INSTR.q[8]
instr[9] <= MemInst:MEM_INSTR.q[9]
instr[10] <= MemInst:MEM_INSTR.q[10]
instr[11] <= MemInst:MEM_INSTR.q[11]
instr[12] <= MemInst:MEM_INSTR.q[12]
instr[13] <= MemInst:MEM_INSTR.q[13]
instr[14] <= MemInst:MEM_INSTR.q[14]
instr[15] <= MemInst:MEM_INSTR.q[15]
instr[16] <= MemInst:MEM_INSTR.q[16]
instr[17] <= MemInst:MEM_INSTR.q[17]
instr[18] <= MemInst:MEM_INSTR.q[18]
instr[19] <= MemInst:MEM_INSTR.q[19]
instr[20] <= MemInst:MEM_INSTR.q[20]
instr[21] <= MemInst:MEM_INSTR.q[21]
instr[22] <= MemInst:MEM_INSTR.q[22]
instr[23] <= MemInst:MEM_INSTR.q[23]
instr[24] <= MemInst:MEM_INSTR.q[24]
instr[25] <= MemInst:MEM_INSTR.q[25]
instr[26] <= MemInst:MEM_INSTR.q[26]
instr[27] <= MemInst:MEM_INSTR.q[27]
instr[28] <= MemInst:MEM_INSTR.q[28]
instr[29] <= MemInst:MEM_INSTR.q[29]
instr[30] <= MemInst:MEM_INSTR.q[30]
instr[31] <= MemInst:MEM_INSTR.q[31]


|pipeline|FETCH:PIP1|MUX_2:MUX_PC
IN0[0] => S.DATAB
IN0[1] => S.DATAB
IN0[2] => S.DATAB
IN0[3] => S.DATAB
IN0[4] => S.DATAB
IN0[5] => S.DATAB
IN0[6] => S.DATAB
IN0[7] => S.DATAB
IN0[8] => S.DATAB
IN0[9] => S.DATAB
IN0[10] => S.DATAB
IN0[11] => S.DATAB
IN0[12] => S.DATAB
IN0[13] => S.DATAB
IN0[14] => S.DATAB
IN0[15] => S.DATAB
IN0[16] => S.DATAB
IN0[17] => S.DATAB
IN0[18] => S.DATAB
IN0[19] => S.DATAB
IN0[20] => S.DATAB
IN0[21] => S.DATAB
IN0[22] => S.DATAB
IN0[23] => S.DATAB
IN0[24] => S.DATAB
IN0[25] => S.DATAB
IN0[26] => S.DATAB
IN0[27] => S.DATAB
IN0[28] => S.DATAB
IN0[29] => S.DATAB
IN0[30] => S.DATAB
IN0[31] => S.DATAB
IN1[0] => S.DATAA
IN1[1] => S.DATAA
IN1[2] => S.DATAA
IN1[3] => S.DATAA
IN1[4] => S.DATAA
IN1[5] => S.DATAA
IN1[6] => S.DATAA
IN1[7] => S.DATAA
IN1[8] => S.DATAA
IN1[9] => S.DATAA
IN1[10] => S.DATAA
IN1[11] => S.DATAA
IN1[12] => S.DATAA
IN1[13] => S.DATAA
IN1[14] => S.DATAA
IN1[15] => S.DATAA
IN1[16] => S.DATAA
IN1[17] => S.DATAA
IN1[18] => S.DATAA
IN1[19] => S.DATAA
IN1[20] => S.DATAA
IN1[21] => S.DATAA
IN1[22] => S.DATAA
IN1[23] => S.DATAA
IN1[24] => S.DATAA
IN1[25] => S.DATAA
IN1[26] => S.DATAA
IN1[27] => S.DATAA
IN1[28] => S.DATAA
IN1[29] => S.DATAA
IN1[30] => S.DATAA
IN1[31] => S.DATAA
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|FETCH:PIP1|PC:ATUAL_PC
pcNovo[0] => pcDepois[0].DATAIN
pcNovo[1] => pcDepois[1].DATAIN
pcNovo[2] => pcDepois[2].DATAIN
pcNovo[3] => pcDepois[3].DATAIN
pcNovo[4] => pcDepois[4].DATAIN
pcNovo[5] => pcDepois[5].DATAIN
pcNovo[6] => pcDepois[6].DATAIN
pcNovo[7] => pcDepois[7].DATAIN
pcNovo[8] => pcDepois[8].DATAIN
pcNovo[9] => pcDepois[9].DATAIN
pcNovo[10] => pcDepois[10].DATAIN
pcNovo[11] => pcDepois[11].DATAIN
pcNovo[12] => pcDepois[12].DATAIN
pcNovo[13] => pcDepois[13].DATAIN
pcNovo[14] => pcDepois[14].DATAIN
pcNovo[15] => pcDepois[15].DATAIN
pcNovo[16] => pcDepois[16].DATAIN
pcNovo[17] => pcDepois[17].DATAIN
pcNovo[18] => pcDepois[18].DATAIN
pcNovo[19] => pcDepois[19].DATAIN
pcNovo[20] => pcDepois[20].DATAIN
pcNovo[21] => pcDepois[21].DATAIN
pcNovo[22] => pcDepois[22].DATAIN
pcNovo[23] => pcDepois[23].DATAIN
pcNovo[24] => pcDepois[24].DATAIN
pcNovo[25] => pcDepois[25].DATAIN
pcNovo[26] => pcDepois[26].DATAIN
pcNovo[27] => pcDepois[27].DATAIN
pcNovo[28] => pcDepois[28].DATAIN
pcNovo[29] => pcDepois[29].DATAIN
pcNovo[30] => pcDepois[30].DATAIN
pcNovo[31] => pcDepois[31].DATAIN
pcDepois[0] <= pcNovo[0].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[1] <= pcNovo[1].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[2] <= pcNovo[2].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[3] <= pcNovo[3].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[4] <= pcNovo[4].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[5] <= pcNovo[5].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[6] <= pcNovo[6].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[7] <= pcNovo[7].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[8] <= pcNovo[8].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[9] <= pcNovo[9].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[10] <= pcNovo[10].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[11] <= pcNovo[11].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[12] <= pcNovo[12].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[13] <= pcNovo[13].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[14] <= pcNovo[14].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[15] <= pcNovo[15].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[16] <= pcNovo[16].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[17] <= pcNovo[17].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[18] <= pcNovo[18].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[19] <= pcNovo[19].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[20] <= pcNovo[20].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[21] <= pcNovo[21].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[22] <= pcNovo[22].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[23] <= pcNovo[23].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[24] <= pcNovo[24].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[25] <= pcNovo[25].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[26] <= pcNovo[26].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[27] <= pcNovo[27].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[28] <= pcNovo[28].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[29] <= pcNovo[29].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[30] <= pcNovo[30].DB_MAX_OUTPUT_PORT_TYPE
pcDepois[31] <= pcNovo[31].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|FETCH:PIP1|SOM:INCR_PC
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|FETCH:PIP1|MemInst:MEM_INSTR
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|pipeline|FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tl71:auto_generated.address_a[0]
address_a[1] => altsyncram_tl71:auto_generated.address_a[1]
address_a[2] => altsyncram_tl71:auto_generated.address_a[2]
address_a[3] => altsyncram_tl71:auto_generated.address_a[3]
address_a[4] => altsyncram_tl71:auto_generated.address_a[4]
address_a[5] => altsyncram_tl71:auto_generated.address_a[5]
address_a[6] => altsyncram_tl71:auto_generated.address_a[6]
address_a[7] => altsyncram_tl71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tl71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tl71:auto_generated.q_a[0]
q_a[1] <= altsyncram_tl71:auto_generated.q_a[1]
q_a[2] <= altsyncram_tl71:auto_generated.q_a[2]
q_a[3] <= altsyncram_tl71:auto_generated.q_a[3]
q_a[4] <= altsyncram_tl71:auto_generated.q_a[4]
q_a[5] <= altsyncram_tl71:auto_generated.q_a[5]
q_a[6] <= altsyncram_tl71:auto_generated.q_a[6]
q_a[7] <= altsyncram_tl71:auto_generated.q_a[7]
q_a[8] <= altsyncram_tl71:auto_generated.q_a[8]
q_a[9] <= altsyncram_tl71:auto_generated.q_a[9]
q_a[10] <= altsyncram_tl71:auto_generated.q_a[10]
q_a[11] <= altsyncram_tl71:auto_generated.q_a[11]
q_a[12] <= altsyncram_tl71:auto_generated.q_a[12]
q_a[13] <= altsyncram_tl71:auto_generated.q_a[13]
q_a[14] <= altsyncram_tl71:auto_generated.q_a[14]
q_a[15] <= altsyncram_tl71:auto_generated.q_a[15]
q_a[16] <= altsyncram_tl71:auto_generated.q_a[16]
q_a[17] <= altsyncram_tl71:auto_generated.q_a[17]
q_a[18] <= altsyncram_tl71:auto_generated.q_a[18]
q_a[19] <= altsyncram_tl71:auto_generated.q_a[19]
q_a[20] <= altsyncram_tl71:auto_generated.q_a[20]
q_a[21] <= altsyncram_tl71:auto_generated.q_a[21]
q_a[22] <= altsyncram_tl71:auto_generated.q_a[22]
q_a[23] <= altsyncram_tl71:auto_generated.q_a[23]
q_a[24] <= altsyncram_tl71:auto_generated.q_a[24]
q_a[25] <= altsyncram_tl71:auto_generated.q_a[25]
q_a[26] <= altsyncram_tl71:auto_generated.q_a[26]
q_a[27] <= altsyncram_tl71:auto_generated.q_a[27]
q_a[28] <= altsyncram_tl71:auto_generated.q_a[28]
q_a[29] <= altsyncram_tl71:auto_generated.q_a[29]
q_a[30] <= altsyncram_tl71:auto_generated.q_a[30]
q_a[31] <= altsyncram_tl71:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipeline|FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|pipeline|FETCH:PIP1|IF_ID:IFID
clk => PC4OUT[0]~reg0.CLK
clk => PC4OUT[1]~reg0.CLK
clk => PC4OUT[2]~reg0.CLK
clk => PC4OUT[3]~reg0.CLK
clk => PC4OUT[4]~reg0.CLK
clk => PC4OUT[5]~reg0.CLK
clk => PC4OUT[6]~reg0.CLK
clk => PC4OUT[7]~reg0.CLK
clk => PC4OUT[8]~reg0.CLK
clk => PC4OUT[9]~reg0.CLK
clk => PC4OUT[10]~reg0.CLK
clk => PC4OUT[11]~reg0.CLK
clk => PC4OUT[12]~reg0.CLK
clk => PC4OUT[13]~reg0.CLK
clk => PC4OUT[14]~reg0.CLK
clk => PC4OUT[15]~reg0.CLK
clk => PC4OUT[16]~reg0.CLK
clk => PC4OUT[17]~reg0.CLK
clk => PC4OUT[18]~reg0.CLK
clk => PC4OUT[19]~reg0.CLK
clk => PC4OUT[20]~reg0.CLK
clk => PC4OUT[21]~reg0.CLK
clk => PC4OUT[22]~reg0.CLK
clk => PC4OUT[23]~reg0.CLK
clk => PC4OUT[24]~reg0.CLK
clk => PC4OUT[25]~reg0.CLK
clk => PC4OUT[26]~reg0.CLK
clk => PC4OUT[27]~reg0.CLK
clk => PC4OUT[28]~reg0.CLK
clk => PC4OUT[29]~reg0.CLK
clk => PC4OUT[30]~reg0.CLK
clk => PC4OUT[31]~reg0.CLK
clk => PCatualOUT[0]~reg0.CLK
clk => PCatualOUT[1]~reg0.CLK
clk => PCatualOUT[2]~reg0.CLK
clk => PCatualOUT[3]~reg0.CLK
clk => PCatualOUT[4]~reg0.CLK
clk => PCatualOUT[5]~reg0.CLK
clk => PCatualOUT[6]~reg0.CLK
clk => PCatualOUT[7]~reg0.CLK
clk => PCatualOUT[8]~reg0.CLK
clk => PCatualOUT[9]~reg0.CLK
clk => PCatualOUT[10]~reg0.CLK
clk => PCatualOUT[11]~reg0.CLK
clk => PCatualOUT[12]~reg0.CLK
clk => PCatualOUT[13]~reg0.CLK
clk => PCatualOUT[14]~reg0.CLK
clk => PCatualOUT[15]~reg0.CLK
clk => PCatualOUT[16]~reg0.CLK
clk => PCatualOUT[17]~reg0.CLK
clk => PCatualOUT[18]~reg0.CLK
clk => PCatualOUT[19]~reg0.CLK
clk => PCatualOUT[20]~reg0.CLK
clk => PCatualOUT[21]~reg0.CLK
clk => PCatualOUT[22]~reg0.CLK
clk => PCatualOUT[23]~reg0.CLK
clk => PCatualOUT[24]~reg0.CLK
clk => PCatualOUT[25]~reg0.CLK
clk => PCatualOUT[26]~reg0.CLK
clk => PCatualOUT[27]~reg0.CLK
clk => PCatualOUT[28]~reg0.CLK
clk => PCatualOUT[29]~reg0.CLK
clk => PCatualOUT[30]~reg0.CLK
clk => PCatualOUT[31]~reg0.CLK
rst => PC4OUT[0]~reg0.ACLR
rst => PC4OUT[1]~reg0.ACLR
rst => PC4OUT[2]~reg0.PRESET
rst => PC4OUT[3]~reg0.ACLR
rst => PC4OUT[4]~reg0.ACLR
rst => PC4OUT[5]~reg0.ACLR
rst => PC4OUT[6]~reg0.ACLR
rst => PC4OUT[7]~reg0.ACLR
rst => PC4OUT[8]~reg0.ACLR
rst => PC4OUT[9]~reg0.ACLR
rst => PC4OUT[10]~reg0.ACLR
rst => PC4OUT[11]~reg0.ACLR
rst => PC4OUT[12]~reg0.ACLR
rst => PC4OUT[13]~reg0.ACLR
rst => PC4OUT[14]~reg0.ACLR
rst => PC4OUT[15]~reg0.ACLR
rst => PC4OUT[16]~reg0.ACLR
rst => PC4OUT[17]~reg0.ACLR
rst => PC4OUT[18]~reg0.ACLR
rst => PC4OUT[19]~reg0.ACLR
rst => PC4OUT[20]~reg0.ACLR
rst => PC4OUT[21]~reg0.ACLR
rst => PC4OUT[22]~reg0.ACLR
rst => PC4OUT[23]~reg0.ACLR
rst => PC4OUT[24]~reg0.ACLR
rst => PC4OUT[25]~reg0.ACLR
rst => PC4OUT[26]~reg0.ACLR
rst => PC4OUT[27]~reg0.ACLR
rst => PC4OUT[28]~reg0.ACLR
rst => PC4OUT[29]~reg0.ACLR
rst => PC4OUT[30]~reg0.ACLR
rst => PC4OUT[31]~reg0.ACLR
rst => PCatualOUT[0]~reg0.ACLR
rst => PCatualOUT[1]~reg0.ACLR
rst => PCatualOUT[2]~reg0.ACLR
rst => PCatualOUT[3]~reg0.ACLR
rst => PCatualOUT[4]~reg0.ACLR
rst => PCatualOUT[5]~reg0.ACLR
rst => PCatualOUT[6]~reg0.ACLR
rst => PCatualOUT[7]~reg0.ACLR
rst => PCatualOUT[8]~reg0.ACLR
rst => PCatualOUT[9]~reg0.ACLR
rst => PCatualOUT[10]~reg0.ACLR
rst => PCatualOUT[11]~reg0.ACLR
rst => PCatualOUT[12]~reg0.ACLR
rst => PCatualOUT[13]~reg0.ACLR
rst => PCatualOUT[14]~reg0.ACLR
rst => PCatualOUT[15]~reg0.ACLR
rst => PCatualOUT[16]~reg0.ACLR
rst => PCatualOUT[17]~reg0.ACLR
rst => PCatualOUT[18]~reg0.ACLR
rst => PCatualOUT[19]~reg0.ACLR
rst => PCatualOUT[20]~reg0.ACLR
rst => PCatualOUT[21]~reg0.ACLR
rst => PCatualOUT[22]~reg0.ACLR
rst => PCatualOUT[23]~reg0.ACLR
rst => PCatualOUT[24]~reg0.ACLR
rst => PCatualOUT[25]~reg0.ACLR
rst => PCatualOUT[26]~reg0.ACLR
rst => PCatualOUT[27]~reg0.ACLR
rst => PCatualOUT[28]~reg0.ACLR
rst => PCatualOUT[29]~reg0.ACLR
rst => PCatualOUT[30]~reg0.ACLR
rst => PCatualOUT[31]~reg0.ACLR
PCatualIN[0] => PCatualOUT[0]~reg0.DATAIN
PCatualIN[1] => PCatualOUT[1]~reg0.DATAIN
PCatualIN[2] => PCatualOUT[2]~reg0.DATAIN
PCatualIN[3] => PCatualOUT[3]~reg0.DATAIN
PCatualIN[4] => PCatualOUT[4]~reg0.DATAIN
PCatualIN[5] => PCatualOUT[5]~reg0.DATAIN
PCatualIN[6] => PCatualOUT[6]~reg0.DATAIN
PCatualIN[7] => PCatualOUT[7]~reg0.DATAIN
PCatualIN[8] => PCatualOUT[8]~reg0.DATAIN
PCatualIN[9] => PCatualOUT[9]~reg0.DATAIN
PCatualIN[10] => PCatualOUT[10]~reg0.DATAIN
PCatualIN[11] => PCatualOUT[11]~reg0.DATAIN
PCatualIN[12] => PCatualOUT[12]~reg0.DATAIN
PCatualIN[13] => PCatualOUT[13]~reg0.DATAIN
PCatualIN[14] => PCatualOUT[14]~reg0.DATAIN
PCatualIN[15] => PCatualOUT[15]~reg0.DATAIN
PCatualIN[16] => PCatualOUT[16]~reg0.DATAIN
PCatualIN[17] => PCatualOUT[17]~reg0.DATAIN
PCatualIN[18] => PCatualOUT[18]~reg0.DATAIN
PCatualIN[19] => PCatualOUT[19]~reg0.DATAIN
PCatualIN[20] => PCatualOUT[20]~reg0.DATAIN
PCatualIN[21] => PCatualOUT[21]~reg0.DATAIN
PCatualIN[22] => PCatualOUT[22]~reg0.DATAIN
PCatualIN[23] => PCatualOUT[23]~reg0.DATAIN
PCatualIN[24] => PCatualOUT[24]~reg0.DATAIN
PCatualIN[25] => PCatualOUT[25]~reg0.DATAIN
PCatualIN[26] => PCatualOUT[26]~reg0.DATAIN
PCatualIN[27] => PCatualOUT[27]~reg0.DATAIN
PCatualIN[28] => PCatualOUT[28]~reg0.DATAIN
PCatualIN[29] => PCatualOUT[29]~reg0.DATAIN
PCatualIN[30] => PCatualOUT[30]~reg0.DATAIN
PCatualIN[31] => PCatualOUT[31]~reg0.DATAIN
PC4IN[0] => PC4OUT[0]~reg0.DATAIN
PC4IN[1] => PC4OUT[1]~reg0.DATAIN
PC4IN[2] => PC4OUT[2]~reg0.DATAIN
PC4IN[3] => PC4OUT[3]~reg0.DATAIN
PC4IN[4] => PC4OUT[4]~reg0.DATAIN
PC4IN[5] => PC4OUT[5]~reg0.DATAIN
PC4IN[6] => PC4OUT[6]~reg0.DATAIN
PC4IN[7] => PC4OUT[7]~reg0.DATAIN
PC4IN[8] => PC4OUT[8]~reg0.DATAIN
PC4IN[9] => PC4OUT[9]~reg0.DATAIN
PC4IN[10] => PC4OUT[10]~reg0.DATAIN
PC4IN[11] => PC4OUT[11]~reg0.DATAIN
PC4IN[12] => PC4OUT[12]~reg0.DATAIN
PC4IN[13] => PC4OUT[13]~reg0.DATAIN
PC4IN[14] => PC4OUT[14]~reg0.DATAIN
PC4IN[15] => PC4OUT[15]~reg0.DATAIN
PC4IN[16] => PC4OUT[16]~reg0.DATAIN
PC4IN[17] => PC4OUT[17]~reg0.DATAIN
PC4IN[18] => PC4OUT[18]~reg0.DATAIN
PC4IN[19] => PC4OUT[19]~reg0.DATAIN
PC4IN[20] => PC4OUT[20]~reg0.DATAIN
PC4IN[21] => PC4OUT[21]~reg0.DATAIN
PC4IN[22] => PC4OUT[22]~reg0.DATAIN
PC4IN[23] => PC4OUT[23]~reg0.DATAIN
PC4IN[24] => PC4OUT[24]~reg0.DATAIN
PC4IN[25] => PC4OUT[25]~reg0.DATAIN
PC4IN[26] => PC4OUT[26]~reg0.DATAIN
PC4IN[27] => PC4OUT[27]~reg0.DATAIN
PC4IN[28] => PC4OUT[28]~reg0.DATAIN
PC4IN[29] => PC4OUT[29]~reg0.DATAIN
PC4IN[30] => PC4OUT[30]~reg0.DATAIN
PC4IN[31] => PC4OUT[31]~reg0.DATAIN
PCatualOUT[0] <= PCatualOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[1] <= PCatualOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[2] <= PCatualOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[3] <= PCatualOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[4] <= PCatualOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[5] <= PCatualOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[6] <= PCatualOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[7] <= PCatualOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[8] <= PCatualOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[9] <= PCatualOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[10] <= PCatualOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[11] <= PCatualOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[12] <= PCatualOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[13] <= PCatualOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[14] <= PCatualOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[15] <= PCatualOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[16] <= PCatualOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[17] <= PCatualOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[18] <= PCatualOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[19] <= PCatualOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[20] <= PCatualOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[21] <= PCatualOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[22] <= PCatualOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[23] <= PCatualOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[24] <= PCatualOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[25] <= PCatualOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[26] <= PCatualOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[27] <= PCatualOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[28] <= PCatualOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[29] <= PCatualOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[30] <= PCatualOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCatualOUT[31] <= PCatualOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[0] <= PC4OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[1] <= PC4OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[2] <= PC4OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[3] <= PC4OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[4] <= PC4OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[5] <= PC4OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[6] <= PC4OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[7] <= PC4OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[8] <= PC4OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[9] <= PC4OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[10] <= PC4OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[11] <= PC4OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[12] <= PC4OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[13] <= PC4OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[14] <= PC4OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[15] <= PC4OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[16] <= PC4OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[17] <= PC4OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[18] <= PC4OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[19] <= PC4OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[20] <= PC4OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[21] <= PC4OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[22] <= PC4OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[23] <= PC4OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[24] <= PC4OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[25] <= PC4OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[26] <= PC4OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[27] <= PC4OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[28] <= PC4OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[29] <= PC4OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[30] <= PC4OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4OUT[31] <= PC4OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|DECODE:PIP2
clk => clk2.IN1
clk => bregMIPS:BREG.clk
clk => riseMark.CLK
rst => CONTROL:CTRL.rst
rst => bregMIPS:BREG.rst
rst => ID_EX:IDEX.rst
instr[0] => PCbranchIN[2].DATAB
instr[0] => CONTROL:CTRL.funct[0]
instr[0] => ulaCONTROL:ULACONTR.funct[0]
instr[0] => sign_ext:SIGNEXT.imm16[0]
instr[0] => ID_EX:IDEX.instr[0]
instr[0] => Equal3.IN4
instr[1] => PCbranchIN[3].DATAB
instr[1] => CONTROL:CTRL.funct[1]
instr[1] => ulaCONTROL:ULACONTR.funct[1]
instr[1] => sign_ext:SIGNEXT.imm16[1]
instr[1] => ID_EX:IDEX.instr[1]
instr[1] => Equal3.IN3
instr[2] => PCbranchIN[4].DATAB
instr[2] => CONTROL:CTRL.funct[2]
instr[2] => ulaCONTROL:ULACONTR.funct[2]
instr[2] => sign_ext:SIGNEXT.imm16[2]
instr[2] => ID_EX:IDEX.instr[2]
instr[2] => Equal3.IN2
instr[3] => PCbranchIN[5].DATAB
instr[3] => CONTROL:CTRL.funct[3]
instr[3] => ulaCONTROL:ULACONTR.funct[3]
instr[3] => sign_ext:SIGNEXT.imm16[3]
instr[3] => ID_EX:IDEX.instr[3]
instr[3] => Equal3.IN5
instr[4] => PCbranchIN[6].DATAB
instr[4] => CONTROL:CTRL.funct[4]
instr[4] => ulaCONTROL:ULACONTR.funct[4]
instr[4] => sign_ext:SIGNEXT.imm16[4]
instr[4] => ID_EX:IDEX.instr[4]
instr[4] => Equal3.IN1
instr[5] => PCbranchIN[7].DATAB
instr[5] => CONTROL:CTRL.funct[5]
instr[5] => ulaCONTROL:ULACONTR.funct[5]
instr[5] => sign_ext:SIGNEXT.imm16[5]
instr[5] => ID_EX:IDEX.instr[5]
instr[5] => Equal3.IN0
instr[6] => imm32[0].DATAB
instr[6] => PCbranchIN[8].DATAB
instr[6] => sign_ext:SIGNEXT.imm16[6]
instr[6] => ID_EX:IDEX.instr[6]
instr[7] => imm32[1].DATAB
instr[7] => PCbranchIN[9].DATAB
instr[7] => sign_ext:SIGNEXT.imm16[7]
instr[7] => ID_EX:IDEX.instr[7]
instr[8] => imm32[2].DATAB
instr[8] => PCbranchIN[10].DATAB
instr[8] => sign_ext:SIGNEXT.imm16[8]
instr[8] => ID_EX:IDEX.instr[8]
instr[9] => imm32[3].DATAB
instr[9] => PCbranchIN[11].DATAB
instr[9] => sign_ext:SIGNEXT.imm16[9]
instr[9] => ID_EX:IDEX.instr[9]
instr[10] => imm32[31].DATAB
instr[10] => imm32[30].DATAB
instr[10] => imm32[29].DATAB
instr[10] => imm32[28].DATAB
instr[10] => imm32[27].DATAB
instr[10] => imm32[26].DATAB
instr[10] => imm32[25].DATAB
instr[10] => imm32[24].DATAB
instr[10] => imm32[23].DATAB
instr[10] => imm32[22].DATAB
instr[10] => imm32[21].DATAB
instr[10] => imm32[20].DATAB
instr[10] => imm32[19].DATAB
instr[10] => imm32[18].DATAB
instr[10] => imm32[17].DATAB
instr[10] => imm32[16].DATAB
instr[10] => imm32[15].DATAB
instr[10] => imm32[14].DATAB
instr[10] => imm32[13].DATAB
instr[10] => imm32[12].DATAB
instr[10] => imm32[11].DATAB
instr[10] => imm32[10].DATAB
instr[10] => imm32[9].DATAB
instr[10] => imm32[8].DATAB
instr[10] => imm32[7].DATAB
instr[10] => imm32[6].DATAB
instr[10] => imm32[5].DATAB
instr[10] => imm32[4].DATAB
instr[10] => PCbranchIN[12].DATAB
instr[10] => sign_ext:SIGNEXT.imm16[10]
instr[10] => ID_EX:IDEX.instr[10]
instr[11] => PCbranchIN[13].DATAB
instr[11] => sign_ext:SIGNEXT.imm16[11]
instr[11] => ID_EX:IDEX.instr[11]
instr[12] => PCbranchIN[14].DATAB
instr[12] => sign_ext:SIGNEXT.imm16[12]
instr[12] => ID_EX:IDEX.instr[12]
instr[13] => PCbranchIN[15].DATAB
instr[13] => sign_ext:SIGNEXT.imm16[13]
instr[13] => ID_EX:IDEX.instr[13]
instr[14] => PCbranchIN[16].DATAB
instr[14] => sign_ext:SIGNEXT.imm16[14]
instr[14] => ID_EX:IDEX.instr[14]
instr[15] => PCbranchIN[17].DATAB
instr[15] => sign_ext:SIGNEXT.imm16[15]
instr[15] => ID_EX:IDEX.instr[15]
instr[16] => PCbranchIN[18].DATAB
instr[16] => bregMIPS:BREG.radd2[0]
instr[16] => ID_EX:IDEX.instr[16]
instr[17] => PCbranchIN[19].DATAB
instr[17] => bregMIPS:BREG.radd2[1]
instr[17] => ID_EX:IDEX.instr[17]
instr[18] => PCbranchIN[20].DATAB
instr[18] => bregMIPS:BREG.radd2[2]
instr[18] => ID_EX:IDEX.instr[18]
instr[19] => PCbranchIN[21].DATAB
instr[19] => bregMIPS:BREG.radd2[3]
instr[19] => ID_EX:IDEX.instr[19]
instr[20] => PCbranchIN[22].DATAB
instr[20] => bregMIPS:BREG.radd2[4]
instr[20] => ID_EX:IDEX.instr[20]
instr[21] => PCbranchIN[23].DATAB
instr[21] => bregMIPS:BREG.radd1[0]
instr[21] => ID_EX:IDEX.instr[21]
instr[22] => PCbranchIN[24].DATAB
instr[22] => bregMIPS:BREG.radd1[1]
instr[22] => ID_EX:IDEX.instr[22]
instr[23] => PCbranchIN[25].DATAB
instr[23] => bregMIPS:BREG.radd1[2]
instr[23] => ID_EX:IDEX.instr[23]
instr[24] => bregMIPS:BREG.radd1[3]
instr[24] => ID_EX:IDEX.instr[24]
instr[25] => bregMIPS:BREG.radd1[4]
instr[25] => ID_EX:IDEX.instr[25]
instr[26] => CONTROL:CTRL.opcode[0]
instr[26] => ID_EX:IDEX.instr[26]
instr[26] => Equal2.IN5
instr[27] => CONTROL:CTRL.opcode[1]
instr[27] => ID_EX:IDEX.instr[27]
instr[27] => Equal2.IN4
instr[28] => CONTROL:CTRL.opcode[2]
instr[28] => ID_EX:IDEX.instr[28]
instr[28] => Equal2.IN3
instr[29] => CONTROL:CTRL.opcode[3]
instr[29] => ID_EX:IDEX.instr[29]
instr[29] => Equal2.IN2
instr[30] => CONTROL:CTRL.opcode[4]
instr[30] => ID_EX:IDEX.instr[30]
instr[30] => Equal2.IN1
instr[31] => CONTROL:CTRL.opcode[5]
instr[31] => ID_EX:IDEX.instr[31]
instr[31] => Equal2.IN0
PC4[0] => DataEscrita[0].DATAB
PC4[0] => SOM:SOMB.b[0]
PC4[1] => DataEscrita[1].DATAB
PC4[1] => SOM:SOMB.b[1]
PC4[2] => DataEscrita[2].DATAB
PC4[2] => SOM:SOMB.b[2]
PC4[3] => DataEscrita[3].DATAB
PC4[3] => SOM:SOMB.b[3]
PC4[4] => DataEscrita[4].DATAB
PC4[4] => SOM:SOMB.b[4]
PC4[5] => DataEscrita[5].DATAB
PC4[5] => SOM:SOMB.b[5]
PC4[6] => DataEscrita[6].DATAB
PC4[6] => SOM:SOMB.b[6]
PC4[7] => DataEscrita[7].DATAB
PC4[7] => SOM:SOMB.b[7]
PC4[8] => DataEscrita[8].DATAB
PC4[8] => SOM:SOMB.b[8]
PC4[9] => DataEscrita[9].DATAB
PC4[9] => SOM:SOMB.b[9]
PC4[10] => DataEscrita[10].DATAB
PC4[10] => SOM:SOMB.b[10]
PC4[11] => DataEscrita[11].DATAB
PC4[11] => SOM:SOMB.b[11]
PC4[12] => DataEscrita[12].DATAB
PC4[12] => SOM:SOMB.b[12]
PC4[13] => DataEscrita[13].DATAB
PC4[13] => SOM:SOMB.b[13]
PC4[14] => DataEscrita[14].DATAB
PC4[14] => SOM:SOMB.b[14]
PC4[15] => DataEscrita[15].DATAB
PC4[15] => SOM:SOMB.b[15]
PC4[16] => DataEscrita[16].DATAB
PC4[16] => SOM:SOMB.b[16]
PC4[17] => DataEscrita[17].DATAB
PC4[17] => SOM:SOMB.b[17]
PC4[18] => DataEscrita[18].DATAB
PC4[18] => SOM:SOMB.b[18]
PC4[19] => DataEscrita[19].DATAB
PC4[19] => SOM:SOMB.b[19]
PC4[20] => DataEscrita[20].DATAB
PC4[20] => SOM:SOMB.b[20]
PC4[21] => DataEscrita[21].DATAB
PC4[21] => SOM:SOMB.b[21]
PC4[22] => DataEscrita[22].DATAB
PC4[22] => SOM:SOMB.b[22]
PC4[23] => DataEscrita[23].DATAB
PC4[23] => SOM:SOMB.b[23]
PC4[24] => DataEscrita[24].DATAB
PC4[24] => SOM:SOMB.b[24]
PC4[25] => DataEscrita[25].DATAB
PC4[25] => SOM:SOMB.b[25]
PC4[26] => DataEscrita[26].DATAB
PC4[26] => SOM:SOMB.b[26]
PC4[27] => DataEscrita[27].DATAB
PC4[27] => SOM:SOMB.b[27]
PC4[28] => DataEscrita[28].DATAB
PC4[28] => SOM:SOMB.b[28]
PC4[29] => DataEscrita[29].DATAB
PC4[29] => SOM:SOMB.b[29]
PC4[30] => DataEscrita[30].DATAB
PC4[30] => SOM:SOMB.b[30]
PC4[31] => DataEscrita[31].DATAB
PC4[31] => SOM:SOMB.b[31]
EscreveReg => wren.DATAA
wadd[0] => RegEscrita[0].DATAA
wadd[1] => RegEscrita[1].DATAA
wadd[2] => RegEscrita[2].DATAA
wadd[3] => RegEscrita[3].DATAA
wadd[4] => RegEscrita[4].DATAA
wdata[0] => DataEscrita[0].DATAA
wdata[1] => DataEscrita[1].DATAA
wdata[2] => DataEscrita[2].DATAA
wdata[3] => DataEscrita[3].DATAA
wdata[4] => DataEscrita[4].DATAA
wdata[5] => DataEscrita[5].DATAA
wdata[6] => DataEscrita[6].DATAA
wdata[7] => DataEscrita[7].DATAA
wdata[8] => DataEscrita[8].DATAA
wdata[9] => DataEscrita[9].DATAA
wdata[10] => DataEscrita[10].DATAA
wdata[11] => DataEscrita[11].DATAA
wdata[12] => DataEscrita[12].DATAA
wdata[13] => DataEscrita[13].DATAA
wdata[14] => DataEscrita[14].DATAA
wdata[15] => DataEscrita[15].DATAA
wdata[16] => DataEscrita[16].DATAA
wdata[17] => DataEscrita[17].DATAA
wdata[18] => DataEscrita[18].DATAA
wdata[19] => DataEscrita[19].DATAA
wdata[20] => DataEscrita[20].DATAA
wdata[21] => DataEscrita[21].DATAA
wdata[22] => DataEscrita[22].DATAA
wdata[23] => DataEscrita[23].DATAA
wdata[24] => DataEscrita[24].DATAA
wdata[25] => DataEscrita[25].DATAA
wdata[26] => DataEscrita[26].DATAA
wdata[27] => DataEscrita[27].DATAA
wdata[28] => DataEscrita[28].DATAA
wdata[29] => DataEscrita[29].DATAA
wdata[30] => DataEscrita[30].DATAA
wdata[31] => DataEscrita[31].DATAA
ula_ctr[0] <= ID_EX:IDEX.ula_ctr[0]
ula_ctr[1] <= ID_EX:IDEX.ula_ctr[1]
ula_ctr[2] <= ID_EX:IDEX.ula_ctr[2]
ula_ctr[3] <= ID_EX:IDEX.ula_ctr[3]
LeMem <= ID_EX:IDEX.LeMem
EscreveMem <= ID_EX:IDEX.EscreveMem
MemparaReg <= ID_EX:IDEX.MemparaReg
OrigPC <= ID_EX:IDEX.OrigPC
OrigAALU <= ID_EX:IDEX.OrigAALU
EscreveRegFwd <= ID_EX:IDEX.EscreveRegFwd
RegDst <= ID_EX:IDEX.RegDst
isJALout <= isJAL.DB_MAX_OUTPUT_PORT_TYPE
isShift <= ID_EX:IDEX.isShift
PCbranch[0] <= ID_EX:IDEX.PCbranch[0]
PCbranch[1] <= ID_EX:IDEX.PCbranch[1]
PCbranch[2] <= ID_EX:IDEX.PCbranch[2]
PCbranch[3] <= ID_EX:IDEX.PCbranch[3]
PCbranch[4] <= ID_EX:IDEX.PCbranch[4]
PCbranch[5] <= ID_EX:IDEX.PCbranch[5]
PCbranch[6] <= ID_EX:IDEX.PCbranch[6]
PCbranch[7] <= ID_EX:IDEX.PCbranch[7]
PCbranch[8] <= ID_EX:IDEX.PCbranch[8]
PCbranch[9] <= ID_EX:IDEX.PCbranch[9]
PCbranch[10] <= ID_EX:IDEX.PCbranch[10]
PCbranch[11] <= ID_EX:IDEX.PCbranch[11]
PCbranch[12] <= ID_EX:IDEX.PCbranch[12]
PCbranch[13] <= ID_EX:IDEX.PCbranch[13]
PCbranch[14] <= ID_EX:IDEX.PCbranch[14]
PCbranch[15] <= ID_EX:IDEX.PCbranch[15]
PCbranch[16] <= ID_EX:IDEX.PCbranch[16]
PCbranch[17] <= ID_EX:IDEX.PCbranch[17]
PCbranch[18] <= ID_EX:IDEX.PCbranch[18]
PCbranch[19] <= ID_EX:IDEX.PCbranch[19]
PCbranch[20] <= ID_EX:IDEX.PCbranch[20]
PCbranch[21] <= ID_EX:IDEX.PCbranch[21]
PCbranch[22] <= ID_EX:IDEX.PCbranch[22]
PCbranch[23] <= ID_EX:IDEX.PCbranch[23]
PCbranch[24] <= ID_EX:IDEX.PCbranch[24]
PCbranch[25] <= ID_EX:IDEX.PCbranch[25]
PCbranch[26] <= ID_EX:IDEX.PCbranch[26]
PCbranch[27] <= ID_EX:IDEX.PCbranch[27]
PCbranch[28] <= ID_EX:IDEX.PCbranch[28]
PCbranch[29] <= ID_EX:IDEX.PCbranch[29]
PCbranch[30] <= ID_EX:IDEX.PCbranch[30]
PCbranch[31] <= ID_EX:IDEX.PCbranch[31]
signOut[0] <= ID_EX:IDEX.signImm[0]
signOut[1] <= ID_EX:IDEX.signImm[1]
signOut[2] <= ID_EX:IDEX.signImm[2]
signOut[3] <= ID_EX:IDEX.signImm[3]
signOut[4] <= ID_EX:IDEX.signImm[4]
signOut[5] <= ID_EX:IDEX.signImm[5]
signOut[6] <= ID_EX:IDEX.signImm[6]
signOut[7] <= ID_EX:IDEX.signImm[7]
signOut[8] <= ID_EX:IDEX.signImm[8]
signOut[9] <= ID_EX:IDEX.signImm[9]
signOut[10] <= ID_EX:IDEX.signImm[10]
signOut[11] <= ID_EX:IDEX.signImm[11]
signOut[12] <= ID_EX:IDEX.signImm[12]
signOut[13] <= ID_EX:IDEX.signImm[13]
signOut[14] <= ID_EX:IDEX.signImm[14]
signOut[15] <= ID_EX:IDEX.signImm[15]
signOut[16] <= ID_EX:IDEX.signImm[16]
signOut[17] <= ID_EX:IDEX.signImm[17]
signOut[18] <= ID_EX:IDEX.signImm[18]
signOut[19] <= ID_EX:IDEX.signImm[19]
signOut[20] <= ID_EX:IDEX.signImm[20]
signOut[21] <= ID_EX:IDEX.signImm[21]
signOut[22] <= ID_EX:IDEX.signImm[22]
signOut[23] <= ID_EX:IDEX.signImm[23]
signOut[24] <= ID_EX:IDEX.signImm[24]
signOut[25] <= ID_EX:IDEX.signImm[25]
signOut[26] <= ID_EX:IDEX.signImm[26]
signOut[27] <= ID_EX:IDEX.signImm[27]
signOut[28] <= ID_EX:IDEX.signImm[28]
signOut[29] <= ID_EX:IDEX.signImm[29]
signOut[30] <= ID_EX:IDEX.signImm[30]
signOut[31] <= ID_EX:IDEX.signImm[31]
saida1[0] <= ID_EX:IDEX.saida1[0]
saida1[1] <= ID_EX:IDEX.saida1[1]
saida1[2] <= ID_EX:IDEX.saida1[2]
saida1[3] <= ID_EX:IDEX.saida1[3]
saida1[4] <= ID_EX:IDEX.saida1[4]
saida1[5] <= ID_EX:IDEX.saida1[5]
saida1[6] <= ID_EX:IDEX.saida1[6]
saida1[7] <= ID_EX:IDEX.saida1[7]
saida1[8] <= ID_EX:IDEX.saida1[8]
saida1[9] <= ID_EX:IDEX.saida1[9]
saida1[10] <= ID_EX:IDEX.saida1[10]
saida1[11] <= ID_EX:IDEX.saida1[11]
saida1[12] <= ID_EX:IDEX.saida1[12]
saida1[13] <= ID_EX:IDEX.saida1[13]
saida1[14] <= ID_EX:IDEX.saida1[14]
saida1[15] <= ID_EX:IDEX.saida1[15]
saida1[16] <= ID_EX:IDEX.saida1[16]
saida1[17] <= ID_EX:IDEX.saida1[17]
saida1[18] <= ID_EX:IDEX.saida1[18]
saida1[19] <= ID_EX:IDEX.saida1[19]
saida1[20] <= ID_EX:IDEX.saida1[20]
saida1[21] <= ID_EX:IDEX.saida1[21]
saida1[22] <= ID_EX:IDEX.saida1[22]
saida1[23] <= ID_EX:IDEX.saida1[23]
saida1[24] <= ID_EX:IDEX.saida1[24]
saida1[25] <= ID_EX:IDEX.saida1[25]
saida1[26] <= ID_EX:IDEX.saida1[26]
saida1[27] <= ID_EX:IDEX.saida1[27]
saida1[28] <= ID_EX:IDEX.saida1[28]
saida1[29] <= ID_EX:IDEX.saida1[29]
saida1[30] <= ID_EX:IDEX.saida1[30]
saida1[31] <= ID_EX:IDEX.saida1[31]
saida2[0] <= ID_EX:IDEX.saida2[0]
saida2[1] <= ID_EX:IDEX.saida2[1]
saida2[2] <= ID_EX:IDEX.saida2[2]
saida2[3] <= ID_EX:IDEX.saida2[3]
saida2[4] <= ID_EX:IDEX.saida2[4]
saida2[5] <= ID_EX:IDEX.saida2[5]
saida2[6] <= ID_EX:IDEX.saida2[6]
saida2[7] <= ID_EX:IDEX.saida2[7]
saida2[8] <= ID_EX:IDEX.saida2[8]
saida2[9] <= ID_EX:IDEX.saida2[9]
saida2[10] <= ID_EX:IDEX.saida2[10]
saida2[11] <= ID_EX:IDEX.saida2[11]
saida2[12] <= ID_EX:IDEX.saida2[12]
saida2[13] <= ID_EX:IDEX.saida2[13]
saida2[14] <= ID_EX:IDEX.saida2[14]
saida2[15] <= ID_EX:IDEX.saida2[15]
saida2[16] <= ID_EX:IDEX.saida2[16]
saida2[17] <= ID_EX:IDEX.saida2[17]
saida2[18] <= ID_EX:IDEX.saida2[18]
saida2[19] <= ID_EX:IDEX.saida2[19]
saida2[20] <= ID_EX:IDEX.saida2[20]
saida2[21] <= ID_EX:IDEX.saida2[21]
saida2[22] <= ID_EX:IDEX.saida2[22]
saida2[23] <= ID_EX:IDEX.saida2[23]
saida2[24] <= ID_EX:IDEX.saida2[24]
saida2[25] <= ID_EX:IDEX.saida2[25]
saida2[26] <= ID_EX:IDEX.saida2[26]
saida2[27] <= ID_EX:IDEX.saida2[27]
saida2[28] <= ID_EX:IDEX.saida2[28]
saida2[29] <= ID_EX:IDEX.saida2[29]
saida2[30] <= ID_EX:IDEX.saida2[30]
saida2[31] <= ID_EX:IDEX.saida2[31]
instrAUX[0] <= ID_EX:IDEX.instrAUX[0]
instrAUX[1] <= ID_EX:IDEX.instrAUX[1]
instrAUX[2] <= ID_EX:IDEX.instrAUX[2]
instrAUX[3] <= ID_EX:IDEX.instrAUX[3]
instrAUX[4] <= ID_EX:IDEX.instrAUX[4]
instrAUX[5] <= ID_EX:IDEX.instrAUX[5]
instrAUX[6] <= ID_EX:IDEX.instrAUX[6]
instrAUX[7] <= ID_EX:IDEX.instrAUX[7]
instrAUX[8] <= ID_EX:IDEX.instrAUX[8]
instrAUX[9] <= ID_EX:IDEX.instrAUX[9]
instrAUX[10] <= ID_EX:IDEX.instrAUX[10]
instrAUX[11] <= ID_EX:IDEX.instrAUX[11]
instrAUX[12] <= ID_EX:IDEX.instrAUX[12]
instrAUX[13] <= ID_EX:IDEX.instrAUX[13]
instrAUX[14] <= ID_EX:IDEX.instrAUX[14]
instrAUX[15] <= ID_EX:IDEX.instrAUX[15]
instrAUX[16] <= ID_EX:IDEX.instrAUX[16]
instrAUX[17] <= ID_EX:IDEX.instrAUX[17]
instrAUX[18] <= ID_EX:IDEX.instrAUX[18]
instrAUX[19] <= ID_EX:IDEX.instrAUX[19]
instrAUX[20] <= ID_EX:IDEX.instrAUX[20]
instrAUX[21] <= ID_EX:IDEX.instrAUX[21]
instrAUX[22] <= ID_EX:IDEX.instrAUX[22]
instrAUX[23] <= ID_EX:IDEX.instrAUX[23]
instrAUX[24] <= ID_EX:IDEX.instrAUX[24]
instrAUX[25] <= ID_EX:IDEX.instrAUX[25]
instrAUX[26] <= ID_EX:IDEX.instrAUX[26]
instrAUX[27] <= ID_EX:IDEX.instrAUX[27]
instrAUX[28] <= ID_EX:IDEX.instrAUX[28]
instrAUX[29] <= ID_EX:IDEX.instrAUX[29]
instrAUX[30] <= ID_EX:IDEX.instrAUX[30]
instrAUX[31] <= ID_EX:IDEX.instrAUX[31]


|pipeline|DECODE:PIP2|CONTROL:CTRL
rst => ~NO_FANOUT~
opcode[0] => Mux0.IN69
opcode[0] => Mux1.IN69
opcode[0] => Mux2.IN69
opcode[0] => Mux3.IN69
opcode[0] => Mux4.IN69
opcode[0] => Mux5.IN69
opcode[0] => Mux6.IN69
opcode[0] => Mux7.IN69
opcode[0] => Mux8.IN69
opcode[0] => Mux9.IN69
opcode[0] => Mux12.IN69
opcode[0] => Mux13.IN69
opcode[0] => Mux14.IN69
opcode[1] => Mux0.IN68
opcode[1] => Mux1.IN68
opcode[1] => Mux2.IN68
opcode[1] => Mux3.IN68
opcode[1] => Mux4.IN68
opcode[1] => Mux5.IN68
opcode[1] => Mux6.IN68
opcode[1] => Mux7.IN68
opcode[1] => Mux8.IN68
opcode[1] => Mux9.IN68
opcode[1] => Mux10.IN36
opcode[1] => Mux11.IN36
opcode[1] => Mux12.IN68
opcode[1] => Mux13.IN68
opcode[1] => Mux14.IN68
opcode[2] => Mux0.IN67
opcode[2] => Mux1.IN67
opcode[2] => Mux2.IN67
opcode[2] => Mux3.IN67
opcode[2] => Mux4.IN67
opcode[2] => Mux5.IN67
opcode[2] => Mux6.IN67
opcode[2] => Mux7.IN67
opcode[2] => Mux8.IN67
opcode[2] => Mux9.IN67
opcode[2] => Mux10.IN35
opcode[2] => Mux11.IN35
opcode[2] => Mux12.IN67
opcode[2] => Mux13.IN67
opcode[2] => Mux14.IN67
opcode[3] => Mux0.IN66
opcode[3] => Mux1.IN66
opcode[3] => Mux2.IN66
opcode[3] => Mux3.IN66
opcode[3] => Mux4.IN66
opcode[3] => Mux5.IN66
opcode[3] => Mux6.IN66
opcode[3] => Mux7.IN66
opcode[3] => Mux8.IN66
opcode[3] => Mux9.IN66
opcode[3] => Mux10.IN34
opcode[3] => Mux11.IN34
opcode[3] => Mux12.IN66
opcode[3] => Mux13.IN66
opcode[3] => Mux14.IN66
opcode[4] => Mux0.IN65
opcode[4] => Mux1.IN65
opcode[4] => Mux2.IN65
opcode[4] => Mux3.IN65
opcode[4] => Mux4.IN65
opcode[4] => Mux5.IN65
opcode[4] => Mux6.IN65
opcode[4] => Mux7.IN65
opcode[4] => Mux8.IN65
opcode[4] => Mux9.IN65
opcode[4] => Mux10.IN33
opcode[4] => Mux11.IN33
opcode[4] => Mux12.IN65
opcode[4] => Mux13.IN65
opcode[4] => Mux14.IN65
opcode[5] => Mux0.IN64
opcode[5] => Mux1.IN64
opcode[5] => Mux2.IN64
opcode[5] => Mux3.IN64
opcode[5] => Mux4.IN64
opcode[5] => Mux5.IN64
opcode[5] => Mux6.IN64
opcode[5] => Mux7.IN64
opcode[5] => Mux8.IN64
opcode[5] => Mux9.IN64
opcode[5] => Mux10.IN32
opcode[5] => Mux11.IN32
opcode[5] => Mux12.IN64
opcode[5] => Mux13.IN64
opcode[5] => Mux14.IN64
funct[0] => Equal0.IN5
funct[0] => Equal1.IN4
funct[0] => Equal2.IN5
funct[1] => Equal0.IN4
funct[1] => Equal1.IN5
funct[1] => Equal2.IN4
funct[2] => Equal0.IN3
funct[2] => Equal1.IN3
funct[2] => Equal2.IN3
funct[3] => Equal0.IN2
funct[3] => Equal1.IN2
funct[3] => Equal2.IN2
funct[4] => Equal0.IN1
funct[4] => Equal1.IN1
funct[4] => Equal2.IN1
funct[5] => Equal0.IN0
funct[5] => Equal1.IN0
funct[5] => Equal2.IN0
LeMem <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
EscreveMem <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
EscrevePCCond <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Branchifnotequal <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MemparaReg <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
op_alu[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
op_alu[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
op_alu[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OrigPC <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
OrigAALU <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
EscreveRegFwd <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
isJMP <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
isJAL <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
isShift <= Mux5.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|DECODE:PIP2|ulaCONTROL:ULACONTR
op_alu[0] => Equal0.IN0
op_alu[0] => Equal1.IN2
op_alu[0] => Equal2.IN2
op_alu[0] => Equal3.IN1
op_alu[0] => Equal4.IN2
op_alu[0] => Equal5.IN1
op_alu[0] => Equal16.IN2
op_alu[1] => Equal0.IN2
op_alu[1] => Equal1.IN0
op_alu[1] => Equal2.IN1
op_alu[1] => Equal3.IN0
op_alu[1] => Equal4.IN1
op_alu[1] => Equal5.IN2
op_alu[1] => Equal16.IN1
op_alu[2] => Equal0.IN1
op_alu[2] => Equal1.IN1
op_alu[2] => Equal2.IN0
op_alu[2] => Equal3.IN2
op_alu[2] => Equal4.IN0
op_alu[2] => Equal5.IN0
op_alu[2] => Equal16.IN0
funct[0] => Equal6.IN5
funct[0] => Equal7.IN2
funct[0] => Equal8.IN3
funct[0] => Equal9.IN4
funct[0] => Equal10.IN4
funct[0] => Equal11.IN5
funct[0] => Equal12.IN5
funct[0] => Equal13.IN2
funct[0] => Equal14.IN5
funct[0] => Equal15.IN3
funct[1] => Equal6.IN4
funct[1] => Equal7.IN5
funct[1] => Equal8.IN5
funct[1] => Equal9.IN3
funct[1] => Equal10.IN5
funct[1] => Equal11.IN4
funct[1] => Equal12.IN4
funct[1] => Equal13.IN5
funct[1] => Equal14.IN2
funct[1] => Equal15.IN2
funct[2] => Equal6.IN3
funct[2] => Equal7.IN1
funct[2] => Equal8.IN2
funct[2] => Equal9.IN2
funct[2] => Equal10.IN3
funct[2] => Equal11.IN3
funct[2] => Equal12.IN3
funct[2] => Equal13.IN4
funct[2] => Equal14.IN4
funct[2] => Equal15.IN5
funct[3] => Equal6.IN1
funct[3] => Equal7.IN4
funct[3] => Equal8.IN1
funct[3] => Equal9.IN1
funct[3] => Equal10.IN2
funct[3] => Equal11.IN2
funct[3] => Equal12.IN2
funct[3] => Equal13.IN1
funct[3] => Equal14.IN1
funct[3] => Equal15.IN1
funct[4] => Equal6.IN0
funct[4] => Equal7.IN0
funct[4] => Equal8.IN0
funct[4] => Equal9.IN0
funct[4] => Equal10.IN1
funct[4] => Equal11.IN1
funct[4] => Equal12.IN1
funct[4] => Equal13.IN0
funct[4] => Equal14.IN0
funct[4] => Equal15.IN0
funct[5] => Equal6.IN2
funct[5] => Equal7.IN3
funct[5] => Equal8.IN4
funct[5] => Equal9.IN5
funct[5] => Equal10.IN0
funct[5] => Equal11.IN0
funct[5] => Equal12.IN0
funct[5] => Equal13.IN3
funct[5] => Equal14.IN3
funct[5] => Equal15.IN4
alu_ctr[0] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[1] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[2] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[3] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|DECODE:PIP2|bregMIPS:BREG
clk => regs[31][0].CLK
clk => regs[31][1].CLK
clk => regs[31][2].CLK
clk => regs[31][3].CLK
clk => regs[31][4].CLK
clk => regs[31][5].CLK
clk => regs[31][6].CLK
clk => regs[31][7].CLK
clk => regs[31][8].CLK
clk => regs[31][9].CLK
clk => regs[31][10].CLK
clk => regs[31][11].CLK
clk => regs[31][12].CLK
clk => regs[31][13].CLK
clk => regs[31][14].CLK
clk => regs[31][15].CLK
clk => regs[31][16].CLK
clk => regs[31][17].CLK
clk => regs[31][18].CLK
clk => regs[31][19].CLK
clk => regs[31][20].CLK
clk => regs[31][21].CLK
clk => regs[31][22].CLK
clk => regs[31][23].CLK
clk => regs[31][24].CLK
clk => regs[31][25].CLK
clk => regs[31][26].CLK
clk => regs[31][27].CLK
clk => regs[31][28].CLK
clk => regs[31][29].CLK
clk => regs[31][30].CLK
clk => regs[31][31].CLK
clk => regs[30][0].CLK
clk => regs[30][1].CLK
clk => regs[30][2].CLK
clk => regs[30][3].CLK
clk => regs[30][4].CLK
clk => regs[30][5].CLK
clk => regs[30][6].CLK
clk => regs[30][7].CLK
clk => regs[30][8].CLK
clk => regs[30][9].CLK
clk => regs[30][10].CLK
clk => regs[30][11].CLK
clk => regs[30][12].CLK
clk => regs[30][13].CLK
clk => regs[30][14].CLK
clk => regs[30][15].CLK
clk => regs[30][16].CLK
clk => regs[30][17].CLK
clk => regs[30][18].CLK
clk => regs[30][19].CLK
clk => regs[30][20].CLK
clk => regs[30][21].CLK
clk => regs[30][22].CLK
clk => regs[30][23].CLK
clk => regs[30][24].CLK
clk => regs[30][25].CLK
clk => regs[30][26].CLK
clk => regs[30][27].CLK
clk => regs[30][28].CLK
clk => regs[30][29].CLK
clk => regs[30][30].CLK
clk => regs[30][31].CLK
clk => regs[29][0].CLK
clk => regs[29][1].CLK
clk => regs[29][2].CLK
clk => regs[29][3].CLK
clk => regs[29][4].CLK
clk => regs[29][5].CLK
clk => regs[29][6].CLK
clk => regs[29][7].CLK
clk => regs[29][8].CLK
clk => regs[29][9].CLK
clk => regs[29][10].CLK
clk => regs[29][11].CLK
clk => regs[29][12].CLK
clk => regs[29][13].CLK
clk => regs[29][14].CLK
clk => regs[29][15].CLK
clk => regs[29][16].CLK
clk => regs[29][17].CLK
clk => regs[29][18].CLK
clk => regs[29][19].CLK
clk => regs[29][20].CLK
clk => regs[29][21].CLK
clk => regs[29][22].CLK
clk => regs[29][23].CLK
clk => regs[29][24].CLK
clk => regs[29][25].CLK
clk => regs[29][26].CLK
clk => regs[29][27].CLK
clk => regs[29][28].CLK
clk => regs[29][29].CLK
clk => regs[29][30].CLK
clk => regs[29][31].CLK
clk => regs[28][0].CLK
clk => regs[28][1].CLK
clk => regs[28][2].CLK
clk => regs[28][3].CLK
clk => regs[28][4].CLK
clk => regs[28][5].CLK
clk => regs[28][6].CLK
clk => regs[28][7].CLK
clk => regs[28][8].CLK
clk => regs[28][9].CLK
clk => regs[28][10].CLK
clk => regs[28][11].CLK
clk => regs[28][12].CLK
clk => regs[28][13].CLK
clk => regs[28][14].CLK
clk => regs[28][15].CLK
clk => regs[28][16].CLK
clk => regs[28][17].CLK
clk => regs[28][18].CLK
clk => regs[28][19].CLK
clk => regs[28][20].CLK
clk => regs[28][21].CLK
clk => regs[28][22].CLK
clk => regs[28][23].CLK
clk => regs[28][24].CLK
clk => regs[28][25].CLK
clk => regs[28][26].CLK
clk => regs[28][27].CLK
clk => regs[28][28].CLK
clk => regs[28][29].CLK
clk => regs[28][30].CLK
clk => regs[28][31].CLK
clk => regs[27][0].CLK
clk => regs[27][1].CLK
clk => regs[27][2].CLK
clk => regs[27][3].CLK
clk => regs[27][4].CLK
clk => regs[27][5].CLK
clk => regs[27][6].CLK
clk => regs[27][7].CLK
clk => regs[27][8].CLK
clk => regs[27][9].CLK
clk => regs[27][10].CLK
clk => regs[27][11].CLK
clk => regs[27][12].CLK
clk => regs[27][13].CLK
clk => regs[27][14].CLK
clk => regs[27][15].CLK
clk => regs[27][16].CLK
clk => regs[27][17].CLK
clk => regs[27][18].CLK
clk => regs[27][19].CLK
clk => regs[27][20].CLK
clk => regs[27][21].CLK
clk => regs[27][22].CLK
clk => regs[27][23].CLK
clk => regs[27][24].CLK
clk => regs[27][25].CLK
clk => regs[27][26].CLK
clk => regs[27][27].CLK
clk => regs[27][28].CLK
clk => regs[27][29].CLK
clk => regs[27][30].CLK
clk => regs[27][31].CLK
clk => regs[26][0].CLK
clk => regs[26][1].CLK
clk => regs[26][2].CLK
clk => regs[26][3].CLK
clk => regs[26][4].CLK
clk => regs[26][5].CLK
clk => regs[26][6].CLK
clk => regs[26][7].CLK
clk => regs[26][8].CLK
clk => regs[26][9].CLK
clk => regs[26][10].CLK
clk => regs[26][11].CLK
clk => regs[26][12].CLK
clk => regs[26][13].CLK
clk => regs[26][14].CLK
clk => regs[26][15].CLK
clk => regs[26][16].CLK
clk => regs[26][17].CLK
clk => regs[26][18].CLK
clk => regs[26][19].CLK
clk => regs[26][20].CLK
clk => regs[26][21].CLK
clk => regs[26][22].CLK
clk => regs[26][23].CLK
clk => regs[26][24].CLK
clk => regs[26][25].CLK
clk => regs[26][26].CLK
clk => regs[26][27].CLK
clk => regs[26][28].CLK
clk => regs[26][29].CLK
clk => regs[26][30].CLK
clk => regs[26][31].CLK
clk => regs[25][0].CLK
clk => regs[25][1].CLK
clk => regs[25][2].CLK
clk => regs[25][3].CLK
clk => regs[25][4].CLK
clk => regs[25][5].CLK
clk => regs[25][6].CLK
clk => regs[25][7].CLK
clk => regs[25][8].CLK
clk => regs[25][9].CLK
clk => regs[25][10].CLK
clk => regs[25][11].CLK
clk => regs[25][12].CLK
clk => regs[25][13].CLK
clk => regs[25][14].CLK
clk => regs[25][15].CLK
clk => regs[25][16].CLK
clk => regs[25][17].CLK
clk => regs[25][18].CLK
clk => regs[25][19].CLK
clk => regs[25][20].CLK
clk => regs[25][21].CLK
clk => regs[25][22].CLK
clk => regs[25][23].CLK
clk => regs[25][24].CLK
clk => regs[25][25].CLK
clk => regs[25][26].CLK
clk => regs[25][27].CLK
clk => regs[25][28].CLK
clk => regs[25][29].CLK
clk => regs[25][30].CLK
clk => regs[25][31].CLK
clk => regs[24][0].CLK
clk => regs[24][1].CLK
clk => regs[24][2].CLK
clk => regs[24][3].CLK
clk => regs[24][4].CLK
clk => regs[24][5].CLK
clk => regs[24][6].CLK
clk => regs[24][7].CLK
clk => regs[24][8].CLK
clk => regs[24][9].CLK
clk => regs[24][10].CLK
clk => regs[24][11].CLK
clk => regs[24][12].CLK
clk => regs[24][13].CLK
clk => regs[24][14].CLK
clk => regs[24][15].CLK
clk => regs[24][16].CLK
clk => regs[24][17].CLK
clk => regs[24][18].CLK
clk => regs[24][19].CLK
clk => regs[24][20].CLK
clk => regs[24][21].CLK
clk => regs[24][22].CLK
clk => regs[24][23].CLK
clk => regs[24][24].CLK
clk => regs[24][25].CLK
clk => regs[24][26].CLK
clk => regs[24][27].CLK
clk => regs[24][28].CLK
clk => regs[24][29].CLK
clk => regs[24][30].CLK
clk => regs[24][31].CLK
clk => regs[23][0].CLK
clk => regs[23][1].CLK
clk => regs[23][2].CLK
clk => regs[23][3].CLK
clk => regs[23][4].CLK
clk => regs[23][5].CLK
clk => regs[23][6].CLK
clk => regs[23][7].CLK
clk => regs[23][8].CLK
clk => regs[23][9].CLK
clk => regs[23][10].CLK
clk => regs[23][11].CLK
clk => regs[23][12].CLK
clk => regs[23][13].CLK
clk => regs[23][14].CLK
clk => regs[23][15].CLK
clk => regs[23][16].CLK
clk => regs[23][17].CLK
clk => regs[23][18].CLK
clk => regs[23][19].CLK
clk => regs[23][20].CLK
clk => regs[23][21].CLK
clk => regs[23][22].CLK
clk => regs[23][23].CLK
clk => regs[23][24].CLK
clk => regs[23][25].CLK
clk => regs[23][26].CLK
clk => regs[23][27].CLK
clk => regs[23][28].CLK
clk => regs[23][29].CLK
clk => regs[23][30].CLK
clk => regs[23][31].CLK
clk => regs[22][0].CLK
clk => regs[22][1].CLK
clk => regs[22][2].CLK
clk => regs[22][3].CLK
clk => regs[22][4].CLK
clk => regs[22][5].CLK
clk => regs[22][6].CLK
clk => regs[22][7].CLK
clk => regs[22][8].CLK
clk => regs[22][9].CLK
clk => regs[22][10].CLK
clk => regs[22][11].CLK
clk => regs[22][12].CLK
clk => regs[22][13].CLK
clk => regs[22][14].CLK
clk => regs[22][15].CLK
clk => regs[22][16].CLK
clk => regs[22][17].CLK
clk => regs[22][18].CLK
clk => regs[22][19].CLK
clk => regs[22][20].CLK
clk => regs[22][21].CLK
clk => regs[22][22].CLK
clk => regs[22][23].CLK
clk => regs[22][24].CLK
clk => regs[22][25].CLK
clk => regs[22][26].CLK
clk => regs[22][27].CLK
clk => regs[22][28].CLK
clk => regs[22][29].CLK
clk => regs[22][30].CLK
clk => regs[22][31].CLK
clk => regs[21][0].CLK
clk => regs[21][1].CLK
clk => regs[21][2].CLK
clk => regs[21][3].CLK
clk => regs[21][4].CLK
clk => regs[21][5].CLK
clk => regs[21][6].CLK
clk => regs[21][7].CLK
clk => regs[21][8].CLK
clk => regs[21][9].CLK
clk => regs[21][10].CLK
clk => regs[21][11].CLK
clk => regs[21][12].CLK
clk => regs[21][13].CLK
clk => regs[21][14].CLK
clk => regs[21][15].CLK
clk => regs[21][16].CLK
clk => regs[21][17].CLK
clk => regs[21][18].CLK
clk => regs[21][19].CLK
clk => regs[21][20].CLK
clk => regs[21][21].CLK
clk => regs[21][22].CLK
clk => regs[21][23].CLK
clk => regs[21][24].CLK
clk => regs[21][25].CLK
clk => regs[21][26].CLK
clk => regs[21][27].CLK
clk => regs[21][28].CLK
clk => regs[21][29].CLK
clk => regs[21][30].CLK
clk => regs[21][31].CLK
clk => regs[20][0].CLK
clk => regs[20][1].CLK
clk => regs[20][2].CLK
clk => regs[20][3].CLK
clk => regs[20][4].CLK
clk => regs[20][5].CLK
clk => regs[20][6].CLK
clk => regs[20][7].CLK
clk => regs[20][8].CLK
clk => regs[20][9].CLK
clk => regs[20][10].CLK
clk => regs[20][11].CLK
clk => regs[20][12].CLK
clk => regs[20][13].CLK
clk => regs[20][14].CLK
clk => regs[20][15].CLK
clk => regs[20][16].CLK
clk => regs[20][17].CLK
clk => regs[20][18].CLK
clk => regs[20][19].CLK
clk => regs[20][20].CLK
clk => regs[20][21].CLK
clk => regs[20][22].CLK
clk => regs[20][23].CLK
clk => regs[20][24].CLK
clk => regs[20][25].CLK
clk => regs[20][26].CLK
clk => regs[20][27].CLK
clk => regs[20][28].CLK
clk => regs[20][29].CLK
clk => regs[20][30].CLK
clk => regs[20][31].CLK
clk => regs[19][0].CLK
clk => regs[19][1].CLK
clk => regs[19][2].CLK
clk => regs[19][3].CLK
clk => regs[19][4].CLK
clk => regs[19][5].CLK
clk => regs[19][6].CLK
clk => regs[19][7].CLK
clk => regs[19][8].CLK
clk => regs[19][9].CLK
clk => regs[19][10].CLK
clk => regs[19][11].CLK
clk => regs[19][12].CLK
clk => regs[19][13].CLK
clk => regs[19][14].CLK
clk => regs[19][15].CLK
clk => regs[19][16].CLK
clk => regs[19][17].CLK
clk => regs[19][18].CLK
clk => regs[19][19].CLK
clk => regs[19][20].CLK
clk => regs[19][21].CLK
clk => regs[19][22].CLK
clk => regs[19][23].CLK
clk => regs[19][24].CLK
clk => regs[19][25].CLK
clk => regs[19][26].CLK
clk => regs[19][27].CLK
clk => regs[19][28].CLK
clk => regs[19][29].CLK
clk => regs[19][30].CLK
clk => regs[19][31].CLK
clk => regs[18][0].CLK
clk => regs[18][1].CLK
clk => regs[18][2].CLK
clk => regs[18][3].CLK
clk => regs[18][4].CLK
clk => regs[18][5].CLK
clk => regs[18][6].CLK
clk => regs[18][7].CLK
clk => regs[18][8].CLK
clk => regs[18][9].CLK
clk => regs[18][10].CLK
clk => regs[18][11].CLK
clk => regs[18][12].CLK
clk => regs[18][13].CLK
clk => regs[18][14].CLK
clk => regs[18][15].CLK
clk => regs[18][16].CLK
clk => regs[18][17].CLK
clk => regs[18][18].CLK
clk => regs[18][19].CLK
clk => regs[18][20].CLK
clk => regs[18][21].CLK
clk => regs[18][22].CLK
clk => regs[18][23].CLK
clk => regs[18][24].CLK
clk => regs[18][25].CLK
clk => regs[18][26].CLK
clk => regs[18][27].CLK
clk => regs[18][28].CLK
clk => regs[18][29].CLK
clk => regs[18][30].CLK
clk => regs[18][31].CLK
clk => regs[17][0].CLK
clk => regs[17][1].CLK
clk => regs[17][2].CLK
clk => regs[17][3].CLK
clk => regs[17][4].CLK
clk => regs[17][5].CLK
clk => regs[17][6].CLK
clk => regs[17][7].CLK
clk => regs[17][8].CLK
clk => regs[17][9].CLK
clk => regs[17][10].CLK
clk => regs[17][11].CLK
clk => regs[17][12].CLK
clk => regs[17][13].CLK
clk => regs[17][14].CLK
clk => regs[17][15].CLK
clk => regs[17][16].CLK
clk => regs[17][17].CLK
clk => regs[17][18].CLK
clk => regs[17][19].CLK
clk => regs[17][20].CLK
clk => regs[17][21].CLK
clk => regs[17][22].CLK
clk => regs[17][23].CLK
clk => regs[17][24].CLK
clk => regs[17][25].CLK
clk => regs[17][26].CLK
clk => regs[17][27].CLK
clk => regs[17][28].CLK
clk => regs[17][29].CLK
clk => regs[17][30].CLK
clk => regs[17][31].CLK
clk => regs[16][0].CLK
clk => regs[16][1].CLK
clk => regs[16][2].CLK
clk => regs[16][3].CLK
clk => regs[16][4].CLK
clk => regs[16][5].CLK
clk => regs[16][6].CLK
clk => regs[16][7].CLK
clk => regs[16][8].CLK
clk => regs[16][9].CLK
clk => regs[16][10].CLK
clk => regs[16][11].CLK
clk => regs[16][12].CLK
clk => regs[16][13].CLK
clk => regs[16][14].CLK
clk => regs[16][15].CLK
clk => regs[16][16].CLK
clk => regs[16][17].CLK
clk => regs[16][18].CLK
clk => regs[16][19].CLK
clk => regs[16][20].CLK
clk => regs[16][21].CLK
clk => regs[16][22].CLK
clk => regs[16][23].CLK
clk => regs[16][24].CLK
clk => regs[16][25].CLK
clk => regs[16][26].CLK
clk => regs[16][27].CLK
clk => regs[16][28].CLK
clk => regs[16][29].CLK
clk => regs[16][30].CLK
clk => regs[16][31].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
clk => regs[15][16].CLK
clk => regs[15][17].CLK
clk => regs[15][18].CLK
clk => regs[15][19].CLK
clk => regs[15][20].CLK
clk => regs[15][21].CLK
clk => regs[15][22].CLK
clk => regs[15][23].CLK
clk => regs[15][24].CLK
clk => regs[15][25].CLK
clk => regs[15][26].CLK
clk => regs[15][27].CLK
clk => regs[15][28].CLK
clk => regs[15][29].CLK
clk => regs[15][30].CLK
clk => regs[15][31].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[14][16].CLK
clk => regs[14][17].CLK
clk => regs[14][18].CLK
clk => regs[14][19].CLK
clk => regs[14][20].CLK
clk => regs[14][21].CLK
clk => regs[14][22].CLK
clk => regs[14][23].CLK
clk => regs[14][24].CLK
clk => regs[14][25].CLK
clk => regs[14][26].CLK
clk => regs[14][27].CLK
clk => regs[14][28].CLK
clk => regs[14][29].CLK
clk => regs[14][30].CLK
clk => regs[14][31].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[13][16].CLK
clk => regs[13][17].CLK
clk => regs[13][18].CLK
clk => regs[13][19].CLK
clk => regs[13][20].CLK
clk => regs[13][21].CLK
clk => regs[13][22].CLK
clk => regs[13][23].CLK
clk => regs[13][24].CLK
clk => regs[13][25].CLK
clk => regs[13][26].CLK
clk => regs[13][27].CLK
clk => regs[13][28].CLK
clk => regs[13][29].CLK
clk => regs[13][30].CLK
clk => regs[13][31].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[12][16].CLK
clk => regs[12][17].CLK
clk => regs[12][18].CLK
clk => regs[12][19].CLK
clk => regs[12][20].CLK
clk => regs[12][21].CLK
clk => regs[12][22].CLK
clk => regs[12][23].CLK
clk => regs[12][24].CLK
clk => regs[12][25].CLK
clk => regs[12][26].CLK
clk => regs[12][27].CLK
clk => regs[12][28].CLK
clk => regs[12][29].CLK
clk => regs[12][30].CLK
clk => regs[12][31].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[11][16].CLK
clk => regs[11][17].CLK
clk => regs[11][18].CLK
clk => regs[11][19].CLK
clk => regs[11][20].CLK
clk => regs[11][21].CLK
clk => regs[11][22].CLK
clk => regs[11][23].CLK
clk => regs[11][24].CLK
clk => regs[11][25].CLK
clk => regs[11][26].CLK
clk => regs[11][27].CLK
clk => regs[11][28].CLK
clk => regs[11][29].CLK
clk => regs[11][30].CLK
clk => regs[11][31].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[10][16].CLK
clk => regs[10][17].CLK
clk => regs[10][18].CLK
clk => regs[10][19].CLK
clk => regs[10][20].CLK
clk => regs[10][21].CLK
clk => regs[10][22].CLK
clk => regs[10][23].CLK
clk => regs[10][24].CLK
clk => regs[10][25].CLK
clk => regs[10][26].CLK
clk => regs[10][27].CLK
clk => regs[10][28].CLK
clk => regs[10][29].CLK
clk => regs[10][30].CLK
clk => regs[10][31].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[9][16].CLK
clk => regs[9][17].CLK
clk => regs[9][18].CLK
clk => regs[9][19].CLK
clk => regs[9][20].CLK
clk => regs[9][21].CLK
clk => regs[9][22].CLK
clk => regs[9][23].CLK
clk => regs[9][24].CLK
clk => regs[9][25].CLK
clk => regs[9][26].CLK
clk => regs[9][27].CLK
clk => regs[9][28].CLK
clk => regs[9][29].CLK
clk => regs[9][30].CLK
clk => regs[9][31].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[8][16].CLK
clk => regs[8][17].CLK
clk => regs[8][18].CLK
clk => regs[8][19].CLK
clk => regs[8][20].CLK
clk => regs[8][21].CLK
clk => regs[8][22].CLK
clk => regs[8][23].CLK
clk => regs[8][24].CLK
clk => regs[8][25].CLK
clk => regs[8][26].CLK
clk => regs[8][27].CLK
clk => regs[8][28].CLK
clk => regs[8][29].CLK
clk => regs[8][30].CLK
clk => regs[8][31].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[7][16].CLK
clk => regs[7][17].CLK
clk => regs[7][18].CLK
clk => regs[7][19].CLK
clk => regs[7][20].CLK
clk => regs[7][21].CLK
clk => regs[7][22].CLK
clk => regs[7][23].CLK
clk => regs[7][24].CLK
clk => regs[7][25].CLK
clk => regs[7][26].CLK
clk => regs[7][27].CLK
clk => regs[7][28].CLK
clk => regs[7][29].CLK
clk => regs[7][30].CLK
clk => regs[7][31].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[6][16].CLK
clk => regs[6][17].CLK
clk => regs[6][18].CLK
clk => regs[6][19].CLK
clk => regs[6][20].CLK
clk => regs[6][21].CLK
clk => regs[6][22].CLK
clk => regs[6][23].CLK
clk => regs[6][24].CLK
clk => regs[6][25].CLK
clk => regs[6][26].CLK
clk => regs[6][27].CLK
clk => regs[6][28].CLK
clk => regs[6][29].CLK
clk => regs[6][30].CLK
clk => regs[6][31].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[5][16].CLK
clk => regs[5][17].CLK
clk => regs[5][18].CLK
clk => regs[5][19].CLK
clk => regs[5][20].CLK
clk => regs[5][21].CLK
clk => regs[5][22].CLK
clk => regs[5][23].CLK
clk => regs[5][24].CLK
clk => regs[5][25].CLK
clk => regs[5][26].CLK
clk => regs[5][27].CLK
clk => regs[5][28].CLK
clk => regs[5][29].CLK
clk => regs[5][30].CLK
clk => regs[5][31].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[4][16].CLK
clk => regs[4][17].CLK
clk => regs[4][18].CLK
clk => regs[4][19].CLK
clk => regs[4][20].CLK
clk => regs[4][21].CLK
clk => regs[4][22].CLK
clk => regs[4][23].CLK
clk => regs[4][24].CLK
clk => regs[4][25].CLK
clk => regs[4][26].CLK
clk => regs[4][27].CLK
clk => regs[4][28].CLK
clk => regs[4][29].CLK
clk => regs[4][30].CLK
clk => regs[4][31].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[3][16].CLK
clk => regs[3][17].CLK
clk => regs[3][18].CLK
clk => regs[3][19].CLK
clk => regs[3][20].CLK
clk => regs[3][21].CLK
clk => regs[3][22].CLK
clk => regs[3][23].CLK
clk => regs[3][24].CLK
clk => regs[3][25].CLK
clk => regs[3][26].CLK
clk => regs[3][27].CLK
clk => regs[3][28].CLK
clk => regs[3][29].CLK
clk => regs[3][30].CLK
clk => regs[3][31].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[2][16].CLK
clk => regs[2][17].CLK
clk => regs[2][18].CLK
clk => regs[2][19].CLK
clk => regs[2][20].CLK
clk => regs[2][21].CLK
clk => regs[2][22].CLK
clk => regs[2][23].CLK
clk => regs[2][24].CLK
clk => regs[2][25].CLK
clk => regs[2][26].CLK
clk => regs[2][27].CLK
clk => regs[2][28].CLK
clk => regs[2][29].CLK
clk => regs[2][30].CLK
clk => regs[2][31].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[1][16].CLK
clk => regs[1][17].CLK
clk => regs[1][18].CLK
clk => regs[1][19].CLK
clk => regs[1][20].CLK
clk => regs[1][21].CLK
clk => regs[1][22].CLK
clk => regs[1][23].CLK
clk => regs[1][24].CLK
clk => regs[1][25].CLK
clk => regs[1][26].CLK
clk => regs[1][27].CLK
clk => regs[1][28].CLK
clk => regs[1][29].CLK
clk => regs[1][30].CLK
clk => regs[1][31].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[0][16].CLK
clk => regs[0][17].CLK
clk => regs[0][18].CLK
clk => regs[0][19].CLK
clk => regs[0][20].CLK
clk => regs[0][21].CLK
clk => regs[0][22].CLK
clk => regs[0][23].CLK
clk => regs[0][24].CLK
clk => regs[0][25].CLK
clk => regs[0][26].CLK
clk => regs[0][27].CLK
clk => regs[0][28].CLK
clk => regs[0][29].CLK
clk => regs[0][30].CLK
clk => regs[0][31].CLK
rst => regs[31][0].ACLR
rst => regs[31][1].ACLR
rst => regs[31][2].ACLR
rst => regs[31][3].ACLR
rst => regs[31][4].ACLR
rst => regs[31][5].ACLR
rst => regs[31][6].ACLR
rst => regs[31][7].ACLR
rst => regs[31][8].ACLR
rst => regs[31][9].ACLR
rst => regs[31][10].ACLR
rst => regs[31][11].ACLR
rst => regs[31][12].ACLR
rst => regs[31][13].ACLR
rst => regs[31][14].ACLR
rst => regs[31][15].ACLR
rst => regs[31][16].ACLR
rst => regs[31][17].ACLR
rst => regs[31][18].ACLR
rst => regs[31][19].ACLR
rst => regs[31][20].ACLR
rst => regs[31][21].ACLR
rst => regs[31][22].ACLR
rst => regs[31][23].ACLR
rst => regs[31][24].ACLR
rst => regs[31][25].ACLR
rst => regs[31][26].ACLR
rst => regs[31][27].ACLR
rst => regs[31][28].ACLR
rst => regs[31][29].ACLR
rst => regs[31][30].ACLR
rst => regs[31][31].ACLR
rst => regs[30][0].ACLR
rst => regs[30][1].ACLR
rst => regs[30][2].ACLR
rst => regs[30][3].ACLR
rst => regs[30][4].ACLR
rst => regs[30][5].ACLR
rst => regs[30][6].ACLR
rst => regs[30][7].ACLR
rst => regs[30][8].ACLR
rst => regs[30][9].ACLR
rst => regs[30][10].ACLR
rst => regs[30][11].ACLR
rst => regs[30][12].ACLR
rst => regs[30][13].ACLR
rst => regs[30][14].ACLR
rst => regs[30][15].ACLR
rst => regs[30][16].ACLR
rst => regs[30][17].ACLR
rst => regs[30][18].ACLR
rst => regs[30][19].ACLR
rst => regs[30][20].ACLR
rst => regs[30][21].ACLR
rst => regs[30][22].ACLR
rst => regs[30][23].ACLR
rst => regs[30][24].ACLR
rst => regs[30][25].ACLR
rst => regs[30][26].ACLR
rst => regs[30][27].ACLR
rst => regs[30][28].ACLR
rst => regs[30][29].ACLR
rst => regs[30][30].ACLR
rst => regs[30][31].ACLR
rst => regs[29][0].ACLR
rst => regs[29][1].ACLR
rst => regs[29][2].ACLR
rst => regs[29][3].ACLR
rst => regs[29][4].ACLR
rst => regs[29][5].ACLR
rst => regs[29][6].ACLR
rst => regs[29][7].ACLR
rst => regs[29][8].ACLR
rst => regs[29][9].ACLR
rst => regs[29][10].ACLR
rst => regs[29][11].ACLR
rst => regs[29][12].ACLR
rst => regs[29][13].ACLR
rst => regs[29][14].ACLR
rst => regs[29][15].ACLR
rst => regs[29][16].ACLR
rst => regs[29][17].ACLR
rst => regs[29][18].ACLR
rst => regs[29][19].ACLR
rst => regs[29][20].ACLR
rst => regs[29][21].ACLR
rst => regs[29][22].ACLR
rst => regs[29][23].ACLR
rst => regs[29][24].ACLR
rst => regs[29][25].ACLR
rst => regs[29][26].ACLR
rst => regs[29][27].ACLR
rst => regs[29][28].ACLR
rst => regs[29][29].ACLR
rst => regs[29][30].ACLR
rst => regs[29][31].ACLR
rst => regs[28][0].ACLR
rst => regs[28][1].ACLR
rst => regs[28][2].ACLR
rst => regs[28][3].ACLR
rst => regs[28][4].ACLR
rst => regs[28][5].ACLR
rst => regs[28][6].ACLR
rst => regs[28][7].ACLR
rst => regs[28][8].ACLR
rst => regs[28][9].ACLR
rst => regs[28][10].ACLR
rst => regs[28][11].ACLR
rst => regs[28][12].ACLR
rst => regs[28][13].ACLR
rst => regs[28][14].ACLR
rst => regs[28][15].ACLR
rst => regs[28][16].ACLR
rst => regs[28][17].ACLR
rst => regs[28][18].ACLR
rst => regs[28][19].ACLR
rst => regs[28][20].ACLR
rst => regs[28][21].ACLR
rst => regs[28][22].ACLR
rst => regs[28][23].ACLR
rst => regs[28][24].ACLR
rst => regs[28][25].ACLR
rst => regs[28][26].ACLR
rst => regs[28][27].ACLR
rst => regs[28][28].ACLR
rst => regs[28][29].ACLR
rst => regs[28][30].ACLR
rst => regs[28][31].ACLR
rst => regs[27][0].ACLR
rst => regs[27][1].ACLR
rst => regs[27][2].ACLR
rst => regs[27][3].ACLR
rst => regs[27][4].ACLR
rst => regs[27][5].ACLR
rst => regs[27][6].ACLR
rst => regs[27][7].ACLR
rst => regs[27][8].ACLR
rst => regs[27][9].ACLR
rst => regs[27][10].ACLR
rst => regs[27][11].ACLR
rst => regs[27][12].ACLR
rst => regs[27][13].ACLR
rst => regs[27][14].ACLR
rst => regs[27][15].ACLR
rst => regs[27][16].ACLR
rst => regs[27][17].ACLR
rst => regs[27][18].ACLR
rst => regs[27][19].ACLR
rst => regs[27][20].ACLR
rst => regs[27][21].ACLR
rst => regs[27][22].ACLR
rst => regs[27][23].ACLR
rst => regs[27][24].ACLR
rst => regs[27][25].ACLR
rst => regs[27][26].ACLR
rst => regs[27][27].ACLR
rst => regs[27][28].ACLR
rst => regs[27][29].ACLR
rst => regs[27][30].ACLR
rst => regs[27][31].ACLR
rst => regs[26][0].ACLR
rst => regs[26][1].ACLR
rst => regs[26][2].ACLR
rst => regs[26][3].ACLR
rst => regs[26][4].ACLR
rst => regs[26][5].ACLR
rst => regs[26][6].ACLR
rst => regs[26][7].ACLR
rst => regs[26][8].ACLR
rst => regs[26][9].ACLR
rst => regs[26][10].ACLR
rst => regs[26][11].ACLR
rst => regs[26][12].ACLR
rst => regs[26][13].ACLR
rst => regs[26][14].ACLR
rst => regs[26][15].ACLR
rst => regs[26][16].ACLR
rst => regs[26][17].ACLR
rst => regs[26][18].ACLR
rst => regs[26][19].ACLR
rst => regs[26][20].ACLR
rst => regs[26][21].ACLR
rst => regs[26][22].ACLR
rst => regs[26][23].ACLR
rst => regs[26][24].ACLR
rst => regs[26][25].ACLR
rst => regs[26][26].ACLR
rst => regs[26][27].ACLR
rst => regs[26][28].ACLR
rst => regs[26][29].ACLR
rst => regs[26][30].ACLR
rst => regs[26][31].ACLR
rst => regs[25][0].ACLR
rst => regs[25][1].ACLR
rst => regs[25][2].ACLR
rst => regs[25][3].ACLR
rst => regs[25][4].ACLR
rst => regs[25][5].ACLR
rst => regs[25][6].ACLR
rst => regs[25][7].ACLR
rst => regs[25][8].ACLR
rst => regs[25][9].ACLR
rst => regs[25][10].ACLR
rst => regs[25][11].ACLR
rst => regs[25][12].ACLR
rst => regs[25][13].ACLR
rst => regs[25][14].ACLR
rst => regs[25][15].ACLR
rst => regs[25][16].ACLR
rst => regs[25][17].ACLR
rst => regs[25][18].ACLR
rst => regs[25][19].ACLR
rst => regs[25][20].ACLR
rst => regs[25][21].ACLR
rst => regs[25][22].ACLR
rst => regs[25][23].ACLR
rst => regs[25][24].ACLR
rst => regs[25][25].ACLR
rst => regs[25][26].ACLR
rst => regs[25][27].ACLR
rst => regs[25][28].ACLR
rst => regs[25][29].ACLR
rst => regs[25][30].ACLR
rst => regs[25][31].ACLR
rst => regs[24][0].ACLR
rst => regs[24][1].ACLR
rst => regs[24][2].ACLR
rst => regs[24][3].ACLR
rst => regs[24][4].ACLR
rst => regs[24][5].ACLR
rst => regs[24][6].ACLR
rst => regs[24][7].ACLR
rst => regs[24][8].ACLR
rst => regs[24][9].ACLR
rst => regs[24][10].ACLR
rst => regs[24][11].ACLR
rst => regs[24][12].ACLR
rst => regs[24][13].ACLR
rst => regs[24][14].ACLR
rst => regs[24][15].ACLR
rst => regs[24][16].ACLR
rst => regs[24][17].ACLR
rst => regs[24][18].ACLR
rst => regs[24][19].ACLR
rst => regs[24][20].ACLR
rst => regs[24][21].ACLR
rst => regs[24][22].ACLR
rst => regs[24][23].ACLR
rst => regs[24][24].ACLR
rst => regs[24][25].ACLR
rst => regs[24][26].ACLR
rst => regs[24][27].ACLR
rst => regs[24][28].ACLR
rst => regs[24][29].ACLR
rst => regs[24][30].ACLR
rst => regs[24][31].ACLR
rst => regs[23][0].ACLR
rst => regs[23][1].ACLR
rst => regs[23][2].ACLR
rst => regs[23][3].ACLR
rst => regs[23][4].ACLR
rst => regs[23][5].ACLR
rst => regs[23][6].ACLR
rst => regs[23][7].ACLR
rst => regs[23][8].ACLR
rst => regs[23][9].ACLR
rst => regs[23][10].ACLR
rst => regs[23][11].ACLR
rst => regs[23][12].ACLR
rst => regs[23][13].ACLR
rst => regs[23][14].ACLR
rst => regs[23][15].ACLR
rst => regs[23][16].ACLR
rst => regs[23][17].ACLR
rst => regs[23][18].ACLR
rst => regs[23][19].ACLR
rst => regs[23][20].ACLR
rst => regs[23][21].ACLR
rst => regs[23][22].ACLR
rst => regs[23][23].ACLR
rst => regs[23][24].ACLR
rst => regs[23][25].ACLR
rst => regs[23][26].ACLR
rst => regs[23][27].ACLR
rst => regs[23][28].ACLR
rst => regs[23][29].ACLR
rst => regs[23][30].ACLR
rst => regs[23][31].ACLR
rst => regs[22][0].ACLR
rst => regs[22][1].ACLR
rst => regs[22][2].ACLR
rst => regs[22][3].ACLR
rst => regs[22][4].ACLR
rst => regs[22][5].ACLR
rst => regs[22][6].ACLR
rst => regs[22][7].ACLR
rst => regs[22][8].ACLR
rst => regs[22][9].ACLR
rst => regs[22][10].ACLR
rst => regs[22][11].ACLR
rst => regs[22][12].ACLR
rst => regs[22][13].ACLR
rst => regs[22][14].ACLR
rst => regs[22][15].ACLR
rst => regs[22][16].ACLR
rst => regs[22][17].ACLR
rst => regs[22][18].ACLR
rst => regs[22][19].ACLR
rst => regs[22][20].ACLR
rst => regs[22][21].ACLR
rst => regs[22][22].ACLR
rst => regs[22][23].ACLR
rst => regs[22][24].ACLR
rst => regs[22][25].ACLR
rst => regs[22][26].ACLR
rst => regs[22][27].ACLR
rst => regs[22][28].ACLR
rst => regs[22][29].ACLR
rst => regs[22][30].ACLR
rst => regs[22][31].ACLR
rst => regs[21][0].ACLR
rst => regs[21][1].ACLR
rst => regs[21][2].ACLR
rst => regs[21][3].ACLR
rst => regs[21][4].ACLR
rst => regs[21][5].ACLR
rst => regs[21][6].ACLR
rst => regs[21][7].ACLR
rst => regs[21][8].ACLR
rst => regs[21][9].ACLR
rst => regs[21][10].ACLR
rst => regs[21][11].ACLR
rst => regs[21][12].ACLR
rst => regs[21][13].ACLR
rst => regs[21][14].ACLR
rst => regs[21][15].ACLR
rst => regs[21][16].ACLR
rst => regs[21][17].ACLR
rst => regs[21][18].ACLR
rst => regs[21][19].ACLR
rst => regs[21][20].ACLR
rst => regs[21][21].ACLR
rst => regs[21][22].ACLR
rst => regs[21][23].ACLR
rst => regs[21][24].ACLR
rst => regs[21][25].ACLR
rst => regs[21][26].ACLR
rst => regs[21][27].ACLR
rst => regs[21][28].ACLR
rst => regs[21][29].ACLR
rst => regs[21][30].ACLR
rst => regs[21][31].ACLR
rst => regs[20][0].ACLR
rst => regs[20][1].ACLR
rst => regs[20][2].ACLR
rst => regs[20][3].ACLR
rst => regs[20][4].ACLR
rst => regs[20][5].ACLR
rst => regs[20][6].ACLR
rst => regs[20][7].ACLR
rst => regs[20][8].ACLR
rst => regs[20][9].ACLR
rst => regs[20][10].ACLR
rst => regs[20][11].ACLR
rst => regs[20][12].ACLR
rst => regs[20][13].ACLR
rst => regs[20][14].ACLR
rst => regs[20][15].ACLR
rst => regs[20][16].ACLR
rst => regs[20][17].ACLR
rst => regs[20][18].ACLR
rst => regs[20][19].ACLR
rst => regs[20][20].ACLR
rst => regs[20][21].ACLR
rst => regs[20][22].ACLR
rst => regs[20][23].ACLR
rst => regs[20][24].ACLR
rst => regs[20][25].ACLR
rst => regs[20][26].ACLR
rst => regs[20][27].ACLR
rst => regs[20][28].ACLR
rst => regs[20][29].ACLR
rst => regs[20][30].ACLR
rst => regs[20][31].ACLR
rst => regs[19][0].ACLR
rst => regs[19][1].ACLR
rst => regs[19][2].ACLR
rst => regs[19][3].ACLR
rst => regs[19][4].ACLR
rst => regs[19][5].ACLR
rst => regs[19][6].ACLR
rst => regs[19][7].ACLR
rst => regs[19][8].ACLR
rst => regs[19][9].ACLR
rst => regs[19][10].ACLR
rst => regs[19][11].ACLR
rst => regs[19][12].ACLR
rst => regs[19][13].ACLR
rst => regs[19][14].ACLR
rst => regs[19][15].ACLR
rst => regs[19][16].ACLR
rst => regs[19][17].ACLR
rst => regs[19][18].ACLR
rst => regs[19][19].ACLR
rst => regs[19][20].ACLR
rst => regs[19][21].ACLR
rst => regs[19][22].ACLR
rst => regs[19][23].ACLR
rst => regs[19][24].ACLR
rst => regs[19][25].ACLR
rst => regs[19][26].ACLR
rst => regs[19][27].ACLR
rst => regs[19][28].ACLR
rst => regs[19][29].ACLR
rst => regs[19][30].ACLR
rst => regs[19][31].ACLR
rst => regs[18][0].ACLR
rst => regs[18][1].ACLR
rst => regs[18][2].ACLR
rst => regs[18][3].ACLR
rst => regs[18][4].ACLR
rst => regs[18][5].ACLR
rst => regs[18][6].ACLR
rst => regs[18][7].ACLR
rst => regs[18][8].ACLR
rst => regs[18][9].ACLR
rst => regs[18][10].ACLR
rst => regs[18][11].ACLR
rst => regs[18][12].ACLR
rst => regs[18][13].ACLR
rst => regs[18][14].ACLR
rst => regs[18][15].ACLR
rst => regs[18][16].ACLR
rst => regs[18][17].ACLR
rst => regs[18][18].ACLR
rst => regs[18][19].ACLR
rst => regs[18][20].ACLR
rst => regs[18][21].ACLR
rst => regs[18][22].ACLR
rst => regs[18][23].ACLR
rst => regs[18][24].ACLR
rst => regs[18][25].ACLR
rst => regs[18][26].ACLR
rst => regs[18][27].ACLR
rst => regs[18][28].ACLR
rst => regs[18][29].ACLR
rst => regs[18][30].ACLR
rst => regs[18][31].ACLR
rst => regs[17][0].ACLR
rst => regs[17][1].ACLR
rst => regs[17][2].ACLR
rst => regs[17][3].ACLR
rst => regs[17][4].ACLR
rst => regs[17][5].ACLR
rst => regs[17][6].ACLR
rst => regs[17][7].ACLR
rst => regs[17][8].ACLR
rst => regs[17][9].ACLR
rst => regs[17][10].ACLR
rst => regs[17][11].ACLR
rst => regs[17][12].ACLR
rst => regs[17][13].ACLR
rst => regs[17][14].ACLR
rst => regs[17][15].ACLR
rst => regs[17][16].ACLR
rst => regs[17][17].ACLR
rst => regs[17][18].ACLR
rst => regs[17][19].ACLR
rst => regs[17][20].ACLR
rst => regs[17][21].ACLR
rst => regs[17][22].ACLR
rst => regs[17][23].ACLR
rst => regs[17][24].ACLR
rst => regs[17][25].ACLR
rst => regs[17][26].ACLR
rst => regs[17][27].ACLR
rst => regs[17][28].ACLR
rst => regs[17][29].ACLR
rst => regs[17][30].ACLR
rst => regs[17][31].ACLR
rst => regs[16][0].ACLR
rst => regs[16][1].ACLR
rst => regs[16][2].ACLR
rst => regs[16][3].ACLR
rst => regs[16][4].ACLR
rst => regs[16][5].ACLR
rst => regs[16][6].ACLR
rst => regs[16][7].ACLR
rst => regs[16][8].ACLR
rst => regs[16][9].ACLR
rst => regs[16][10].ACLR
rst => regs[16][11].ACLR
rst => regs[16][12].ACLR
rst => regs[16][13].ACLR
rst => regs[16][14].ACLR
rst => regs[16][15].ACLR
rst => regs[16][16].ACLR
rst => regs[16][17].ACLR
rst => regs[16][18].ACLR
rst => regs[16][19].ACLR
rst => regs[16][20].ACLR
rst => regs[16][21].ACLR
rst => regs[16][22].ACLR
rst => regs[16][23].ACLR
rst => regs[16][24].ACLR
rst => regs[16][25].ACLR
rst => regs[16][26].ACLR
rst => regs[16][27].ACLR
rst => regs[16][28].ACLR
rst => regs[16][29].ACLR
rst => regs[16][30].ACLR
rst => regs[16][31].ACLR
rst => regs[15][0].ACLR
rst => regs[15][1].ACLR
rst => regs[15][2].ACLR
rst => regs[15][3].ACLR
rst => regs[15][4].ACLR
rst => regs[15][5].ACLR
rst => regs[15][6].ACLR
rst => regs[15][7].ACLR
rst => regs[15][8].ACLR
rst => regs[15][9].ACLR
rst => regs[15][10].ACLR
rst => regs[15][11].ACLR
rst => regs[15][12].ACLR
rst => regs[15][13].ACLR
rst => regs[15][14].ACLR
rst => regs[15][15].ACLR
rst => regs[15][16].ACLR
rst => regs[15][17].ACLR
rst => regs[15][18].ACLR
rst => regs[15][19].ACLR
rst => regs[15][20].ACLR
rst => regs[15][21].ACLR
rst => regs[15][22].ACLR
rst => regs[15][23].ACLR
rst => regs[15][24].ACLR
rst => regs[15][25].ACLR
rst => regs[15][26].ACLR
rst => regs[15][27].ACLR
rst => regs[15][28].ACLR
rst => regs[15][29].ACLR
rst => regs[15][30].ACLR
rst => regs[15][31].ACLR
rst => regs[14][0].ACLR
rst => regs[14][1].ACLR
rst => regs[14][2].ACLR
rst => regs[14][3].ACLR
rst => regs[14][4].ACLR
rst => regs[14][5].ACLR
rst => regs[14][6].ACLR
rst => regs[14][7].ACLR
rst => regs[14][8].ACLR
rst => regs[14][9].ACLR
rst => regs[14][10].ACLR
rst => regs[14][11].ACLR
rst => regs[14][12].ACLR
rst => regs[14][13].ACLR
rst => regs[14][14].ACLR
rst => regs[14][15].ACLR
rst => regs[14][16].ACLR
rst => regs[14][17].ACLR
rst => regs[14][18].ACLR
rst => regs[14][19].ACLR
rst => regs[14][20].ACLR
rst => regs[14][21].ACLR
rst => regs[14][22].ACLR
rst => regs[14][23].ACLR
rst => regs[14][24].ACLR
rst => regs[14][25].ACLR
rst => regs[14][26].ACLR
rst => regs[14][27].ACLR
rst => regs[14][28].ACLR
rst => regs[14][29].ACLR
rst => regs[14][30].ACLR
rst => regs[14][31].ACLR
rst => regs[13][0].ACLR
rst => regs[13][1].ACLR
rst => regs[13][2].ACLR
rst => regs[13][3].ACLR
rst => regs[13][4].ACLR
rst => regs[13][5].ACLR
rst => regs[13][6].ACLR
rst => regs[13][7].ACLR
rst => regs[13][8].ACLR
rst => regs[13][9].ACLR
rst => regs[13][10].ACLR
rst => regs[13][11].ACLR
rst => regs[13][12].ACLR
rst => regs[13][13].ACLR
rst => regs[13][14].ACLR
rst => regs[13][15].ACLR
rst => regs[13][16].ACLR
rst => regs[13][17].ACLR
rst => regs[13][18].ACLR
rst => regs[13][19].ACLR
rst => regs[13][20].ACLR
rst => regs[13][21].ACLR
rst => regs[13][22].ACLR
rst => regs[13][23].ACLR
rst => regs[13][24].ACLR
rst => regs[13][25].ACLR
rst => regs[13][26].ACLR
rst => regs[13][27].ACLR
rst => regs[13][28].ACLR
rst => regs[13][29].ACLR
rst => regs[13][30].ACLR
rst => regs[13][31].ACLR
rst => regs[12][0].ACLR
rst => regs[12][1].ACLR
rst => regs[12][2].ACLR
rst => regs[12][3].ACLR
rst => regs[12][4].ACLR
rst => regs[12][5].ACLR
rst => regs[12][6].ACLR
rst => regs[12][7].ACLR
rst => regs[12][8].ACLR
rst => regs[12][9].ACLR
rst => regs[12][10].ACLR
rst => regs[12][11].ACLR
rst => regs[12][12].ACLR
rst => regs[12][13].ACLR
rst => regs[12][14].ACLR
rst => regs[12][15].ACLR
rst => regs[12][16].ACLR
rst => regs[12][17].ACLR
rst => regs[12][18].ACLR
rst => regs[12][19].ACLR
rst => regs[12][20].ACLR
rst => regs[12][21].ACLR
rst => regs[12][22].ACLR
rst => regs[12][23].ACLR
rst => regs[12][24].ACLR
rst => regs[12][25].ACLR
rst => regs[12][26].ACLR
rst => regs[12][27].ACLR
rst => regs[12][28].ACLR
rst => regs[12][29].ACLR
rst => regs[12][30].ACLR
rst => regs[12][31].ACLR
rst => regs[11][0].ACLR
rst => regs[11][1].ACLR
rst => regs[11][2].ACLR
rst => regs[11][3].ACLR
rst => regs[11][4].ACLR
rst => regs[11][5].ACLR
rst => regs[11][6].ACLR
rst => regs[11][7].ACLR
rst => regs[11][8].ACLR
rst => regs[11][9].ACLR
rst => regs[11][10].ACLR
rst => regs[11][11].ACLR
rst => regs[11][12].ACLR
rst => regs[11][13].ACLR
rst => regs[11][14].ACLR
rst => regs[11][15].ACLR
rst => regs[11][16].ACLR
rst => regs[11][17].ACLR
rst => regs[11][18].ACLR
rst => regs[11][19].ACLR
rst => regs[11][20].ACLR
rst => regs[11][21].ACLR
rst => regs[11][22].ACLR
rst => regs[11][23].ACLR
rst => regs[11][24].ACLR
rst => regs[11][25].ACLR
rst => regs[11][26].ACLR
rst => regs[11][27].ACLR
rst => regs[11][28].ACLR
rst => regs[11][29].ACLR
rst => regs[11][30].ACLR
rst => regs[11][31].ACLR
rst => regs[10][0].ACLR
rst => regs[10][1].ACLR
rst => regs[10][2].ACLR
rst => regs[10][3].ACLR
rst => regs[10][4].ACLR
rst => regs[10][5].ACLR
rst => regs[10][6].ACLR
rst => regs[10][7].ACLR
rst => regs[10][8].ACLR
rst => regs[10][9].ACLR
rst => regs[10][10].ACLR
rst => regs[10][11].ACLR
rst => regs[10][12].ACLR
rst => regs[10][13].ACLR
rst => regs[10][14].ACLR
rst => regs[10][15].ACLR
rst => regs[10][16].ACLR
rst => regs[10][17].ACLR
rst => regs[10][18].ACLR
rst => regs[10][19].ACLR
rst => regs[10][20].ACLR
rst => regs[10][21].ACLR
rst => regs[10][22].ACLR
rst => regs[10][23].ACLR
rst => regs[10][24].ACLR
rst => regs[10][25].ACLR
rst => regs[10][26].ACLR
rst => regs[10][27].ACLR
rst => regs[10][28].ACLR
rst => regs[10][29].ACLR
rst => regs[10][30].ACLR
rst => regs[10][31].ACLR
rst => regs[9][0].ACLR
rst => regs[9][1].ACLR
rst => regs[9][2].ACLR
rst => regs[9][3].ACLR
rst => regs[9][4].ACLR
rst => regs[9][5].ACLR
rst => regs[9][6].ACLR
rst => regs[9][7].ACLR
rst => regs[9][8].ACLR
rst => regs[9][9].ACLR
rst => regs[9][10].ACLR
rst => regs[9][11].ACLR
rst => regs[9][12].ACLR
rst => regs[9][13].ACLR
rst => regs[9][14].ACLR
rst => regs[9][15].ACLR
rst => regs[9][16].ACLR
rst => regs[9][17].ACLR
rst => regs[9][18].ACLR
rst => regs[9][19].ACLR
rst => regs[9][20].ACLR
rst => regs[9][21].ACLR
rst => regs[9][22].ACLR
rst => regs[9][23].ACLR
rst => regs[9][24].ACLR
rst => regs[9][25].ACLR
rst => regs[9][26].ACLR
rst => regs[9][27].ACLR
rst => regs[9][28].ACLR
rst => regs[9][29].ACLR
rst => regs[9][30].ACLR
rst => regs[9][31].ACLR
rst => regs[8][0].ACLR
rst => regs[8][1].ACLR
rst => regs[8][2].ACLR
rst => regs[8][3].ACLR
rst => regs[8][4].ACLR
rst => regs[8][5].ACLR
rst => regs[8][6].ACLR
rst => regs[8][7].ACLR
rst => regs[8][8].ACLR
rst => regs[8][9].ACLR
rst => regs[8][10].ACLR
rst => regs[8][11].ACLR
rst => regs[8][12].ACLR
rst => regs[8][13].ACLR
rst => regs[8][14].ACLR
rst => regs[8][15].ACLR
rst => regs[8][16].ACLR
rst => regs[8][17].ACLR
rst => regs[8][18].ACLR
rst => regs[8][19].ACLR
rst => regs[8][20].ACLR
rst => regs[8][21].ACLR
rst => regs[8][22].ACLR
rst => regs[8][23].ACLR
rst => regs[8][24].ACLR
rst => regs[8][25].ACLR
rst => regs[8][26].ACLR
rst => regs[8][27].ACLR
rst => regs[8][28].ACLR
rst => regs[8][29].ACLR
rst => regs[8][30].ACLR
rst => regs[8][31].ACLR
rst => regs[7][0].ACLR
rst => regs[7][1].ACLR
rst => regs[7][2].ACLR
rst => regs[7][3].ACLR
rst => regs[7][4].ACLR
rst => regs[7][5].ACLR
rst => regs[7][6].ACLR
rst => regs[7][7].ACLR
rst => regs[7][8].ACLR
rst => regs[7][9].ACLR
rst => regs[7][10].ACLR
rst => regs[7][11].ACLR
rst => regs[7][12].ACLR
rst => regs[7][13].ACLR
rst => regs[7][14].ACLR
rst => regs[7][15].ACLR
rst => regs[7][16].ACLR
rst => regs[7][17].ACLR
rst => regs[7][18].ACLR
rst => regs[7][19].ACLR
rst => regs[7][20].ACLR
rst => regs[7][21].ACLR
rst => regs[7][22].ACLR
rst => regs[7][23].ACLR
rst => regs[7][24].ACLR
rst => regs[7][25].ACLR
rst => regs[7][26].ACLR
rst => regs[7][27].ACLR
rst => regs[7][28].ACLR
rst => regs[7][29].ACLR
rst => regs[7][30].ACLR
rst => regs[7][31].ACLR
rst => regs[6][0].ACLR
rst => regs[6][1].ACLR
rst => regs[6][2].ACLR
rst => regs[6][3].ACLR
rst => regs[6][4].ACLR
rst => regs[6][5].ACLR
rst => regs[6][6].ACLR
rst => regs[6][7].ACLR
rst => regs[6][8].ACLR
rst => regs[6][9].ACLR
rst => regs[6][10].ACLR
rst => regs[6][11].ACLR
rst => regs[6][12].ACLR
rst => regs[6][13].ACLR
rst => regs[6][14].ACLR
rst => regs[6][15].ACLR
rst => regs[6][16].ACLR
rst => regs[6][17].ACLR
rst => regs[6][18].ACLR
rst => regs[6][19].ACLR
rst => regs[6][20].ACLR
rst => regs[6][21].ACLR
rst => regs[6][22].ACLR
rst => regs[6][23].ACLR
rst => regs[6][24].ACLR
rst => regs[6][25].ACLR
rst => regs[6][26].ACLR
rst => regs[6][27].ACLR
rst => regs[6][28].ACLR
rst => regs[6][29].ACLR
rst => regs[6][30].ACLR
rst => regs[6][31].ACLR
rst => regs[5][0].ACLR
rst => regs[5][1].ACLR
rst => regs[5][2].ACLR
rst => regs[5][3].ACLR
rst => regs[5][4].ACLR
rst => regs[5][5].ACLR
rst => regs[5][6].ACLR
rst => regs[5][7].ACLR
rst => regs[5][8].ACLR
rst => regs[5][9].ACLR
rst => regs[5][10].ACLR
rst => regs[5][11].ACLR
rst => regs[5][12].ACLR
rst => regs[5][13].ACLR
rst => regs[5][14].ACLR
rst => regs[5][15].ACLR
rst => regs[5][16].ACLR
rst => regs[5][17].ACLR
rst => regs[5][18].ACLR
rst => regs[5][19].ACLR
rst => regs[5][20].ACLR
rst => regs[5][21].ACLR
rst => regs[5][22].ACLR
rst => regs[5][23].ACLR
rst => regs[5][24].ACLR
rst => regs[5][25].ACLR
rst => regs[5][26].ACLR
rst => regs[5][27].ACLR
rst => regs[5][28].ACLR
rst => regs[5][29].ACLR
rst => regs[5][30].ACLR
rst => regs[5][31].ACLR
rst => regs[4][0].ACLR
rst => regs[4][1].ACLR
rst => regs[4][2].ACLR
rst => regs[4][3].ACLR
rst => regs[4][4].ACLR
rst => regs[4][5].ACLR
rst => regs[4][6].ACLR
rst => regs[4][7].ACLR
rst => regs[4][8].ACLR
rst => regs[4][9].ACLR
rst => regs[4][10].ACLR
rst => regs[4][11].ACLR
rst => regs[4][12].ACLR
rst => regs[4][13].ACLR
rst => regs[4][14].ACLR
rst => regs[4][15].ACLR
rst => regs[4][16].ACLR
rst => regs[4][17].ACLR
rst => regs[4][18].ACLR
rst => regs[4][19].ACLR
rst => regs[4][20].ACLR
rst => regs[4][21].ACLR
rst => regs[4][22].ACLR
rst => regs[4][23].ACLR
rst => regs[4][24].ACLR
rst => regs[4][25].ACLR
rst => regs[4][26].ACLR
rst => regs[4][27].ACLR
rst => regs[4][28].ACLR
rst => regs[4][29].ACLR
rst => regs[4][30].ACLR
rst => regs[4][31].ACLR
rst => regs[3][0].ACLR
rst => regs[3][1].ACLR
rst => regs[3][2].ACLR
rst => regs[3][3].ACLR
rst => regs[3][4].ACLR
rst => regs[3][5].ACLR
rst => regs[3][6].ACLR
rst => regs[3][7].ACLR
rst => regs[3][8].ACLR
rst => regs[3][9].ACLR
rst => regs[3][10].ACLR
rst => regs[3][11].ACLR
rst => regs[3][12].ACLR
rst => regs[3][13].ACLR
rst => regs[3][14].ACLR
rst => regs[3][15].ACLR
rst => regs[3][16].ACLR
rst => regs[3][17].ACLR
rst => regs[3][18].ACLR
rst => regs[3][19].ACLR
rst => regs[3][20].ACLR
rst => regs[3][21].ACLR
rst => regs[3][22].ACLR
rst => regs[3][23].ACLR
rst => regs[3][24].ACLR
rst => regs[3][25].ACLR
rst => regs[3][26].ACLR
rst => regs[3][27].ACLR
rst => regs[3][28].ACLR
rst => regs[3][29].ACLR
rst => regs[3][30].ACLR
rst => regs[3][31].ACLR
rst => regs[2][0].ACLR
rst => regs[2][1].ACLR
rst => regs[2][2].ACLR
rst => regs[2][3].ACLR
rst => regs[2][4].ACLR
rst => regs[2][5].ACLR
rst => regs[2][6].ACLR
rst => regs[2][7].ACLR
rst => regs[2][8].ACLR
rst => regs[2][9].ACLR
rst => regs[2][10].ACLR
rst => regs[2][11].ACLR
rst => regs[2][12].ACLR
rst => regs[2][13].ACLR
rst => regs[2][14].ACLR
rst => regs[2][15].ACLR
rst => regs[2][16].ACLR
rst => regs[2][17].ACLR
rst => regs[2][18].ACLR
rst => regs[2][19].ACLR
rst => regs[2][20].ACLR
rst => regs[2][21].ACLR
rst => regs[2][22].ACLR
rst => regs[2][23].ACLR
rst => regs[2][24].ACLR
rst => regs[2][25].ACLR
rst => regs[2][26].ACLR
rst => regs[2][27].ACLR
rst => regs[2][28].ACLR
rst => regs[2][29].ACLR
rst => regs[2][30].ACLR
rst => regs[2][31].ACLR
rst => regs[1][0].ACLR
rst => regs[1][1].ACLR
rst => regs[1][2].ACLR
rst => regs[1][3].ACLR
rst => regs[1][4].ACLR
rst => regs[1][5].ACLR
rst => regs[1][6].ACLR
rst => regs[1][7].ACLR
rst => regs[1][8].ACLR
rst => regs[1][9].ACLR
rst => regs[1][10].ACLR
rst => regs[1][11].ACLR
rst => regs[1][12].ACLR
rst => regs[1][13].ACLR
rst => regs[1][14].ACLR
rst => regs[1][15].ACLR
rst => regs[1][16].ACLR
rst => regs[1][17].ACLR
rst => regs[1][18].ACLR
rst => regs[1][19].ACLR
rst => regs[1][20].ACLR
rst => regs[1][21].ACLR
rst => regs[1][22].ACLR
rst => regs[1][23].ACLR
rst => regs[1][24].ACLR
rst => regs[1][25].ACLR
rst => regs[1][26].ACLR
rst => regs[1][27].ACLR
rst => regs[1][28].ACLR
rst => regs[1][29].ACLR
rst => regs[1][30].ACLR
rst => regs[1][31].ACLR
rst => regs[0][0].ACLR
rst => regs[0][1].ACLR
rst => regs[0][2].ACLR
rst => regs[0][3].ACLR
rst => regs[0][4].ACLR
rst => regs[0][5].ACLR
rst => regs[0][6].ACLR
rst => regs[0][7].ACLR
rst => regs[0][8].ACLR
rst => regs[0][9].ACLR
rst => regs[0][10].ACLR
rst => regs[0][11].ACLR
rst => regs[0][12].ACLR
rst => regs[0][13].ACLR
rst => regs[0][14].ACLR
rst => regs[0][15].ACLR
rst => regs[0][16].ACLR
rst => regs[0][17].ACLR
rst => regs[0][18].ACLR
rst => regs[0][19].ACLR
rst => regs[0][20].ACLR
rst => regs[0][21].ACLR
rst => regs[0][22].ACLR
rst => regs[0][23].ACLR
rst => regs[0][24].ACLR
rst => regs[0][25].ACLR
rst => regs[0][26].ACLR
rst => regs[0][27].ACLR
rst => regs[0][28].ACLR
rst => regs[0][29].ACLR
rst => regs[0][30].ACLR
rst => regs[0][31].ACLR
wren => process_0.IN1
radd1[0] => Mux0.IN4
radd1[0] => Mux1.IN4
radd1[0] => Mux2.IN4
radd1[0] => Mux3.IN4
radd1[0] => Mux4.IN4
radd1[0] => Mux5.IN4
radd1[0] => Mux6.IN4
radd1[0] => Mux7.IN4
radd1[0] => Mux8.IN4
radd1[0] => Mux9.IN4
radd1[0] => Mux10.IN4
radd1[0] => Mux11.IN4
radd1[0] => Mux12.IN4
radd1[0] => Mux13.IN4
radd1[0] => Mux14.IN4
radd1[0] => Mux15.IN4
radd1[0] => Mux16.IN4
radd1[0] => Mux17.IN4
radd1[0] => Mux18.IN4
radd1[0] => Mux19.IN4
radd1[0] => Mux20.IN4
radd1[0] => Mux21.IN4
radd1[0] => Mux22.IN4
radd1[0] => Mux23.IN4
radd1[0] => Mux24.IN4
radd1[0] => Mux25.IN4
radd1[0] => Mux26.IN4
radd1[0] => Mux27.IN4
radd1[0] => Mux28.IN4
radd1[0] => Mux29.IN4
radd1[0] => Mux30.IN4
radd1[0] => Mux31.IN4
radd1[1] => Mux0.IN3
radd1[1] => Mux1.IN3
radd1[1] => Mux2.IN3
radd1[1] => Mux3.IN3
radd1[1] => Mux4.IN3
radd1[1] => Mux5.IN3
radd1[1] => Mux6.IN3
radd1[1] => Mux7.IN3
radd1[1] => Mux8.IN3
radd1[1] => Mux9.IN3
radd1[1] => Mux10.IN3
radd1[1] => Mux11.IN3
radd1[1] => Mux12.IN3
radd1[1] => Mux13.IN3
radd1[1] => Mux14.IN3
radd1[1] => Mux15.IN3
radd1[1] => Mux16.IN3
radd1[1] => Mux17.IN3
radd1[1] => Mux18.IN3
radd1[1] => Mux19.IN3
radd1[1] => Mux20.IN3
radd1[1] => Mux21.IN3
radd1[1] => Mux22.IN3
radd1[1] => Mux23.IN3
radd1[1] => Mux24.IN3
radd1[1] => Mux25.IN3
radd1[1] => Mux26.IN3
radd1[1] => Mux27.IN3
radd1[1] => Mux28.IN3
radd1[1] => Mux29.IN3
radd1[1] => Mux30.IN3
radd1[1] => Mux31.IN3
radd1[2] => Mux0.IN2
radd1[2] => Mux1.IN2
radd1[2] => Mux2.IN2
radd1[2] => Mux3.IN2
radd1[2] => Mux4.IN2
radd1[2] => Mux5.IN2
radd1[2] => Mux6.IN2
radd1[2] => Mux7.IN2
radd1[2] => Mux8.IN2
radd1[2] => Mux9.IN2
radd1[2] => Mux10.IN2
radd1[2] => Mux11.IN2
radd1[2] => Mux12.IN2
radd1[2] => Mux13.IN2
radd1[2] => Mux14.IN2
radd1[2] => Mux15.IN2
radd1[2] => Mux16.IN2
radd1[2] => Mux17.IN2
radd1[2] => Mux18.IN2
radd1[2] => Mux19.IN2
radd1[2] => Mux20.IN2
radd1[2] => Mux21.IN2
radd1[2] => Mux22.IN2
radd1[2] => Mux23.IN2
radd1[2] => Mux24.IN2
radd1[2] => Mux25.IN2
radd1[2] => Mux26.IN2
radd1[2] => Mux27.IN2
radd1[2] => Mux28.IN2
radd1[2] => Mux29.IN2
radd1[2] => Mux30.IN2
radd1[2] => Mux31.IN2
radd1[3] => Mux0.IN1
radd1[3] => Mux1.IN1
radd1[3] => Mux2.IN1
radd1[3] => Mux3.IN1
radd1[3] => Mux4.IN1
radd1[3] => Mux5.IN1
radd1[3] => Mux6.IN1
radd1[3] => Mux7.IN1
radd1[3] => Mux8.IN1
radd1[3] => Mux9.IN1
radd1[3] => Mux10.IN1
radd1[3] => Mux11.IN1
radd1[3] => Mux12.IN1
radd1[3] => Mux13.IN1
radd1[3] => Mux14.IN1
radd1[3] => Mux15.IN1
radd1[3] => Mux16.IN1
radd1[3] => Mux17.IN1
radd1[3] => Mux18.IN1
radd1[3] => Mux19.IN1
radd1[3] => Mux20.IN1
radd1[3] => Mux21.IN1
radd1[3] => Mux22.IN1
radd1[3] => Mux23.IN1
radd1[3] => Mux24.IN1
radd1[3] => Mux25.IN1
radd1[3] => Mux26.IN1
radd1[3] => Mux27.IN1
radd1[3] => Mux28.IN1
radd1[3] => Mux29.IN1
radd1[3] => Mux30.IN1
radd1[3] => Mux31.IN1
radd1[4] => Mux0.IN0
radd1[4] => Mux1.IN0
radd1[4] => Mux2.IN0
radd1[4] => Mux3.IN0
radd1[4] => Mux4.IN0
radd1[4] => Mux5.IN0
radd1[4] => Mux6.IN0
radd1[4] => Mux7.IN0
radd1[4] => Mux8.IN0
radd1[4] => Mux9.IN0
radd1[4] => Mux10.IN0
radd1[4] => Mux11.IN0
radd1[4] => Mux12.IN0
radd1[4] => Mux13.IN0
radd1[4] => Mux14.IN0
radd1[4] => Mux15.IN0
radd1[4] => Mux16.IN0
radd1[4] => Mux17.IN0
radd1[4] => Mux18.IN0
radd1[4] => Mux19.IN0
radd1[4] => Mux20.IN0
radd1[4] => Mux21.IN0
radd1[4] => Mux22.IN0
radd1[4] => Mux23.IN0
radd1[4] => Mux24.IN0
radd1[4] => Mux25.IN0
radd1[4] => Mux26.IN0
radd1[4] => Mux27.IN0
radd1[4] => Mux28.IN0
radd1[4] => Mux29.IN0
radd1[4] => Mux30.IN0
radd1[4] => Mux31.IN0
radd2[0] => Mux32.IN4
radd2[0] => Mux33.IN4
radd2[0] => Mux34.IN4
radd2[0] => Mux35.IN4
radd2[0] => Mux36.IN4
radd2[0] => Mux37.IN4
radd2[0] => Mux38.IN4
radd2[0] => Mux39.IN4
radd2[0] => Mux40.IN4
radd2[0] => Mux41.IN4
radd2[0] => Mux42.IN4
radd2[0] => Mux43.IN4
radd2[0] => Mux44.IN4
radd2[0] => Mux45.IN4
radd2[0] => Mux46.IN4
radd2[0] => Mux47.IN4
radd2[0] => Mux48.IN4
radd2[0] => Mux49.IN4
radd2[0] => Mux50.IN4
radd2[0] => Mux51.IN4
radd2[0] => Mux52.IN4
radd2[0] => Mux53.IN4
radd2[0] => Mux54.IN4
radd2[0] => Mux55.IN4
radd2[0] => Mux56.IN4
radd2[0] => Mux57.IN4
radd2[0] => Mux58.IN4
radd2[0] => Mux59.IN4
radd2[0] => Mux60.IN4
radd2[0] => Mux61.IN4
radd2[0] => Mux62.IN4
radd2[0] => Mux63.IN4
radd2[1] => Mux32.IN3
radd2[1] => Mux33.IN3
radd2[1] => Mux34.IN3
radd2[1] => Mux35.IN3
radd2[1] => Mux36.IN3
radd2[1] => Mux37.IN3
radd2[1] => Mux38.IN3
radd2[1] => Mux39.IN3
radd2[1] => Mux40.IN3
radd2[1] => Mux41.IN3
radd2[1] => Mux42.IN3
radd2[1] => Mux43.IN3
radd2[1] => Mux44.IN3
radd2[1] => Mux45.IN3
radd2[1] => Mux46.IN3
radd2[1] => Mux47.IN3
radd2[1] => Mux48.IN3
radd2[1] => Mux49.IN3
radd2[1] => Mux50.IN3
radd2[1] => Mux51.IN3
radd2[1] => Mux52.IN3
radd2[1] => Mux53.IN3
radd2[1] => Mux54.IN3
radd2[1] => Mux55.IN3
radd2[1] => Mux56.IN3
radd2[1] => Mux57.IN3
radd2[1] => Mux58.IN3
radd2[1] => Mux59.IN3
radd2[1] => Mux60.IN3
radd2[1] => Mux61.IN3
radd2[1] => Mux62.IN3
radd2[1] => Mux63.IN3
radd2[2] => Mux32.IN2
radd2[2] => Mux33.IN2
radd2[2] => Mux34.IN2
radd2[2] => Mux35.IN2
radd2[2] => Mux36.IN2
radd2[2] => Mux37.IN2
radd2[2] => Mux38.IN2
radd2[2] => Mux39.IN2
radd2[2] => Mux40.IN2
radd2[2] => Mux41.IN2
radd2[2] => Mux42.IN2
radd2[2] => Mux43.IN2
radd2[2] => Mux44.IN2
radd2[2] => Mux45.IN2
radd2[2] => Mux46.IN2
radd2[2] => Mux47.IN2
radd2[2] => Mux48.IN2
radd2[2] => Mux49.IN2
radd2[2] => Mux50.IN2
radd2[2] => Mux51.IN2
radd2[2] => Mux52.IN2
radd2[2] => Mux53.IN2
radd2[2] => Mux54.IN2
radd2[2] => Mux55.IN2
radd2[2] => Mux56.IN2
radd2[2] => Mux57.IN2
radd2[2] => Mux58.IN2
radd2[2] => Mux59.IN2
radd2[2] => Mux60.IN2
radd2[2] => Mux61.IN2
radd2[2] => Mux62.IN2
radd2[2] => Mux63.IN2
radd2[3] => Mux32.IN1
radd2[3] => Mux33.IN1
radd2[3] => Mux34.IN1
radd2[3] => Mux35.IN1
radd2[3] => Mux36.IN1
radd2[3] => Mux37.IN1
radd2[3] => Mux38.IN1
radd2[3] => Mux39.IN1
radd2[3] => Mux40.IN1
radd2[3] => Mux41.IN1
radd2[3] => Mux42.IN1
radd2[3] => Mux43.IN1
radd2[3] => Mux44.IN1
radd2[3] => Mux45.IN1
radd2[3] => Mux46.IN1
radd2[3] => Mux47.IN1
radd2[3] => Mux48.IN1
radd2[3] => Mux49.IN1
radd2[3] => Mux50.IN1
radd2[3] => Mux51.IN1
radd2[3] => Mux52.IN1
radd2[3] => Mux53.IN1
radd2[3] => Mux54.IN1
radd2[3] => Mux55.IN1
radd2[3] => Mux56.IN1
radd2[3] => Mux57.IN1
radd2[3] => Mux58.IN1
radd2[3] => Mux59.IN1
radd2[3] => Mux60.IN1
radd2[3] => Mux61.IN1
radd2[3] => Mux62.IN1
radd2[3] => Mux63.IN1
radd2[4] => Mux32.IN0
radd2[4] => Mux33.IN0
radd2[4] => Mux34.IN0
radd2[4] => Mux35.IN0
radd2[4] => Mux36.IN0
radd2[4] => Mux37.IN0
radd2[4] => Mux38.IN0
radd2[4] => Mux39.IN0
radd2[4] => Mux40.IN0
radd2[4] => Mux41.IN0
radd2[4] => Mux42.IN0
radd2[4] => Mux43.IN0
radd2[4] => Mux44.IN0
radd2[4] => Mux45.IN0
radd2[4] => Mux46.IN0
radd2[4] => Mux47.IN0
radd2[4] => Mux48.IN0
radd2[4] => Mux49.IN0
radd2[4] => Mux50.IN0
radd2[4] => Mux51.IN0
radd2[4] => Mux52.IN0
radd2[4] => Mux53.IN0
radd2[4] => Mux54.IN0
radd2[4] => Mux55.IN0
radd2[4] => Mux56.IN0
radd2[4] => Mux57.IN0
radd2[4] => Mux58.IN0
radd2[4] => Mux59.IN0
radd2[4] => Mux60.IN0
radd2[4] => Mux61.IN0
radd2[4] => Mux62.IN0
radd2[4] => Mux63.IN0
wadd[0] => Equal0.IN9
wadd[0] => Decoder0.IN4
wadd[1] => Equal0.IN8
wadd[1] => Decoder0.IN3
wadd[2] => Equal0.IN7
wadd[2] => Decoder0.IN2
wadd[3] => Equal0.IN6
wadd[3] => Decoder0.IN1
wadd[4] => Equal0.IN5
wadd[4] => Decoder0.IN0
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[0] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[1] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[2] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[3] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[4] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[5] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[6] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[7] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[8] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[9] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[10] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[11] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[12] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[13] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[14] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[15] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[16] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[17] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[18] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[19] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[20] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[21] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[22] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[23] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[24] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[25] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[26] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[27] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[28] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[29] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[30] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
wdata[31] => regs.DATAB
r1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
r2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
r2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
r2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
r2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
r2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
r2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
r2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
r2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
r2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
r2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
r2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
r2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
r2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
r2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
r2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
r2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
r2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
r2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
r2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
r2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
r2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
r2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
r2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
r2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
r2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
r2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
r2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
r2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
r2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
r2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
r2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|DECODE:PIP2|sign_ext:SIGNEXT
imm16[0] => imm32[0].DATAIN
imm16[1] => imm32[1].DATAIN
imm16[2] => imm32[2].DATAIN
imm16[3] => imm32[3].DATAIN
imm16[4] => imm32[4].DATAIN
imm16[5] => imm32[5].DATAIN
imm16[6] => imm32[6].DATAIN
imm16[7] => imm32[7].DATAIN
imm16[8] => imm32[8].DATAIN
imm16[9] => imm32[9].DATAIN
imm16[10] => imm32[10].DATAIN
imm16[11] => imm32[11].DATAIN
imm16[12] => imm32[12].DATAIN
imm16[13] => imm32[13].DATAIN
imm16[14] => imm32[14].DATAIN
imm16[15] => imm32[15].DATAIN
imm16[15] => imm32[31].DATAIN
imm16[15] => imm32[30].DATAIN
imm16[15] => imm32[29].DATAIN
imm16[15] => imm32[28].DATAIN
imm16[15] => imm32[27].DATAIN
imm16[15] => imm32[26].DATAIN
imm16[15] => imm32[25].DATAIN
imm16[15] => imm32[24].DATAIN
imm16[15] => imm32[23].DATAIN
imm16[15] => imm32[22].DATAIN
imm16[15] => imm32[21].DATAIN
imm16[15] => imm32[20].DATAIN
imm16[15] => imm32[19].DATAIN
imm16[15] => imm32[18].DATAIN
imm16[15] => imm32[17].DATAIN
imm16[15] => imm32[16].DATAIN
imm32[0] <= imm16[0].DB_MAX_OUTPUT_PORT_TYPE
imm32[1] <= imm16[1].DB_MAX_OUTPUT_PORT_TYPE
imm32[2] <= imm16[2].DB_MAX_OUTPUT_PORT_TYPE
imm32[3] <= imm16[3].DB_MAX_OUTPUT_PORT_TYPE
imm32[4] <= imm16[4].DB_MAX_OUTPUT_PORT_TYPE
imm32[5] <= imm16[5].DB_MAX_OUTPUT_PORT_TYPE
imm32[6] <= imm16[6].DB_MAX_OUTPUT_PORT_TYPE
imm32[7] <= imm16[7].DB_MAX_OUTPUT_PORT_TYPE
imm32[8] <= imm16[8].DB_MAX_OUTPUT_PORT_TYPE
imm32[9] <= imm16[9].DB_MAX_OUTPUT_PORT_TYPE
imm32[10] <= imm16[10].DB_MAX_OUTPUT_PORT_TYPE
imm32[11] <= imm16[11].DB_MAX_OUTPUT_PORT_TYPE
imm32[12] <= imm16[12].DB_MAX_OUTPUT_PORT_TYPE
imm32[13] <= imm16[13].DB_MAX_OUTPUT_PORT_TYPE
imm32[14] <= imm16[14].DB_MAX_OUTPUT_PORT_TYPE
imm32[15] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[16] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[17] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[18] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[19] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[20] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[21] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[22] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[23] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[24] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[25] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[26] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[27] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[28] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[29] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[30] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[31] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|DECODE:PIP2|ShiftLeft:SHL
INP[0] => OUTP[2].DATAIN
INP[1] => OUTP[3].DATAIN
INP[2] => OUTP[4].DATAIN
INP[3] => OUTP[5].DATAIN
INP[4] => OUTP[6].DATAIN
INP[5] => OUTP[7].DATAIN
INP[6] => OUTP[8].DATAIN
INP[7] => OUTP[9].DATAIN
INP[8] => OUTP[10].DATAIN
INP[9] => OUTP[11].DATAIN
INP[10] => OUTP[12].DATAIN
INP[11] => OUTP[13].DATAIN
INP[12] => OUTP[14].DATAIN
INP[13] => OUTP[15].DATAIN
INP[14] => OUTP[16].DATAIN
INP[15] => OUTP[17].DATAIN
INP[16] => OUTP[18].DATAIN
INP[17] => OUTP[19].DATAIN
INP[18] => OUTP[20].DATAIN
INP[19] => OUTP[21].DATAIN
INP[20] => OUTP[22].DATAIN
INP[21] => OUTP[23].DATAIN
INP[22] => OUTP[24].DATAIN
INP[23] => OUTP[25].DATAIN
INP[24] => OUTP[26].DATAIN
INP[25] => OUTP[27].DATAIN
INP[26] => OUTP[28].DATAIN
INP[27] => OUTP[29].DATAIN
INP[28] => OUTP[30].DATAIN
INP[29] => OUTP[31].DATAIN
INP[30] => ~NO_FANOUT~
INP[31] => ~NO_FANOUT~
OUTP[0] <= <GND>
OUTP[1] <= <GND>
OUTP[2] <= INP[0].DB_MAX_OUTPUT_PORT_TYPE
OUTP[3] <= INP[1].DB_MAX_OUTPUT_PORT_TYPE
OUTP[4] <= INP[2].DB_MAX_OUTPUT_PORT_TYPE
OUTP[5] <= INP[3].DB_MAX_OUTPUT_PORT_TYPE
OUTP[6] <= INP[4].DB_MAX_OUTPUT_PORT_TYPE
OUTP[7] <= INP[5].DB_MAX_OUTPUT_PORT_TYPE
OUTP[8] <= INP[6].DB_MAX_OUTPUT_PORT_TYPE
OUTP[9] <= INP[7].DB_MAX_OUTPUT_PORT_TYPE
OUTP[10] <= INP[8].DB_MAX_OUTPUT_PORT_TYPE
OUTP[11] <= INP[9].DB_MAX_OUTPUT_PORT_TYPE
OUTP[12] <= INP[10].DB_MAX_OUTPUT_PORT_TYPE
OUTP[13] <= INP[11].DB_MAX_OUTPUT_PORT_TYPE
OUTP[14] <= INP[12].DB_MAX_OUTPUT_PORT_TYPE
OUTP[15] <= INP[13].DB_MAX_OUTPUT_PORT_TYPE
OUTP[16] <= INP[14].DB_MAX_OUTPUT_PORT_TYPE
OUTP[17] <= INP[15].DB_MAX_OUTPUT_PORT_TYPE
OUTP[18] <= INP[16].DB_MAX_OUTPUT_PORT_TYPE
OUTP[19] <= INP[17].DB_MAX_OUTPUT_PORT_TYPE
OUTP[20] <= INP[18].DB_MAX_OUTPUT_PORT_TYPE
OUTP[21] <= INP[19].DB_MAX_OUTPUT_PORT_TYPE
OUTP[22] <= INP[20].DB_MAX_OUTPUT_PORT_TYPE
OUTP[23] <= INP[21].DB_MAX_OUTPUT_PORT_TYPE
OUTP[24] <= INP[22].DB_MAX_OUTPUT_PORT_TYPE
OUTP[25] <= INP[23].DB_MAX_OUTPUT_PORT_TYPE
OUTP[26] <= INP[24].DB_MAX_OUTPUT_PORT_TYPE
OUTP[27] <= INP[25].DB_MAX_OUTPUT_PORT_TYPE
OUTP[28] <= INP[26].DB_MAX_OUTPUT_PORT_TYPE
OUTP[29] <= INP[27].DB_MAX_OUTPUT_PORT_TYPE
OUTP[30] <= INP[28].DB_MAX_OUTPUT_PORT_TYPE
OUTP[31] <= INP[29].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|DECODE:PIP2|SOM:SOMB
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|DECODE:PIP2|ID_EX:IDEX
clk => instrAUX[0]~reg0.CLK
clk => instrAUX[0]~en.CLK
clk => instrAUX[1]~reg0.CLK
clk => instrAUX[1]~en.CLK
clk => instrAUX[2]~reg0.CLK
clk => instrAUX[2]~en.CLK
clk => instrAUX[3]~reg0.CLK
clk => instrAUX[3]~en.CLK
clk => instrAUX[4]~reg0.CLK
clk => instrAUX[4]~en.CLK
clk => instrAUX[5]~reg0.CLK
clk => instrAUX[5]~en.CLK
clk => instrAUX[6]~reg0.CLK
clk => instrAUX[6]~en.CLK
clk => instrAUX[7]~reg0.CLK
clk => instrAUX[7]~en.CLK
clk => instrAUX[8]~reg0.CLK
clk => instrAUX[8]~en.CLK
clk => instrAUX[9]~reg0.CLK
clk => instrAUX[9]~en.CLK
clk => instrAUX[10]~reg0.CLK
clk => instrAUX[10]~en.CLK
clk => instrAUX[11]~reg0.CLK
clk => instrAUX[11]~en.CLK
clk => instrAUX[12]~reg0.CLK
clk => instrAUX[12]~en.CLK
clk => instrAUX[13]~reg0.CLK
clk => instrAUX[13]~en.CLK
clk => instrAUX[14]~reg0.CLK
clk => instrAUX[14]~en.CLK
clk => instrAUX[15]~reg0.CLK
clk => instrAUX[15]~en.CLK
clk => instrAUX[16]~reg0.CLK
clk => instrAUX[16]~en.CLK
clk => instrAUX[17]~reg0.CLK
clk => instrAUX[17]~en.CLK
clk => instrAUX[18]~reg0.CLK
clk => instrAUX[18]~en.CLK
clk => instrAUX[19]~reg0.CLK
clk => instrAUX[19]~en.CLK
clk => instrAUX[20]~reg0.CLK
clk => instrAUX[20]~en.CLK
clk => instrAUX[21]~reg0.CLK
clk => instrAUX[21]~en.CLK
clk => instrAUX[22]~reg0.CLK
clk => instrAUX[22]~en.CLK
clk => instrAUX[23]~reg0.CLK
clk => instrAUX[23]~en.CLK
clk => instrAUX[24]~reg0.CLK
clk => instrAUX[24]~en.CLK
clk => instrAUX[25]~reg0.CLK
clk => instrAUX[25]~en.CLK
clk => instrAUX[26]~reg0.CLK
clk => instrAUX[26]~en.CLK
clk => instrAUX[27]~reg0.CLK
clk => instrAUX[27]~en.CLK
clk => instrAUX[28]~reg0.CLK
clk => instrAUX[28]~en.CLK
clk => instrAUX[29]~reg0.CLK
clk => instrAUX[29]~en.CLK
clk => instrAUX[30]~reg0.CLK
clk => instrAUX[30]~en.CLK
clk => instrAUX[31]~reg0.CLK
clk => instrAUX[31]~en.CLK
clk => signImm[0]~reg0.CLK
clk => signImm[1]~reg0.CLK
clk => signImm[2]~reg0.CLK
clk => signImm[3]~reg0.CLK
clk => signImm[4]~reg0.CLK
clk => signImm[5]~reg0.CLK
clk => signImm[6]~reg0.CLK
clk => signImm[7]~reg0.CLK
clk => signImm[8]~reg0.CLK
clk => signImm[9]~reg0.CLK
clk => signImm[10]~reg0.CLK
clk => signImm[11]~reg0.CLK
clk => signImm[12]~reg0.CLK
clk => signImm[13]~reg0.CLK
clk => signImm[14]~reg0.CLK
clk => signImm[15]~reg0.CLK
clk => signImm[16]~reg0.CLK
clk => signImm[17]~reg0.CLK
clk => signImm[18]~reg0.CLK
clk => signImm[19]~reg0.CLK
clk => signImm[20]~reg0.CLK
clk => signImm[21]~reg0.CLK
clk => signImm[22]~reg0.CLK
clk => signImm[23]~reg0.CLK
clk => signImm[24]~reg0.CLK
clk => signImm[25]~reg0.CLK
clk => signImm[26]~reg0.CLK
clk => signImm[27]~reg0.CLK
clk => signImm[28]~reg0.CLK
clk => signImm[29]~reg0.CLK
clk => signImm[30]~reg0.CLK
clk => signImm[31]~reg0.CLK
clk => saida2[0]~reg0.CLK
clk => saida2[0]~en.CLK
clk => saida2[1]~reg0.CLK
clk => saida2[1]~en.CLK
clk => saida2[2]~reg0.CLK
clk => saida2[2]~en.CLK
clk => saida2[3]~reg0.CLK
clk => saida2[3]~en.CLK
clk => saida2[4]~reg0.CLK
clk => saida2[4]~en.CLK
clk => saida2[5]~reg0.CLK
clk => saida2[5]~en.CLK
clk => saida2[6]~reg0.CLK
clk => saida2[6]~en.CLK
clk => saida2[7]~reg0.CLK
clk => saida2[7]~en.CLK
clk => saida2[8]~reg0.CLK
clk => saida2[8]~en.CLK
clk => saida2[9]~reg0.CLK
clk => saida2[9]~en.CLK
clk => saida2[10]~reg0.CLK
clk => saida2[10]~en.CLK
clk => saida2[11]~reg0.CLK
clk => saida2[11]~en.CLK
clk => saida2[12]~reg0.CLK
clk => saida2[12]~en.CLK
clk => saida2[13]~reg0.CLK
clk => saida2[13]~en.CLK
clk => saida2[14]~reg0.CLK
clk => saida2[14]~en.CLK
clk => saida2[15]~reg0.CLK
clk => saida2[15]~en.CLK
clk => saida2[16]~reg0.CLK
clk => saida2[16]~en.CLK
clk => saida2[17]~reg0.CLK
clk => saida2[17]~en.CLK
clk => saida2[18]~reg0.CLK
clk => saida2[18]~en.CLK
clk => saida2[19]~reg0.CLK
clk => saida2[19]~en.CLK
clk => saida2[20]~reg0.CLK
clk => saida2[20]~en.CLK
clk => saida2[21]~reg0.CLK
clk => saida2[21]~en.CLK
clk => saida2[22]~reg0.CLK
clk => saida2[22]~en.CLK
clk => saida2[23]~reg0.CLK
clk => saida2[23]~en.CLK
clk => saida2[24]~reg0.CLK
clk => saida2[24]~en.CLK
clk => saida2[25]~reg0.CLK
clk => saida2[25]~en.CLK
clk => saida2[26]~reg0.CLK
clk => saida2[26]~en.CLK
clk => saida2[27]~reg0.CLK
clk => saida2[27]~en.CLK
clk => saida2[28]~reg0.CLK
clk => saida2[28]~en.CLK
clk => saida2[29]~reg0.CLK
clk => saida2[29]~en.CLK
clk => saida2[30]~reg0.CLK
clk => saida2[30]~en.CLK
clk => saida2[31]~reg0.CLK
clk => saida2[31]~en.CLK
clk => saida1[0]~reg0.CLK
clk => saida1[0]~en.CLK
clk => saida1[1]~reg0.CLK
clk => saida1[1]~en.CLK
clk => saida1[2]~reg0.CLK
clk => saida1[2]~en.CLK
clk => saida1[3]~reg0.CLK
clk => saida1[3]~en.CLK
clk => saida1[4]~reg0.CLK
clk => saida1[4]~en.CLK
clk => saida1[5]~reg0.CLK
clk => saida1[5]~en.CLK
clk => saida1[6]~reg0.CLK
clk => saida1[6]~en.CLK
clk => saida1[7]~reg0.CLK
clk => saida1[7]~en.CLK
clk => saida1[8]~reg0.CLK
clk => saida1[8]~en.CLK
clk => saida1[9]~reg0.CLK
clk => saida1[9]~en.CLK
clk => saida1[10]~reg0.CLK
clk => saida1[10]~en.CLK
clk => saida1[11]~reg0.CLK
clk => saida1[11]~en.CLK
clk => saida1[12]~reg0.CLK
clk => saida1[12]~en.CLK
clk => saida1[13]~reg0.CLK
clk => saida1[13]~en.CLK
clk => saida1[14]~reg0.CLK
clk => saida1[14]~en.CLK
clk => saida1[15]~reg0.CLK
clk => saida1[15]~en.CLK
clk => saida1[16]~reg0.CLK
clk => saida1[16]~en.CLK
clk => saida1[17]~reg0.CLK
clk => saida1[17]~en.CLK
clk => saida1[18]~reg0.CLK
clk => saida1[18]~en.CLK
clk => saida1[19]~reg0.CLK
clk => saida1[19]~en.CLK
clk => saida1[20]~reg0.CLK
clk => saida1[20]~en.CLK
clk => saida1[21]~reg0.CLK
clk => saida1[21]~en.CLK
clk => saida1[22]~reg0.CLK
clk => saida1[22]~en.CLK
clk => saida1[23]~reg0.CLK
clk => saida1[23]~en.CLK
clk => saida1[24]~reg0.CLK
clk => saida1[24]~en.CLK
clk => saida1[25]~reg0.CLK
clk => saida1[25]~en.CLK
clk => saida1[26]~reg0.CLK
clk => saida1[26]~en.CLK
clk => saida1[27]~reg0.CLK
clk => saida1[27]~en.CLK
clk => saida1[28]~reg0.CLK
clk => saida1[28]~en.CLK
clk => saida1[29]~reg0.CLK
clk => saida1[29]~en.CLK
clk => saida1[30]~reg0.CLK
clk => saida1[30]~en.CLK
clk => saida1[31]~reg0.CLK
clk => saida1[31]~en.CLK
clk => PCbranch[0]~reg0.CLK
clk => PCbranch[1]~reg0.CLK
clk => PCbranch[2]~reg0.CLK
clk => PCbranch[3]~reg0.CLK
clk => PCbranch[4]~reg0.CLK
clk => PCbranch[5]~reg0.CLK
clk => PCbranch[6]~reg0.CLK
clk => PCbranch[7]~reg0.CLK
clk => PCbranch[8]~reg0.CLK
clk => PCbranch[9]~reg0.CLK
clk => PCbranch[10]~reg0.CLK
clk => PCbranch[11]~reg0.CLK
clk => PCbranch[12]~reg0.CLK
clk => PCbranch[13]~reg0.CLK
clk => PCbranch[14]~reg0.CLK
clk => PCbranch[15]~reg0.CLK
clk => PCbranch[16]~reg0.CLK
clk => PCbranch[17]~reg0.CLK
clk => PCbranch[18]~reg0.CLK
clk => PCbranch[19]~reg0.CLK
clk => PCbranch[20]~reg0.CLK
clk => PCbranch[21]~reg0.CLK
clk => PCbranch[22]~reg0.CLK
clk => PCbranch[23]~reg0.CLK
clk => PCbranch[24]~reg0.CLK
clk => PCbranch[25]~reg0.CLK
clk => PCbranch[26]~reg0.CLK
clk => PCbranch[27]~reg0.CLK
clk => PCbranch[28]~reg0.CLK
clk => PCbranch[29]~reg0.CLK
clk => PCbranch[30]~reg0.CLK
clk => PCbranch[31]~reg0.CLK
clk => isShift~reg0.CLK
clk => RegDst~reg0.CLK
clk => EscreveRegFwd~reg0.CLK
clk => OrigAALU~reg0.CLK
clk => OrigPC~reg0.CLK
clk => MemparaReg~reg0.CLK
clk => EscreveMem~reg0.CLK
clk => LeMem~reg0.CLK
clk => ula_ctr[0]~reg0.CLK
clk => ula_ctr[1]~reg0.CLK
clk => ula_ctr[2]~reg0.CLK
clk => ula_ctr[3]~reg0.CLK
rst => instrAUX[0]~en.ACLR
rst => instrAUX[1]~en.ACLR
rst => instrAUX[2]~en.ACLR
rst => instrAUX[3]~en.ACLR
rst => instrAUX[4]~en.ACLR
rst => instrAUX[5]~en.ACLR
rst => instrAUX[6]~en.ACLR
rst => instrAUX[7]~en.ACLR
rst => instrAUX[8]~en.ACLR
rst => instrAUX[9]~en.ACLR
rst => instrAUX[10]~en.ACLR
rst => instrAUX[11]~en.ACLR
rst => instrAUX[12]~en.ACLR
rst => instrAUX[13]~en.ACLR
rst => instrAUX[14]~en.ACLR
rst => instrAUX[15]~en.ACLR
rst => instrAUX[16]~en.ACLR
rst => instrAUX[17]~en.ACLR
rst => instrAUX[18]~en.ACLR
rst => instrAUX[19]~en.ACLR
rst => instrAUX[20]~en.ACLR
rst => instrAUX[21]~en.ACLR
rst => instrAUX[22]~en.ACLR
rst => instrAUX[23]~en.ACLR
rst => instrAUX[24]~en.ACLR
rst => instrAUX[25]~en.ACLR
rst => instrAUX[26]~en.ACLR
rst => instrAUX[27]~en.ACLR
rst => instrAUX[28]~en.ACLR
rst => instrAUX[29]~en.ACLR
rst => instrAUX[30]~en.ACLR
rst => instrAUX[31]~en.ACLR
rst => signImm[0]~reg0.ACLR
rst => signImm[1]~reg0.ACLR
rst => signImm[2]~reg0.ACLR
rst => signImm[3]~reg0.ACLR
rst => signImm[4]~reg0.ACLR
rst => signImm[5]~reg0.ACLR
rst => signImm[6]~reg0.ACLR
rst => signImm[7]~reg0.ACLR
rst => signImm[8]~reg0.ACLR
rst => signImm[9]~reg0.ACLR
rst => signImm[10]~reg0.ACLR
rst => signImm[11]~reg0.ACLR
rst => signImm[12]~reg0.ACLR
rst => signImm[13]~reg0.ACLR
rst => signImm[14]~reg0.ACLR
rst => signImm[15]~reg0.ACLR
rst => signImm[16]~reg0.ACLR
rst => signImm[17]~reg0.ACLR
rst => signImm[18]~reg0.ACLR
rst => signImm[19]~reg0.ACLR
rst => signImm[20]~reg0.ACLR
rst => signImm[21]~reg0.ACLR
rst => signImm[22]~reg0.ACLR
rst => signImm[23]~reg0.ACLR
rst => signImm[24]~reg0.ACLR
rst => signImm[25]~reg0.ACLR
rst => signImm[26]~reg0.ACLR
rst => signImm[27]~reg0.ACLR
rst => signImm[28]~reg0.ACLR
rst => signImm[29]~reg0.ACLR
rst => signImm[30]~reg0.ACLR
rst => signImm[31]~reg0.ACLR
rst => saida2[0]~en.ACLR
rst => saida2[1]~en.ACLR
rst => saida2[2]~en.ACLR
rst => saida2[3]~en.ACLR
rst => saida2[4]~en.ACLR
rst => saida2[5]~en.ACLR
rst => saida2[6]~en.ACLR
rst => saida2[7]~en.ACLR
rst => saida2[8]~en.ACLR
rst => saida2[9]~en.ACLR
rst => saida2[10]~en.ACLR
rst => saida2[11]~en.ACLR
rst => saida2[12]~en.ACLR
rst => saida2[13]~en.ACLR
rst => saida2[14]~en.ACLR
rst => saida2[15]~en.ACLR
rst => saida2[16]~en.ACLR
rst => saida2[17]~en.ACLR
rst => saida2[18]~en.ACLR
rst => saida2[19]~en.ACLR
rst => saida2[20]~en.ACLR
rst => saida2[21]~en.ACLR
rst => saida2[22]~en.ACLR
rst => saida2[23]~en.ACLR
rst => saida2[24]~en.ACLR
rst => saida2[25]~en.ACLR
rst => saida2[26]~en.ACLR
rst => saida2[27]~en.ACLR
rst => saida2[28]~en.ACLR
rst => saida2[29]~en.ACLR
rst => saida2[30]~en.ACLR
rst => saida2[31]~en.ACLR
rst => saida1[0]~en.ACLR
rst => saida1[1]~en.ACLR
rst => saida1[2]~en.ACLR
rst => saida1[3]~en.ACLR
rst => saida1[4]~en.ACLR
rst => saida1[5]~en.ACLR
rst => saida1[6]~en.ACLR
rst => saida1[7]~en.ACLR
rst => saida1[8]~en.ACLR
rst => saida1[9]~en.ACLR
rst => saida1[10]~en.ACLR
rst => saida1[11]~en.ACLR
rst => saida1[12]~en.ACLR
rst => saida1[13]~en.ACLR
rst => saida1[14]~en.ACLR
rst => saida1[15]~en.ACLR
rst => saida1[16]~en.ACLR
rst => saida1[17]~en.ACLR
rst => saida1[18]~en.ACLR
rst => saida1[19]~en.ACLR
rst => saida1[20]~en.ACLR
rst => saida1[21]~en.ACLR
rst => saida1[22]~en.ACLR
rst => saida1[23]~en.ACLR
rst => saida1[24]~en.ACLR
rst => saida1[25]~en.ACLR
rst => saida1[26]~en.ACLR
rst => saida1[27]~en.ACLR
rst => saida1[28]~en.ACLR
rst => saida1[29]~en.ACLR
rst => saida1[30]~en.ACLR
rst => saida1[31]~en.ACLR
rst => PCbranch[0]~reg0.ACLR
rst => PCbranch[1]~reg0.ACLR
rst => PCbranch[2]~reg0.ACLR
rst => PCbranch[3]~reg0.ACLR
rst => PCbranch[4]~reg0.ACLR
rst => PCbranch[5]~reg0.ACLR
rst => PCbranch[6]~reg0.ACLR
rst => PCbranch[7]~reg0.ACLR
rst => PCbranch[8]~reg0.ACLR
rst => PCbranch[9]~reg0.ACLR
rst => PCbranch[10]~reg0.ACLR
rst => PCbranch[11]~reg0.ACLR
rst => PCbranch[12]~reg0.ACLR
rst => PCbranch[13]~reg0.ACLR
rst => PCbranch[14]~reg0.ACLR
rst => PCbranch[15]~reg0.ACLR
rst => PCbranch[16]~reg0.ACLR
rst => PCbranch[17]~reg0.ACLR
rst => PCbranch[18]~reg0.ACLR
rst => PCbranch[19]~reg0.ACLR
rst => PCbranch[20]~reg0.ACLR
rst => PCbranch[21]~reg0.ACLR
rst => PCbranch[22]~reg0.ACLR
rst => PCbranch[23]~reg0.ACLR
rst => PCbranch[24]~reg0.ACLR
rst => PCbranch[25]~reg0.ACLR
rst => PCbranch[26]~reg0.ACLR
rst => PCbranch[27]~reg0.ACLR
rst => PCbranch[28]~reg0.ACLR
rst => PCbranch[29]~reg0.ACLR
rst => PCbranch[30]~reg0.ACLR
rst => PCbranch[31]~reg0.ACLR
rst => isShift~reg0.ACLR
rst => RegDst~reg0.ACLR
rst => EscreveRegFwd~reg0.ACLR
rst => OrigAALU~reg0.ACLR
rst => OrigPC~reg0.PRESET
rst => MemparaReg~reg0.PRESET
rst => EscreveMem~reg0.ACLR
rst => LeMem~reg0.ACLR
rst => ula_ctr[0]~reg0.PRESET
rst => ula_ctr[1]~reg0.PRESET
rst => ula_ctr[2]~reg0.PRESET
rst => ula_ctr[3]~reg0.PRESET
ula_ctrIN[0] => ula_ctr[0]~reg0.DATAIN
ula_ctrIN[1] => ula_ctr[1]~reg0.DATAIN
ula_ctrIN[2] => ula_ctr[2]~reg0.DATAIN
ula_ctrIN[3] => ula_ctr[3]~reg0.DATAIN
LeMemIN => LeMem~reg0.DATAIN
EscreveMemIN => EscreveMem~reg0.DATAIN
MemparaRegIN => MemparaReg~reg0.DATAIN
OrigPCIN => OrigPC~reg0.DATAIN
OrigAALUIN => OrigAALU~reg0.DATAIN
EscreveRegFwdIN => EscreveRegFwd~reg0.DATAIN
RegDstIN => RegDst~reg0.DATAIN
isShiftIN => isShift~reg0.DATAIN
PCbranchIN[0] => PCbranch[0]~reg0.DATAIN
PCbranchIN[1] => PCbranch[1]~reg0.DATAIN
PCbranchIN[2] => PCbranch[2]~reg0.DATAIN
PCbranchIN[3] => PCbranch[3]~reg0.DATAIN
PCbranchIN[4] => PCbranch[4]~reg0.DATAIN
PCbranchIN[5] => PCbranch[5]~reg0.DATAIN
PCbranchIN[6] => PCbranch[6]~reg0.DATAIN
PCbranchIN[7] => PCbranch[7]~reg0.DATAIN
PCbranchIN[8] => PCbranch[8]~reg0.DATAIN
PCbranchIN[9] => PCbranch[9]~reg0.DATAIN
PCbranchIN[10] => PCbranch[10]~reg0.DATAIN
PCbranchIN[11] => PCbranch[11]~reg0.DATAIN
PCbranchIN[12] => PCbranch[12]~reg0.DATAIN
PCbranchIN[13] => PCbranch[13]~reg0.DATAIN
PCbranchIN[14] => PCbranch[14]~reg0.DATAIN
PCbranchIN[15] => PCbranch[15]~reg0.DATAIN
PCbranchIN[16] => PCbranch[16]~reg0.DATAIN
PCbranchIN[17] => PCbranch[17]~reg0.DATAIN
PCbranchIN[18] => PCbranch[18]~reg0.DATAIN
PCbranchIN[19] => PCbranch[19]~reg0.DATAIN
PCbranchIN[20] => PCbranch[20]~reg0.DATAIN
PCbranchIN[21] => PCbranch[21]~reg0.DATAIN
PCbranchIN[22] => PCbranch[22]~reg0.DATAIN
PCbranchIN[23] => PCbranch[23]~reg0.DATAIN
PCbranchIN[24] => PCbranch[24]~reg0.DATAIN
PCbranchIN[25] => PCbranch[25]~reg0.DATAIN
PCbranchIN[26] => PCbranch[26]~reg0.DATAIN
PCbranchIN[27] => PCbranch[27]~reg0.DATAIN
PCbranchIN[28] => PCbranch[28]~reg0.DATAIN
PCbranchIN[29] => PCbranch[29]~reg0.DATAIN
PCbranchIN[30] => PCbranch[30]~reg0.DATAIN
PCbranchIN[31] => PCbranch[31]~reg0.DATAIN
saida1IN[0] => saida1[0]~reg0.DATAIN
saida1IN[1] => saida1[1]~reg0.DATAIN
saida1IN[2] => saida1[2]~reg0.DATAIN
saida1IN[3] => saida1[3]~reg0.DATAIN
saida1IN[4] => saida1[4]~reg0.DATAIN
saida1IN[5] => saida1[5]~reg0.DATAIN
saida1IN[6] => saida1[6]~reg0.DATAIN
saida1IN[7] => saida1[7]~reg0.DATAIN
saida1IN[8] => saida1[8]~reg0.DATAIN
saida1IN[9] => saida1[9]~reg0.DATAIN
saida1IN[10] => saida1[10]~reg0.DATAIN
saida1IN[11] => saida1[11]~reg0.DATAIN
saida1IN[12] => saida1[12]~reg0.DATAIN
saida1IN[13] => saida1[13]~reg0.DATAIN
saida1IN[14] => saida1[14]~reg0.DATAIN
saida1IN[15] => saida1[15]~reg0.DATAIN
saida1IN[16] => saida1[16]~reg0.DATAIN
saida1IN[17] => saida1[17]~reg0.DATAIN
saida1IN[18] => saida1[18]~reg0.DATAIN
saida1IN[19] => saida1[19]~reg0.DATAIN
saida1IN[20] => saida1[20]~reg0.DATAIN
saida1IN[21] => saida1[21]~reg0.DATAIN
saida1IN[22] => saida1[22]~reg0.DATAIN
saida1IN[23] => saida1[23]~reg0.DATAIN
saida1IN[24] => saida1[24]~reg0.DATAIN
saida1IN[25] => saida1[25]~reg0.DATAIN
saida1IN[26] => saida1[26]~reg0.DATAIN
saida1IN[27] => saida1[27]~reg0.DATAIN
saida1IN[28] => saida1[28]~reg0.DATAIN
saida1IN[29] => saida1[29]~reg0.DATAIN
saida1IN[30] => saida1[30]~reg0.DATAIN
saida1IN[31] => saida1[31]~reg0.DATAIN
saida2IN[0] => saida2[0]~reg0.DATAIN
saida2IN[1] => saida2[1]~reg0.DATAIN
saida2IN[2] => saida2[2]~reg0.DATAIN
saida2IN[3] => saida2[3]~reg0.DATAIN
saida2IN[4] => saida2[4]~reg0.DATAIN
saida2IN[5] => saida2[5]~reg0.DATAIN
saida2IN[6] => saida2[6]~reg0.DATAIN
saida2IN[7] => saida2[7]~reg0.DATAIN
saida2IN[8] => saida2[8]~reg0.DATAIN
saida2IN[9] => saida2[9]~reg0.DATAIN
saida2IN[10] => saida2[10]~reg0.DATAIN
saida2IN[11] => saida2[11]~reg0.DATAIN
saida2IN[12] => saida2[12]~reg0.DATAIN
saida2IN[13] => saida2[13]~reg0.DATAIN
saida2IN[14] => saida2[14]~reg0.DATAIN
saida2IN[15] => saida2[15]~reg0.DATAIN
saida2IN[16] => saida2[16]~reg0.DATAIN
saida2IN[17] => saida2[17]~reg0.DATAIN
saida2IN[18] => saida2[18]~reg0.DATAIN
saida2IN[19] => saida2[19]~reg0.DATAIN
saida2IN[20] => saida2[20]~reg0.DATAIN
saida2IN[21] => saida2[21]~reg0.DATAIN
saida2IN[22] => saida2[22]~reg0.DATAIN
saida2IN[23] => saida2[23]~reg0.DATAIN
saida2IN[24] => saida2[24]~reg0.DATAIN
saida2IN[25] => saida2[25]~reg0.DATAIN
saida2IN[26] => saida2[26]~reg0.DATAIN
saida2IN[27] => saida2[27]~reg0.DATAIN
saida2IN[28] => saida2[28]~reg0.DATAIN
saida2IN[29] => saida2[29]~reg0.DATAIN
saida2IN[30] => saida2[30]~reg0.DATAIN
saida2IN[31] => saida2[31]~reg0.DATAIN
signImmIN[0] => signImm[0]~reg0.DATAIN
signImmIN[1] => signImm[1]~reg0.DATAIN
signImmIN[2] => signImm[2]~reg0.DATAIN
signImmIN[3] => signImm[3]~reg0.DATAIN
signImmIN[4] => signImm[4]~reg0.DATAIN
signImmIN[5] => signImm[5]~reg0.DATAIN
signImmIN[6] => signImm[6]~reg0.DATAIN
signImmIN[7] => signImm[7]~reg0.DATAIN
signImmIN[8] => signImm[8]~reg0.DATAIN
signImmIN[9] => signImm[9]~reg0.DATAIN
signImmIN[10] => signImm[10]~reg0.DATAIN
signImmIN[11] => signImm[11]~reg0.DATAIN
signImmIN[12] => signImm[12]~reg0.DATAIN
signImmIN[13] => signImm[13]~reg0.DATAIN
signImmIN[14] => signImm[14]~reg0.DATAIN
signImmIN[15] => signImm[15]~reg0.DATAIN
signImmIN[16] => signImm[16]~reg0.DATAIN
signImmIN[17] => signImm[17]~reg0.DATAIN
signImmIN[18] => signImm[18]~reg0.DATAIN
signImmIN[19] => signImm[19]~reg0.DATAIN
signImmIN[20] => signImm[20]~reg0.DATAIN
signImmIN[21] => signImm[21]~reg0.DATAIN
signImmIN[22] => signImm[22]~reg0.DATAIN
signImmIN[23] => signImm[23]~reg0.DATAIN
signImmIN[24] => signImm[24]~reg0.DATAIN
signImmIN[25] => signImm[25]~reg0.DATAIN
signImmIN[26] => signImm[26]~reg0.DATAIN
signImmIN[27] => signImm[27]~reg0.DATAIN
signImmIN[28] => signImm[28]~reg0.DATAIN
signImmIN[29] => signImm[29]~reg0.DATAIN
signImmIN[30] => signImm[30]~reg0.DATAIN
signImmIN[31] => signImm[31]~reg0.DATAIN
instr[0] => instrAUX[0]~reg0.DATAIN
instr[1] => instrAUX[1]~reg0.DATAIN
instr[2] => instrAUX[2]~reg0.DATAIN
instr[3] => instrAUX[3]~reg0.DATAIN
instr[4] => instrAUX[4]~reg0.DATAIN
instr[5] => instrAUX[5]~reg0.DATAIN
instr[6] => instrAUX[6]~reg0.DATAIN
instr[7] => instrAUX[7]~reg0.DATAIN
instr[8] => instrAUX[8]~reg0.DATAIN
instr[9] => instrAUX[9]~reg0.DATAIN
instr[10] => instrAUX[10]~reg0.DATAIN
instr[11] => instrAUX[11]~reg0.DATAIN
instr[12] => instrAUX[12]~reg0.DATAIN
instr[13] => instrAUX[13]~reg0.DATAIN
instr[14] => instrAUX[14]~reg0.DATAIN
instr[15] => instrAUX[15]~reg0.DATAIN
instr[16] => instrAUX[16]~reg0.DATAIN
instr[17] => instrAUX[17]~reg0.DATAIN
instr[18] => instrAUX[18]~reg0.DATAIN
instr[19] => instrAUX[19]~reg0.DATAIN
instr[20] => instrAUX[20]~reg0.DATAIN
instr[21] => instrAUX[21]~reg0.DATAIN
instr[22] => instrAUX[22]~reg0.DATAIN
instr[23] => instrAUX[23]~reg0.DATAIN
instr[24] => instrAUX[24]~reg0.DATAIN
instr[25] => instrAUX[25]~reg0.DATAIN
instr[26] => instrAUX[26]~reg0.DATAIN
instr[27] => instrAUX[27]~reg0.DATAIN
instr[28] => instrAUX[28]~reg0.DATAIN
instr[29] => instrAUX[29]~reg0.DATAIN
instr[30] => instrAUX[30]~reg0.DATAIN
instr[31] => instrAUX[31]~reg0.DATAIN
ula_ctr[0] <= ula_ctr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ula_ctr[1] <= ula_ctr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ula_ctr[2] <= ula_ctr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ula_ctr[3] <= ula_ctr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LeMem <= LeMem~reg0.DB_MAX_OUTPUT_PORT_TYPE
EscreveMem <= EscreveMem~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemparaReg <= MemparaReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
OrigPC <= OrigPC~reg0.DB_MAX_OUTPUT_PORT_TYPE
OrigAALU <= OrigAALU~reg0.DB_MAX_OUTPUT_PORT_TYPE
EscreveRegFwd <= EscreveRegFwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= RegDst~reg0.DB_MAX_OUTPUT_PORT_TYPE
isShift <= isShift~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[0] <= PCbranch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[1] <= PCbranch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[2] <= PCbranch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[3] <= PCbranch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[4] <= PCbranch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[5] <= PCbranch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[6] <= PCbranch[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[7] <= PCbranch[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[8] <= PCbranch[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[9] <= PCbranch[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[10] <= PCbranch[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[11] <= PCbranch[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[12] <= PCbranch[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[13] <= PCbranch[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[14] <= PCbranch[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[15] <= PCbranch[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[16] <= PCbranch[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[17] <= PCbranch[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[18] <= PCbranch[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[19] <= PCbranch[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[20] <= PCbranch[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[21] <= PCbranch[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[22] <= PCbranch[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[23] <= PCbranch[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[24] <= PCbranch[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[25] <= PCbranch[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[26] <= PCbranch[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[27] <= PCbranch[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[28] <= PCbranch[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[29] <= PCbranch[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[30] <= PCbranch[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCbranch[31] <= PCbranch[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida1[0] <= saida1[0].DB_MAX_OUTPUT_PORT_TYPE
saida1[1] <= saida1[1].DB_MAX_OUTPUT_PORT_TYPE
saida1[2] <= saida1[2].DB_MAX_OUTPUT_PORT_TYPE
saida1[3] <= saida1[3].DB_MAX_OUTPUT_PORT_TYPE
saida1[4] <= saida1[4].DB_MAX_OUTPUT_PORT_TYPE
saida1[5] <= saida1[5].DB_MAX_OUTPUT_PORT_TYPE
saida1[6] <= saida1[6].DB_MAX_OUTPUT_PORT_TYPE
saida1[7] <= saida1[7].DB_MAX_OUTPUT_PORT_TYPE
saida1[8] <= saida1[8].DB_MAX_OUTPUT_PORT_TYPE
saida1[9] <= saida1[9].DB_MAX_OUTPUT_PORT_TYPE
saida1[10] <= saida1[10].DB_MAX_OUTPUT_PORT_TYPE
saida1[11] <= saida1[11].DB_MAX_OUTPUT_PORT_TYPE
saida1[12] <= saida1[12].DB_MAX_OUTPUT_PORT_TYPE
saida1[13] <= saida1[13].DB_MAX_OUTPUT_PORT_TYPE
saida1[14] <= saida1[14].DB_MAX_OUTPUT_PORT_TYPE
saida1[15] <= saida1[15].DB_MAX_OUTPUT_PORT_TYPE
saida1[16] <= saida1[16].DB_MAX_OUTPUT_PORT_TYPE
saida1[17] <= saida1[17].DB_MAX_OUTPUT_PORT_TYPE
saida1[18] <= saida1[18].DB_MAX_OUTPUT_PORT_TYPE
saida1[19] <= saida1[19].DB_MAX_OUTPUT_PORT_TYPE
saida1[20] <= saida1[20].DB_MAX_OUTPUT_PORT_TYPE
saida1[21] <= saida1[21].DB_MAX_OUTPUT_PORT_TYPE
saida1[22] <= saida1[22].DB_MAX_OUTPUT_PORT_TYPE
saida1[23] <= saida1[23].DB_MAX_OUTPUT_PORT_TYPE
saida1[24] <= saida1[24].DB_MAX_OUTPUT_PORT_TYPE
saida1[25] <= saida1[25].DB_MAX_OUTPUT_PORT_TYPE
saida1[26] <= saida1[26].DB_MAX_OUTPUT_PORT_TYPE
saida1[27] <= saida1[27].DB_MAX_OUTPUT_PORT_TYPE
saida1[28] <= saida1[28].DB_MAX_OUTPUT_PORT_TYPE
saida1[29] <= saida1[29].DB_MAX_OUTPUT_PORT_TYPE
saida1[30] <= saida1[30].DB_MAX_OUTPUT_PORT_TYPE
saida1[31] <= saida1[31].DB_MAX_OUTPUT_PORT_TYPE
saida2[0] <= saida2[0].DB_MAX_OUTPUT_PORT_TYPE
saida2[1] <= saida2[1].DB_MAX_OUTPUT_PORT_TYPE
saida2[2] <= saida2[2].DB_MAX_OUTPUT_PORT_TYPE
saida2[3] <= saida2[3].DB_MAX_OUTPUT_PORT_TYPE
saida2[4] <= saida2[4].DB_MAX_OUTPUT_PORT_TYPE
saida2[5] <= saida2[5].DB_MAX_OUTPUT_PORT_TYPE
saida2[6] <= saida2[6].DB_MAX_OUTPUT_PORT_TYPE
saida2[7] <= saida2[7].DB_MAX_OUTPUT_PORT_TYPE
saida2[8] <= saida2[8].DB_MAX_OUTPUT_PORT_TYPE
saida2[9] <= saida2[9].DB_MAX_OUTPUT_PORT_TYPE
saida2[10] <= saida2[10].DB_MAX_OUTPUT_PORT_TYPE
saida2[11] <= saida2[11].DB_MAX_OUTPUT_PORT_TYPE
saida2[12] <= saida2[12].DB_MAX_OUTPUT_PORT_TYPE
saida2[13] <= saida2[13].DB_MAX_OUTPUT_PORT_TYPE
saida2[14] <= saida2[14].DB_MAX_OUTPUT_PORT_TYPE
saida2[15] <= saida2[15].DB_MAX_OUTPUT_PORT_TYPE
saida2[16] <= saida2[16].DB_MAX_OUTPUT_PORT_TYPE
saida2[17] <= saida2[17].DB_MAX_OUTPUT_PORT_TYPE
saida2[18] <= saida2[18].DB_MAX_OUTPUT_PORT_TYPE
saida2[19] <= saida2[19].DB_MAX_OUTPUT_PORT_TYPE
saida2[20] <= saida2[20].DB_MAX_OUTPUT_PORT_TYPE
saida2[21] <= saida2[21].DB_MAX_OUTPUT_PORT_TYPE
saida2[22] <= saida2[22].DB_MAX_OUTPUT_PORT_TYPE
saida2[23] <= saida2[23].DB_MAX_OUTPUT_PORT_TYPE
saida2[24] <= saida2[24].DB_MAX_OUTPUT_PORT_TYPE
saida2[25] <= saida2[25].DB_MAX_OUTPUT_PORT_TYPE
saida2[26] <= saida2[26].DB_MAX_OUTPUT_PORT_TYPE
saida2[27] <= saida2[27].DB_MAX_OUTPUT_PORT_TYPE
saida2[28] <= saida2[28].DB_MAX_OUTPUT_PORT_TYPE
saida2[29] <= saida2[29].DB_MAX_OUTPUT_PORT_TYPE
saida2[30] <= saida2[30].DB_MAX_OUTPUT_PORT_TYPE
saida2[31] <= saida2[31].DB_MAX_OUTPUT_PORT_TYPE
signImm[0] <= signImm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[1] <= signImm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[2] <= signImm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[3] <= signImm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[4] <= signImm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[5] <= signImm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[6] <= signImm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[7] <= signImm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[8] <= signImm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[9] <= signImm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[10] <= signImm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[11] <= signImm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[12] <= signImm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[13] <= signImm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[14] <= signImm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[15] <= signImm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[16] <= signImm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[17] <= signImm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[18] <= signImm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[19] <= signImm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[20] <= signImm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[21] <= signImm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[22] <= signImm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[23] <= signImm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[24] <= signImm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[25] <= signImm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[26] <= signImm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[27] <= signImm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[28] <= signImm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[29] <= signImm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[30] <= signImm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signImm[31] <= signImm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instrAUX[0] <= instrAUX[0].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[1] <= instrAUX[1].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[2] <= instrAUX[2].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[3] <= instrAUX[3].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[4] <= instrAUX[4].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[5] <= instrAUX[5].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[6] <= instrAUX[6].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[7] <= instrAUX[7].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[8] <= instrAUX[8].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[9] <= instrAUX[9].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[10] <= instrAUX[10].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[11] <= instrAUX[11].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[12] <= instrAUX[12].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[13] <= instrAUX[13].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[14] <= instrAUX[14].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[15] <= instrAUX[15].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[16] <= instrAUX[16].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[17] <= instrAUX[17].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[18] <= instrAUX[18].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[19] <= instrAUX[19].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[20] <= instrAUX[20].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[21] <= instrAUX[21].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[22] <= instrAUX[22].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[23] <= instrAUX[23].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[24] <= instrAUX[24].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[25] <= instrAUX[25].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[26] <= instrAUX[26].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[27] <= instrAUX[27].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[28] <= instrAUX[28].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[29] <= instrAUX[29].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[30] <= instrAUX[30].DB_MAX_OUTPUT_PORT_TYPE
instrAUX[31] <= instrAUX[31].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|EXECUTE:PIP3
clk => EX_MEM:EXMEM.clk
rst => EX_MEM:EXMEM.rst
instr[0] => ~NO_FANOUT~
instr[1] => ~NO_FANOUT~
instr[2] => ~NO_FANOUT~
instr[3] => ~NO_FANOUT~
instr[4] => ~NO_FANOUT~
instr[5] => ~NO_FANOUT~
instr[6] => ~NO_FANOUT~
instr[7] => ~NO_FANOUT~
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => MUX_5bits:MUXRegDst.IN1[0]
instr[12] => MUX_5bits:MUXRegDst.IN1[1]
instr[13] => MUX_5bits:MUXRegDst.IN1[2]
instr[14] => MUX_5bits:MUXRegDst.IN1[3]
instr[15] => MUX_5bits:MUXRegDst.IN1[4]
instr[16] => MUX_5bits:MUXRegDst.IN0[0]
instr[17] => MUX_5bits:MUXRegDst.IN0[1]
instr[18] => MUX_5bits:MUXRegDst.IN0[2]
instr[19] => MUX_5bits:MUXRegDst.IN0[3]
instr[20] => MUX_5bits:MUXRegDst.IN0[4]
instr[21] => ~NO_FANOUT~
instr[22] => ~NO_FANOUT~
instr[23] => ~NO_FANOUT~
instr[24] => ~NO_FANOUT~
instr[25] => ~NO_FANOUT~
instr[26] => ~NO_FANOUT~
instr[27] => ~NO_FANOUT~
instr[28] => ~NO_FANOUT~
instr[29] => ~NO_FANOUT~
instr[30] => ~NO_FANOUT~
instr[31] => ~NO_FANOUT~
ula_ctr[0] => ulaMIPS:ULA.opcode[0]
ula_ctr[1] => ulaMIPS:ULA.opcode[1]
ula_ctr[2] => ulaMIPS:ULA.opcode[2]
ula_ctr[3] => ulaMIPS:ULA.opcode[3]
saida1[0] => MUX_2:MUX1.IN0[0]
saida1[1] => MUX_2:MUX1.IN0[1]
saida1[2] => MUX_2:MUX1.IN0[2]
saida1[3] => MUX_2:MUX1.IN0[3]
saida1[4] => MUX_2:MUX1.IN0[4]
saida1[5] => MUX_2:MUX1.IN0[5]
saida1[6] => MUX_2:MUX1.IN0[6]
saida1[7] => MUX_2:MUX1.IN0[7]
saida1[8] => MUX_2:MUX1.IN0[8]
saida1[9] => MUX_2:MUX1.IN0[9]
saida1[10] => MUX_2:MUX1.IN0[10]
saida1[11] => MUX_2:MUX1.IN0[11]
saida1[12] => MUX_2:MUX1.IN0[12]
saida1[13] => MUX_2:MUX1.IN0[13]
saida1[14] => MUX_2:MUX1.IN0[14]
saida1[15] => MUX_2:MUX1.IN0[15]
saida1[16] => MUX_2:MUX1.IN0[16]
saida1[17] => MUX_2:MUX1.IN0[17]
saida1[18] => MUX_2:MUX1.IN0[18]
saida1[19] => MUX_2:MUX1.IN0[19]
saida1[20] => MUX_2:MUX1.IN0[20]
saida1[21] => MUX_2:MUX1.IN0[21]
saida1[22] => MUX_2:MUX1.IN0[22]
saida1[23] => MUX_2:MUX1.IN0[23]
saida1[24] => MUX_2:MUX1.IN0[24]
saida1[25] => MUX_2:MUX1.IN0[25]
saida1[26] => MUX_2:MUX1.IN0[26]
saida1[27] => MUX_2:MUX1.IN0[27]
saida1[28] => MUX_2:MUX1.IN0[28]
saida1[29] => MUX_2:MUX1.IN0[29]
saida1[30] => MUX_2:MUX1.IN0[30]
saida1[31] => MUX_2:MUX1.IN0[31]
saida2[0] => MUX_2:MUX2.IN0[0]
saida2[0] => EX_MEM:EXMEM.saida2[0]
saida2[1] => MUX_2:MUX2.IN0[1]
saida2[1] => EX_MEM:EXMEM.saida2[1]
saida2[2] => MUX_2:MUX2.IN0[2]
saida2[2] => EX_MEM:EXMEM.saida2[2]
saida2[3] => MUX_2:MUX2.IN0[3]
saida2[3] => EX_MEM:EXMEM.saida2[3]
saida2[4] => MUX_2:MUX2.IN0[4]
saida2[4] => EX_MEM:EXMEM.saida2[4]
saida2[5] => MUX_2:MUX2.IN0[5]
saida2[5] => EX_MEM:EXMEM.saida2[5]
saida2[6] => MUX_2:MUX2.IN0[6]
saida2[6] => EX_MEM:EXMEM.saida2[6]
saida2[7] => MUX_2:MUX2.IN0[7]
saida2[7] => EX_MEM:EXMEM.saida2[7]
saida2[8] => MUX_2:MUX2.IN0[8]
saida2[8] => EX_MEM:EXMEM.saida2[8]
saida2[9] => MUX_2:MUX2.IN0[9]
saida2[9] => EX_MEM:EXMEM.saida2[9]
saida2[10] => MUX_2:MUX2.IN0[10]
saida2[10] => EX_MEM:EXMEM.saida2[10]
saida2[11] => MUX_2:MUX2.IN0[11]
saida2[11] => EX_MEM:EXMEM.saida2[11]
saida2[12] => MUX_2:MUX2.IN0[12]
saida2[12] => EX_MEM:EXMEM.saida2[12]
saida2[13] => MUX_2:MUX2.IN0[13]
saida2[13] => EX_MEM:EXMEM.saida2[13]
saida2[14] => MUX_2:MUX2.IN0[14]
saida2[14] => EX_MEM:EXMEM.saida2[14]
saida2[15] => MUX_2:MUX2.IN0[15]
saida2[15] => EX_MEM:EXMEM.saida2[15]
saida2[16] => MUX_2:MUX2.IN0[16]
saida2[16] => EX_MEM:EXMEM.saida2[16]
saida2[17] => MUX_2:MUX2.IN0[17]
saida2[17] => EX_MEM:EXMEM.saida2[17]
saida2[18] => MUX_2:MUX2.IN0[18]
saida2[18] => EX_MEM:EXMEM.saida2[18]
saida2[19] => MUX_2:MUX2.IN0[19]
saida2[19] => EX_MEM:EXMEM.saida2[19]
saida2[20] => MUX_2:MUX2.IN0[20]
saida2[20] => EX_MEM:EXMEM.saida2[20]
saida2[21] => MUX_2:MUX2.IN0[21]
saida2[21] => EX_MEM:EXMEM.saida2[21]
saida2[22] => MUX_2:MUX2.IN0[22]
saida2[22] => EX_MEM:EXMEM.saida2[22]
saida2[23] => MUX_2:MUX2.IN0[23]
saida2[23] => EX_MEM:EXMEM.saida2[23]
saida2[24] => MUX_2:MUX2.IN0[24]
saida2[24] => EX_MEM:EXMEM.saida2[24]
saida2[25] => MUX_2:MUX2.IN0[25]
saida2[25] => EX_MEM:EXMEM.saida2[25]
saida2[26] => MUX_2:MUX2.IN0[26]
saida2[26] => EX_MEM:EXMEM.saida2[26]
saida2[27] => MUX_2:MUX2.IN0[27]
saida2[27] => EX_MEM:EXMEM.saida2[27]
saida2[28] => MUX_2:MUX2.IN0[28]
saida2[28] => EX_MEM:EXMEM.saida2[28]
saida2[29] => MUX_2:MUX2.IN0[29]
saida2[29] => EX_MEM:EXMEM.saida2[29]
saida2[30] => MUX_2:MUX2.IN0[30]
saida2[30] => EX_MEM:EXMEM.saida2[30]
saida2[31] => MUX_2:MUX2.IN0[31]
saida2[31] => EX_MEM:EXMEM.saida2[31]
imm32[0] => MUX_2:MUX1.IN1[0]
imm32[0] => MUX_2:MUX2.IN1[0]
imm32[1] => MUX_2:MUX1.IN1[1]
imm32[1] => MUX_2:MUX2.IN1[1]
imm32[2] => MUX_2:MUX1.IN1[2]
imm32[2] => MUX_2:MUX2.IN1[2]
imm32[3] => MUX_2:MUX1.IN1[3]
imm32[3] => MUX_2:MUX2.IN1[3]
imm32[4] => MUX_2:MUX1.IN1[4]
imm32[4] => MUX_2:MUX2.IN1[4]
imm32[5] => MUX_2:MUX1.IN1[5]
imm32[5] => MUX_2:MUX2.IN1[5]
imm32[6] => MUX_2:MUX1.IN1[6]
imm32[6] => MUX_2:MUX2.IN1[6]
imm32[7] => MUX_2:MUX1.IN1[7]
imm32[7] => MUX_2:MUX2.IN1[7]
imm32[8] => MUX_2:MUX1.IN1[8]
imm32[8] => MUX_2:MUX2.IN1[8]
imm32[9] => MUX_2:MUX1.IN1[9]
imm32[9] => MUX_2:MUX2.IN1[9]
imm32[10] => MUX_2:MUX1.IN1[10]
imm32[10] => MUX_2:MUX2.IN1[10]
imm32[11] => MUX_2:MUX1.IN1[11]
imm32[11] => MUX_2:MUX2.IN1[11]
imm32[12] => MUX_2:MUX1.IN1[12]
imm32[12] => MUX_2:MUX2.IN1[12]
imm32[13] => MUX_2:MUX1.IN1[13]
imm32[13] => MUX_2:MUX2.IN1[13]
imm32[14] => MUX_2:MUX1.IN1[14]
imm32[14] => MUX_2:MUX2.IN1[14]
imm32[15] => MUX_2:MUX1.IN1[15]
imm32[15] => MUX_2:MUX2.IN1[15]
imm32[16] => MUX_2:MUX1.IN1[16]
imm32[16] => MUX_2:MUX2.IN1[16]
imm32[17] => MUX_2:MUX1.IN1[17]
imm32[17] => MUX_2:MUX2.IN1[17]
imm32[18] => MUX_2:MUX1.IN1[18]
imm32[18] => MUX_2:MUX2.IN1[18]
imm32[19] => MUX_2:MUX1.IN1[19]
imm32[19] => MUX_2:MUX2.IN1[19]
imm32[20] => MUX_2:MUX1.IN1[20]
imm32[20] => MUX_2:MUX2.IN1[20]
imm32[21] => MUX_2:MUX1.IN1[21]
imm32[21] => MUX_2:MUX2.IN1[21]
imm32[22] => MUX_2:MUX1.IN1[22]
imm32[22] => MUX_2:MUX2.IN1[22]
imm32[23] => MUX_2:MUX1.IN1[23]
imm32[23] => MUX_2:MUX2.IN1[23]
imm32[24] => MUX_2:MUX1.IN1[24]
imm32[24] => MUX_2:MUX2.IN1[24]
imm32[25] => MUX_2:MUX1.IN1[25]
imm32[25] => MUX_2:MUX2.IN1[25]
imm32[26] => MUX_2:MUX1.IN1[26]
imm32[26] => MUX_2:MUX2.IN1[26]
imm32[27] => MUX_2:MUX1.IN1[27]
imm32[27] => MUX_2:MUX2.IN1[27]
imm32[28] => MUX_2:MUX1.IN1[28]
imm32[28] => MUX_2:MUX2.IN1[28]
imm32[29] => MUX_2:MUX1.IN1[29]
imm32[29] => MUX_2:MUX2.IN1[29]
imm32[30] => MUX_2:MUX1.IN1[30]
imm32[30] => MUX_2:MUX2.IN1[30]
imm32[31] => MUX_2:MUX1.IN1[31]
imm32[31] => MUX_2:MUX2.IN1[31]
RegDst => MUX_5bits:MUXRegDst.sel
EscreveMemFwd => EX_MEM:EXMEM.EscreveMemFwd
MemparaRegIN => EX_MEM:EXMEM.MemparaRegIN
EscreveRegIN => EX_MEM:EXMEM.EscreveRegIN
WriData[0] => ~NO_FANOUT~
WriData[1] => ~NO_FANOUT~
WriData[2] => ~NO_FANOUT~
WriData[3] => ~NO_FANOUT~
WriData[4] => ~NO_FANOUT~
WriData[5] => ~NO_FANOUT~
WriData[6] => ~NO_FANOUT~
WriData[7] => ~NO_FANOUT~
WriData[8] => ~NO_FANOUT~
WriData[9] => ~NO_FANOUT~
WriData[10] => ~NO_FANOUT~
WriData[11] => ~NO_FANOUT~
WriData[12] => ~NO_FANOUT~
WriData[13] => ~NO_FANOUT~
WriData[14] => ~NO_FANOUT~
WriData[15] => ~NO_FANOUT~
WriData[16] => ~NO_FANOUT~
WriData[17] => ~NO_FANOUT~
WriData[18] => ~NO_FANOUT~
WriData[19] => ~NO_FANOUT~
WriData[20] => ~NO_FANOUT~
WriData[21] => ~NO_FANOUT~
WriData[22] => ~NO_FANOUT~
WriData[23] => ~NO_FANOUT~
WriData[24] => ~NO_FANOUT~
WriData[25] => ~NO_FANOUT~
WriData[26] => ~NO_FANOUT~
WriData[27] => ~NO_FANOUT~
WriData[28] => ~NO_FANOUT~
WriData[29] => ~NO_FANOUT~
WriData[30] => ~NO_FANOUT~
WriData[31] => ~NO_FANOUT~
OrigAALU => MUX_2:MUX2.sel
isShift => MUX_2:MUX1.sel
ResultULA[0] <= EX_MEM:EXMEM.ResultULA[0]
ResultULA[1] <= EX_MEM:EXMEM.ResultULA[1]
ResultULA[2] <= EX_MEM:EXMEM.ResultULA[2]
ResultULA[3] <= EX_MEM:EXMEM.ResultULA[3]
ResultULA[4] <= EX_MEM:EXMEM.ResultULA[4]
ResultULA[5] <= EX_MEM:EXMEM.ResultULA[5]
ResultULA[6] <= EX_MEM:EXMEM.ResultULA[6]
ResultULA[7] <= EX_MEM:EXMEM.ResultULA[7]
ResultULA[8] <= EX_MEM:EXMEM.ResultULA[8]
ResultULA[9] <= EX_MEM:EXMEM.ResultULA[9]
ResultULA[10] <= EX_MEM:EXMEM.ResultULA[10]
ResultULA[11] <= EX_MEM:EXMEM.ResultULA[11]
ResultULA[12] <= EX_MEM:EXMEM.ResultULA[12]
ResultULA[13] <= EX_MEM:EXMEM.ResultULA[13]
ResultULA[14] <= EX_MEM:EXMEM.ResultULA[14]
ResultULA[15] <= EX_MEM:EXMEM.ResultULA[15]
ResultULA[16] <= EX_MEM:EXMEM.ResultULA[16]
ResultULA[17] <= EX_MEM:EXMEM.ResultULA[17]
ResultULA[18] <= EX_MEM:EXMEM.ResultULA[18]
ResultULA[19] <= EX_MEM:EXMEM.ResultULA[19]
ResultULA[20] <= EX_MEM:EXMEM.ResultULA[20]
ResultULA[21] <= EX_MEM:EXMEM.ResultULA[21]
ResultULA[22] <= EX_MEM:EXMEM.ResultULA[22]
ResultULA[23] <= EX_MEM:EXMEM.ResultULA[23]
ResultULA[24] <= EX_MEM:EXMEM.ResultULA[24]
ResultULA[25] <= EX_MEM:EXMEM.ResultULA[25]
ResultULA[26] <= EX_MEM:EXMEM.ResultULA[26]
ResultULA[27] <= EX_MEM:EXMEM.ResultULA[27]
ResultULA[28] <= EX_MEM:EXMEM.ResultULA[28]
ResultULA[29] <= EX_MEM:EXMEM.ResultULA[29]
ResultULA[30] <= EX_MEM:EXMEM.ResultULA[30]
ResultULA[31] <= EX_MEM:EXMEM.ResultULA[31]
wrtData[0] <= EX_MEM:EXMEM.wrtData[0]
wrtData[1] <= EX_MEM:EXMEM.wrtData[1]
wrtData[2] <= EX_MEM:EXMEM.wrtData[2]
wrtData[3] <= EX_MEM:EXMEM.wrtData[3]
wrtData[4] <= EX_MEM:EXMEM.wrtData[4]
wrtData[5] <= EX_MEM:EXMEM.wrtData[5]
wrtData[6] <= EX_MEM:EXMEM.wrtData[6]
wrtData[7] <= EX_MEM:EXMEM.wrtData[7]
wrtData[8] <= EX_MEM:EXMEM.wrtData[8]
wrtData[9] <= EX_MEM:EXMEM.wrtData[9]
wrtData[10] <= EX_MEM:EXMEM.wrtData[10]
wrtData[11] <= EX_MEM:EXMEM.wrtData[11]
wrtData[12] <= EX_MEM:EXMEM.wrtData[12]
wrtData[13] <= EX_MEM:EXMEM.wrtData[13]
wrtData[14] <= EX_MEM:EXMEM.wrtData[14]
wrtData[15] <= EX_MEM:EXMEM.wrtData[15]
wrtData[16] <= EX_MEM:EXMEM.wrtData[16]
wrtData[17] <= EX_MEM:EXMEM.wrtData[17]
wrtData[18] <= EX_MEM:EXMEM.wrtData[18]
wrtData[19] <= EX_MEM:EXMEM.wrtData[19]
wrtData[20] <= EX_MEM:EXMEM.wrtData[20]
wrtData[21] <= EX_MEM:EXMEM.wrtData[21]
wrtData[22] <= EX_MEM:EXMEM.wrtData[22]
wrtData[23] <= EX_MEM:EXMEM.wrtData[23]
wrtData[24] <= EX_MEM:EXMEM.wrtData[24]
wrtData[25] <= EX_MEM:EXMEM.wrtData[25]
wrtData[26] <= EX_MEM:EXMEM.wrtData[26]
wrtData[27] <= EX_MEM:EXMEM.wrtData[27]
wrtData[28] <= EX_MEM:EXMEM.wrtData[28]
wrtData[29] <= EX_MEM:EXMEM.wrtData[29]
wrtData[30] <= EX_MEM:EXMEM.wrtData[30]
wrtData[31] <= EX_MEM:EXMEM.wrtData[31]
vai <= EX_MEM:EXMEM.vai
zero <= EX_MEM:EXMEM.zero
ovfl <= EX_MEM:EXMEM.ovfl
EscreveMem <= EX_MEM:EXMEM.EscreveMem
MemparaRegOUT <= EX_MEM:EXMEM.MemparaRegOUT
EscreveRegOUT <= EX_MEM:EXMEM.EscreveRegOUT
fwdWrtReg1[0] <= EX_MEM:EXMEM.fwdWrtReg1[0]
fwdWrtReg1[1] <= EX_MEM:EXMEM.fwdWrtReg1[1]
fwdWrtReg1[2] <= EX_MEM:EXMEM.fwdWrtReg1[2]
fwdWrtReg1[3] <= EX_MEM:EXMEM.fwdWrtReg1[3]
fwdWrtReg1[4] <= EX_MEM:EXMEM.fwdWrtReg1[4]


|pipeline|EXECUTE:PIP3|MUX_2:MUX1
IN0[0] => S.DATAB
IN0[1] => S.DATAB
IN0[2] => S.DATAB
IN0[3] => S.DATAB
IN0[4] => S.DATAB
IN0[5] => S.DATAB
IN0[6] => S.DATAB
IN0[7] => S.DATAB
IN0[8] => S.DATAB
IN0[9] => S.DATAB
IN0[10] => S.DATAB
IN0[11] => S.DATAB
IN0[12] => S.DATAB
IN0[13] => S.DATAB
IN0[14] => S.DATAB
IN0[15] => S.DATAB
IN0[16] => S.DATAB
IN0[17] => S.DATAB
IN0[18] => S.DATAB
IN0[19] => S.DATAB
IN0[20] => S.DATAB
IN0[21] => S.DATAB
IN0[22] => S.DATAB
IN0[23] => S.DATAB
IN0[24] => S.DATAB
IN0[25] => S.DATAB
IN0[26] => S.DATAB
IN0[27] => S.DATAB
IN0[28] => S.DATAB
IN0[29] => S.DATAB
IN0[30] => S.DATAB
IN0[31] => S.DATAB
IN1[0] => S.DATAA
IN1[1] => S.DATAA
IN1[2] => S.DATAA
IN1[3] => S.DATAA
IN1[4] => S.DATAA
IN1[5] => S.DATAA
IN1[6] => S.DATAA
IN1[7] => S.DATAA
IN1[8] => S.DATAA
IN1[9] => S.DATAA
IN1[10] => S.DATAA
IN1[11] => S.DATAA
IN1[12] => S.DATAA
IN1[13] => S.DATAA
IN1[14] => S.DATAA
IN1[15] => S.DATAA
IN1[16] => S.DATAA
IN1[17] => S.DATAA
IN1[18] => S.DATAA
IN1[19] => S.DATAA
IN1[20] => S.DATAA
IN1[21] => S.DATAA
IN1[22] => S.DATAA
IN1[23] => S.DATAA
IN1[24] => S.DATAA
IN1[25] => S.DATAA
IN1[26] => S.DATAA
IN1[27] => S.DATAA
IN1[28] => S.DATAA
IN1[29] => S.DATAA
IN1[30] => S.DATAA
IN1[31] => S.DATAA
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|EXECUTE:PIP3|MUX_2:MUX2
IN0[0] => S.DATAB
IN0[1] => S.DATAB
IN0[2] => S.DATAB
IN0[3] => S.DATAB
IN0[4] => S.DATAB
IN0[5] => S.DATAB
IN0[6] => S.DATAB
IN0[7] => S.DATAB
IN0[8] => S.DATAB
IN0[9] => S.DATAB
IN0[10] => S.DATAB
IN0[11] => S.DATAB
IN0[12] => S.DATAB
IN0[13] => S.DATAB
IN0[14] => S.DATAB
IN0[15] => S.DATAB
IN0[16] => S.DATAB
IN0[17] => S.DATAB
IN0[18] => S.DATAB
IN0[19] => S.DATAB
IN0[20] => S.DATAB
IN0[21] => S.DATAB
IN0[22] => S.DATAB
IN0[23] => S.DATAB
IN0[24] => S.DATAB
IN0[25] => S.DATAB
IN0[26] => S.DATAB
IN0[27] => S.DATAB
IN0[28] => S.DATAB
IN0[29] => S.DATAB
IN0[30] => S.DATAB
IN0[31] => S.DATAB
IN1[0] => S.DATAA
IN1[1] => S.DATAA
IN1[2] => S.DATAA
IN1[3] => S.DATAA
IN1[4] => S.DATAA
IN1[5] => S.DATAA
IN1[6] => S.DATAA
IN1[7] => S.DATAA
IN1[8] => S.DATAA
IN1[9] => S.DATAA
IN1[10] => S.DATAA
IN1[11] => S.DATAA
IN1[12] => S.DATAA
IN1[13] => S.DATAA
IN1[14] => S.DATAA
IN1[15] => S.DATAA
IN1[16] => S.DATAA
IN1[17] => S.DATAA
IN1[18] => S.DATAA
IN1[19] => S.DATAA
IN1[20] => S.DATAA
IN1[21] => S.DATAA
IN1[22] => S.DATAA
IN1[23] => S.DATAA
IN1[24] => S.DATAA
IN1[25] => S.DATAA
IN1[26] => S.DATAA
IN1[27] => S.DATAA
IN1[28] => S.DATAA
IN1[29] => S.DATAA
IN1[30] => S.DATAA
IN1[31] => S.DATAA
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|EXECUTE:PIP3|ulaMIPS:ULA
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[0] => Mux16.IN19
opcode[0] => Mux17.IN19
opcode[0] => Mux18.IN19
opcode[0] => Mux19.IN19
opcode[0] => Mux20.IN19
opcode[0] => Mux21.IN19
opcode[0] => Mux22.IN19
opcode[0] => Mux23.IN19
opcode[0] => Mux24.IN19
opcode[0] => Mux25.IN19
opcode[0] => Mux26.IN19
opcode[0] => Mux27.IN19
opcode[0] => Mux28.IN19
opcode[0] => Mux29.IN19
opcode[0] => Mux30.IN19
opcode[0] => Mux31.IN19
opcode[0] => Mux32.IN19
opcode[0] => Mux40.IN19
opcode[0] => Mux41.IN19
opcode[0] => Mux54.IN19
opcode[0] => Mux53.IN19
opcode[0] => Mux52.IN19
opcode[0] => Mux51.IN19
opcode[0] => Mux50.IN19
opcode[0] => Mux49.IN19
opcode[0] => Mux48.IN19
opcode[0] => Mux47.IN19
opcode[0] => Mux46.IN19
opcode[0] => Mux45.IN19
opcode[0] => Mux44.IN19
opcode[0] => Mux43.IN19
opcode[0] => Mux42.IN19
opcode[0] => Mux39.IN19
opcode[0] => Mux38.IN19
opcode[0] => Mux37.IN19
opcode[0] => Mux36.IN19
opcode[0] => Mux35.IN19
opcode[0] => Mux34.IN19
opcode[0] => Mux33.IN19
opcode[0] => Mux0.IN19
opcode[0] => Mux55.IN19
opcode[0] => Mux56.IN19
opcode[0] => Mux57.IN19
opcode[0] => Mux58.IN19
opcode[0] => Mux59.IN19
opcode[0] => Mux60.IN19
opcode[0] => Mux61.IN19
opcode[0] => Mux62.IN19
opcode[0] => Mux63.IN19
opcode[0] => Mux64.IN19
opcode[0] => Mux65.IN19
opcode[0] => Mux66.IN19
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[1] => Mux16.IN18
opcode[1] => Mux17.IN18
opcode[1] => Mux18.IN18
opcode[1] => Mux19.IN18
opcode[1] => Mux20.IN18
opcode[1] => Mux21.IN18
opcode[1] => Mux22.IN18
opcode[1] => Mux23.IN18
opcode[1] => Mux24.IN18
opcode[1] => Mux25.IN18
opcode[1] => Mux26.IN18
opcode[1] => Mux27.IN18
opcode[1] => Mux28.IN18
opcode[1] => Mux29.IN18
opcode[1] => Mux30.IN18
opcode[1] => Mux31.IN18
opcode[1] => Mux32.IN18
opcode[1] => Mux40.IN18
opcode[1] => Mux41.IN18
opcode[1] => Mux54.IN18
opcode[1] => Mux53.IN18
opcode[1] => Mux52.IN18
opcode[1] => Mux51.IN18
opcode[1] => Mux50.IN18
opcode[1] => Mux49.IN18
opcode[1] => Mux48.IN18
opcode[1] => Mux47.IN18
opcode[1] => Mux46.IN18
opcode[1] => Mux45.IN18
opcode[1] => Mux44.IN18
opcode[1] => Mux43.IN18
opcode[1] => Mux42.IN18
opcode[1] => Mux39.IN18
opcode[1] => Mux38.IN18
opcode[1] => Mux37.IN18
opcode[1] => Mux36.IN18
opcode[1] => Mux35.IN18
opcode[1] => Mux34.IN18
opcode[1] => Mux33.IN18
opcode[1] => Mux0.IN18
opcode[1] => Mux55.IN18
opcode[1] => Mux56.IN18
opcode[1] => Mux57.IN18
opcode[1] => Mux58.IN18
opcode[1] => Mux59.IN18
opcode[1] => Mux60.IN18
opcode[1] => Mux61.IN18
opcode[1] => Mux62.IN18
opcode[1] => Mux63.IN18
opcode[1] => Mux64.IN18
opcode[1] => Mux65.IN18
opcode[1] => Mux66.IN18
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[2] => Mux16.IN17
opcode[2] => Mux17.IN17
opcode[2] => Mux18.IN17
opcode[2] => Mux19.IN17
opcode[2] => Mux20.IN17
opcode[2] => Mux21.IN17
opcode[2] => Mux22.IN17
opcode[2] => Mux23.IN17
opcode[2] => Mux24.IN17
opcode[2] => Mux25.IN17
opcode[2] => Mux26.IN17
opcode[2] => Mux27.IN17
opcode[2] => Mux28.IN17
opcode[2] => Mux29.IN17
opcode[2] => Mux30.IN17
opcode[2] => Mux31.IN17
opcode[2] => Mux32.IN17
opcode[2] => Mux40.IN17
opcode[2] => Mux41.IN17
opcode[2] => Mux54.IN17
opcode[2] => Mux53.IN17
opcode[2] => Mux52.IN17
opcode[2] => Mux51.IN17
opcode[2] => Mux50.IN17
opcode[2] => Mux49.IN17
opcode[2] => Mux48.IN17
opcode[2] => Mux47.IN17
opcode[2] => Mux46.IN17
opcode[2] => Mux45.IN17
opcode[2] => Mux44.IN17
opcode[2] => Mux43.IN17
opcode[2] => Mux42.IN17
opcode[2] => Mux39.IN17
opcode[2] => Mux38.IN17
opcode[2] => Mux37.IN17
opcode[2] => Mux36.IN17
opcode[2] => Mux35.IN17
opcode[2] => Mux34.IN17
opcode[2] => Mux33.IN17
opcode[2] => Mux0.IN17
opcode[2] => Mux55.IN17
opcode[2] => Mux56.IN17
opcode[2] => Mux57.IN17
opcode[2] => Mux58.IN17
opcode[2] => Mux59.IN17
opcode[2] => Mux60.IN17
opcode[2] => Mux61.IN17
opcode[2] => Mux62.IN17
opcode[2] => Mux63.IN17
opcode[2] => Mux64.IN17
opcode[2] => Mux65.IN17
opcode[2] => Mux66.IN17
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
opcode[3] => Mux16.IN16
opcode[3] => Mux17.IN16
opcode[3] => Mux18.IN16
opcode[3] => Mux19.IN16
opcode[3] => Mux20.IN16
opcode[3] => Mux21.IN16
opcode[3] => Mux22.IN16
opcode[3] => Mux23.IN16
opcode[3] => Mux24.IN16
opcode[3] => Mux25.IN16
opcode[3] => Mux26.IN16
opcode[3] => Mux27.IN16
opcode[3] => Mux28.IN16
opcode[3] => Mux29.IN16
opcode[3] => Mux30.IN16
opcode[3] => Mux31.IN16
opcode[3] => Mux32.IN16
opcode[3] => Mux40.IN16
opcode[3] => Mux41.IN16
opcode[3] => Mux54.IN16
opcode[3] => Mux53.IN16
opcode[3] => Mux52.IN16
opcode[3] => Mux51.IN16
opcode[3] => Mux50.IN16
opcode[3] => Mux49.IN16
opcode[3] => Mux48.IN16
opcode[3] => Mux47.IN16
opcode[3] => Mux46.IN16
opcode[3] => Mux45.IN16
opcode[3] => Mux44.IN16
opcode[3] => Mux43.IN16
opcode[3] => Mux42.IN16
opcode[3] => Mux39.IN16
opcode[3] => Mux38.IN16
opcode[3] => Mux37.IN16
opcode[3] => Mux36.IN16
opcode[3] => Mux35.IN16
opcode[3] => Mux34.IN16
opcode[3] => Mux33.IN16
opcode[3] => Mux0.IN16
opcode[3] => Mux55.IN16
opcode[3] => Mux56.IN16
opcode[3] => Mux57.IN16
opcode[3] => Mux58.IN16
opcode[3] => Mux59.IN16
opcode[3] => Mux60.IN16
opcode[3] => Mux61.IN16
opcode[3] => Mux62.IN16
opcode[3] => Mux63.IN16
opcode[3] => Mux64.IN16
opcode[3] => Mux65.IN16
opcode[3] => Mux66.IN16
A[0] => tmp.IN0
A[0] => cout.IN0
A[0] => LessThan0.IN32
A[0] => tmp.IN0
A[0] => tmp.IN0
A[0] => ShiftLeft0.IN32
A[0] => ShiftRight1.IN32
A[0] => ShiftRight2.IN31
A[0] => Add0.IN66
A[0] => cout.IN0
A[1] => tmp.IN0
A[1] => cout.IN0
A[1] => cout.IN0
A[1] => LessThan0.IN31
A[1] => tmp.IN0
A[1] => ShiftLeft0.IN31
A[1] => ShiftRight1.IN31
A[1] => ShiftRight2.IN30
A[1] => Add0.IN65
A[1] => cout.IN0
A[1] => cout.IN1
A[2] => tmp.IN0
A[2] => cout.IN0
A[2] => cout.IN0
A[2] => LessThan0.IN30
A[2] => tmp.IN0
A[2] => ShiftLeft0.IN30
A[2] => ShiftRight1.IN30
A[2] => ShiftRight2.IN29
A[2] => Add0.IN64
A[2] => cout.IN0
A[2] => cout.IN1
A[3] => tmp.IN0
A[3] => cout.IN0
A[3] => cout.IN0
A[3] => LessThan0.IN29
A[3] => tmp.IN0
A[3] => ShiftLeft0.IN29
A[3] => ShiftRight1.IN29
A[3] => ShiftRight2.IN28
A[3] => Add0.IN63
A[3] => cout.IN0
A[3] => cout.IN1
A[4] => tmp.IN0
A[4] => cout.IN0
A[4] => cout.IN0
A[4] => LessThan0.IN28
A[4] => tmp.IN0
A[4] => ShiftLeft0.IN28
A[4] => ShiftRight1.IN28
A[4] => ShiftRight2.IN27
A[4] => Add0.IN62
A[4] => cout.IN0
A[4] => cout.IN1
A[5] => tmp.IN0
A[5] => cout.IN0
A[5] => cout.IN0
A[5] => LessThan0.IN27
A[5] => tmp.IN0
A[5] => ShiftLeft0.IN27
A[5] => ShiftRight1.IN27
A[5] => ShiftRight2.IN26
A[5] => Add0.IN61
A[5] => cout.IN0
A[5] => cout.IN1
A[6] => tmp.IN0
A[6] => cout.IN0
A[6] => cout.IN0
A[6] => LessThan0.IN26
A[6] => tmp.IN0
A[6] => ShiftLeft0.IN26
A[6] => ShiftRight1.IN26
A[6] => ShiftRight2.IN25
A[6] => Add0.IN60
A[6] => cout.IN0
A[6] => cout.IN1
A[7] => tmp.IN0
A[7] => cout.IN0
A[7] => cout.IN0
A[7] => LessThan0.IN25
A[7] => tmp.IN0
A[7] => ShiftLeft0.IN25
A[7] => ShiftRight1.IN25
A[7] => ShiftRight2.IN24
A[7] => Add0.IN59
A[7] => cout.IN0
A[7] => cout.IN1
A[8] => tmp.IN0
A[8] => cout.IN0
A[8] => cout.IN0
A[8] => LessThan0.IN24
A[8] => tmp.IN0
A[8] => ShiftLeft0.IN24
A[8] => ShiftRight1.IN24
A[8] => ShiftRight2.IN23
A[8] => Add0.IN58
A[8] => cout.IN0
A[8] => cout.IN1
A[9] => tmp.IN0
A[9] => cout.IN0
A[9] => cout.IN0
A[9] => LessThan0.IN23
A[9] => tmp.IN0
A[9] => ShiftLeft0.IN23
A[9] => ShiftRight1.IN23
A[9] => ShiftRight2.IN22
A[9] => Add0.IN57
A[9] => cout.IN0
A[9] => cout.IN1
A[10] => tmp.IN0
A[10] => cout.IN0
A[10] => cout.IN0
A[10] => LessThan0.IN22
A[10] => tmp.IN0
A[10] => ShiftLeft0.IN22
A[10] => ShiftRight1.IN22
A[10] => ShiftRight2.IN21
A[10] => Add0.IN56
A[10] => cout.IN0
A[10] => cout.IN1
A[11] => tmp.IN0
A[11] => cout.IN0
A[11] => cout.IN0
A[11] => LessThan0.IN21
A[11] => tmp.IN0
A[11] => ShiftLeft0.IN21
A[11] => ShiftRight1.IN21
A[11] => ShiftRight2.IN20
A[11] => Add0.IN55
A[11] => cout.IN0
A[11] => cout.IN1
A[12] => tmp.IN0
A[12] => cout.IN0
A[12] => cout.IN0
A[12] => LessThan0.IN20
A[12] => tmp.IN0
A[12] => ShiftLeft0.IN20
A[12] => ShiftRight1.IN20
A[12] => ShiftRight2.IN19
A[12] => Add0.IN54
A[12] => cout.IN0
A[12] => cout.IN1
A[13] => tmp.IN0
A[13] => cout.IN0
A[13] => cout.IN0
A[13] => LessThan0.IN19
A[13] => tmp.IN0
A[13] => ShiftLeft0.IN19
A[13] => ShiftRight1.IN19
A[13] => ShiftRight2.IN18
A[13] => Add0.IN53
A[13] => cout.IN0
A[13] => cout.IN1
A[14] => tmp.IN0
A[14] => cout.IN0
A[14] => cout.IN0
A[14] => LessThan0.IN18
A[14] => tmp.IN0
A[14] => ShiftLeft0.IN18
A[14] => ShiftRight1.IN18
A[14] => ShiftRight2.IN17
A[14] => Add0.IN52
A[14] => cout.IN0
A[14] => cout.IN1
A[15] => tmp.IN0
A[15] => cout.IN0
A[15] => cout.IN0
A[15] => LessThan0.IN17
A[15] => tmp.IN0
A[15] => ShiftLeft0.IN17
A[15] => ShiftRight1.IN17
A[15] => ShiftRight2.IN16
A[15] => Add0.IN51
A[15] => cout.IN0
A[15] => cout.IN1
A[16] => tmp.IN0
A[16] => cout.IN0
A[16] => cout.IN0
A[16] => LessThan0.IN16
A[16] => tmp.IN0
A[16] => ShiftLeft0.IN16
A[16] => ShiftRight1.IN16
A[16] => ShiftRight2.IN15
A[16] => Add0.IN50
A[16] => cout.IN0
A[16] => cout.IN1
A[17] => tmp.IN0
A[17] => cout.IN0
A[17] => cout.IN0
A[17] => LessThan0.IN15
A[17] => tmp.IN0
A[17] => ShiftLeft0.IN15
A[17] => ShiftRight1.IN15
A[17] => ShiftRight2.IN14
A[17] => Add0.IN49
A[17] => cout.IN0
A[17] => cout.IN1
A[18] => tmp.IN0
A[18] => cout.IN0
A[18] => cout.IN0
A[18] => LessThan0.IN14
A[18] => tmp.IN0
A[18] => ShiftLeft0.IN14
A[18] => ShiftRight1.IN14
A[18] => ShiftRight2.IN13
A[18] => Add0.IN48
A[18] => cout.IN0
A[18] => cout.IN1
A[19] => tmp.IN0
A[19] => cout.IN0
A[19] => cout.IN0
A[19] => LessThan0.IN13
A[19] => tmp.IN0
A[19] => ShiftLeft0.IN13
A[19] => ShiftRight1.IN13
A[19] => ShiftRight2.IN12
A[19] => Add0.IN47
A[19] => cout.IN0
A[19] => cout.IN1
A[20] => tmp.IN0
A[20] => cout.IN0
A[20] => cout.IN0
A[20] => LessThan0.IN12
A[20] => tmp.IN0
A[20] => ShiftLeft0.IN12
A[20] => ShiftRight1.IN12
A[20] => ShiftRight2.IN11
A[20] => Add0.IN46
A[20] => cout.IN0
A[20] => cout.IN1
A[21] => tmp.IN0
A[21] => cout.IN0
A[21] => cout.IN0
A[21] => LessThan0.IN11
A[21] => tmp.IN0
A[21] => ShiftLeft0.IN11
A[21] => ShiftRight1.IN11
A[21] => ShiftRight2.IN10
A[21] => Add0.IN45
A[21] => cout.IN0
A[21] => cout.IN1
A[22] => tmp.IN0
A[22] => cout.IN0
A[22] => cout.IN0
A[22] => LessThan0.IN10
A[22] => tmp.IN0
A[22] => ShiftLeft0.IN10
A[22] => ShiftRight1.IN10
A[22] => ShiftRight2.IN9
A[22] => Add0.IN44
A[22] => cout.IN0
A[22] => cout.IN1
A[23] => tmp.IN0
A[23] => cout.IN0
A[23] => cout.IN0
A[23] => LessThan0.IN9
A[23] => tmp.IN0
A[23] => ShiftLeft0.IN9
A[23] => ShiftRight1.IN9
A[23] => ShiftRight2.IN8
A[23] => Add0.IN43
A[23] => cout.IN0
A[23] => cout.IN1
A[24] => tmp.IN0
A[24] => cout.IN0
A[24] => cout.IN0
A[24] => LessThan0.IN8
A[24] => tmp.IN0
A[24] => ShiftLeft0.IN8
A[24] => ShiftRight1.IN8
A[24] => ShiftRight2.IN7
A[24] => Add0.IN42
A[24] => cout.IN0
A[24] => cout.IN1
A[25] => tmp.IN0
A[25] => cout.IN0
A[25] => cout.IN0
A[25] => LessThan0.IN7
A[25] => tmp.IN0
A[25] => ShiftLeft0.IN7
A[25] => ShiftRight1.IN7
A[25] => ShiftRight2.IN6
A[25] => Add0.IN41
A[25] => cout.IN0
A[25] => cout.IN1
A[26] => tmp.IN0
A[26] => cout.IN0
A[26] => cout.IN0
A[26] => LessThan0.IN6
A[26] => tmp.IN0
A[26] => ShiftLeft0.IN6
A[26] => ShiftRight1.IN6
A[26] => ShiftRight2.IN5
A[26] => Add0.IN40
A[26] => cout.IN0
A[26] => cout.IN1
A[27] => tmp.IN0
A[27] => cout.IN0
A[27] => cout.IN0
A[27] => LessThan0.IN5
A[27] => tmp.IN0
A[27] => ShiftLeft0.IN5
A[27] => ShiftRight1.IN5
A[27] => ShiftRight2.IN4
A[27] => Add0.IN39
A[27] => cout.IN0
A[27] => cout.IN1
A[28] => tmp.IN0
A[28] => cout.IN0
A[28] => cout.IN0
A[28] => LessThan0.IN4
A[28] => tmp.IN0
A[28] => ShiftLeft0.IN4
A[28] => ShiftRight1.IN4
A[28] => ShiftRight2.IN3
A[28] => Add0.IN38
A[28] => cout.IN0
A[28] => cout.IN1
A[29] => tmp.IN0
A[29] => cout.IN0
A[29] => cout.IN0
A[29] => LessThan0.IN3
A[29] => tmp.IN0
A[29] => ShiftLeft0.IN3
A[29] => ShiftRight1.IN3
A[29] => ShiftRight2.IN2
A[29] => Add0.IN37
A[29] => cout.IN0
A[29] => cout.IN1
A[30] => tmp.IN0
A[30] => cout.IN0
A[30] => cout.IN0
A[30] => LessThan0.IN2
A[30] => tmp.IN0
A[30] => ShiftLeft0.IN2
A[30] => ShiftRight1.IN2
A[30] => ShiftRight2.IN1
A[30] => Add0.IN36
A[30] => cout.IN0
A[30] => cout.IN1
A[31] => tmp.IN0
A[31] => tmp.IN0
A[31] => LessThan0.IN1
A[31] => tmp.IN0
A[31] => tmp.IN0
A[31] => ShiftLeft0.IN1
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => ShiftRight1.IN1
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => ShiftRight2.IN0
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => tmp.OUTPUTSELECT
A[31] => Add0.IN34
A[31] => Add0.IN35
A[31] => cout.IN0
A[31] => cout.IN1
A[31] => Add0.IN69
B[0] => tmp.IN1
B[0] => cout.IN1
B[0] => cout.IN1
B[0] => LessThan0.IN64
B[0] => tmp.IN1
B[0] => tmp.IN1
B[0] => ShiftLeft0.IN64
B[0] => ShiftRight0.IN66
B[0] => ShiftRight1.IN64
B[0] => ShiftLeft1.IN66
B[0] => ShiftRight2.IN64
B[0] => ShiftLeft2.IN65
B[0] => ShiftLeft2.IN66
B[1] => tmp.IN1
B[1] => cout.IN1
B[1] => cout.IN1
B[1] => cout.IN1
B[1] => cout.IN1
B[1] => LessThan0.IN63
B[1] => tmp.IN1
B[1] => ShiftLeft0.IN63
B[1] => ShiftRight0.IN65
B[1] => ShiftRight1.IN63
B[1] => ShiftLeft1.IN65
B[1] => ShiftRight2.IN63
B[1] => ShiftLeft2.IN64
B[2] => tmp.IN1
B[2] => cout.IN1
B[2] => cout.IN1
B[2] => cout.IN1
B[2] => cout.IN1
B[2] => LessThan0.IN62
B[2] => tmp.IN1
B[2] => ShiftLeft0.IN62
B[2] => ShiftRight0.IN64
B[2] => ShiftRight1.IN62
B[2] => ShiftLeft1.IN64
B[2] => ShiftRight2.IN62
B[2] => ShiftLeft2.IN63
B[3] => tmp.IN1
B[3] => cout.IN1
B[3] => cout.IN1
B[3] => cout.IN1
B[3] => cout.IN1
B[3] => LessThan0.IN61
B[3] => tmp.IN1
B[3] => ShiftLeft0.IN61
B[3] => ShiftRight0.IN63
B[3] => ShiftRight1.IN61
B[3] => ShiftLeft1.IN63
B[3] => ShiftRight2.IN61
B[3] => ShiftLeft2.IN62
B[4] => tmp.IN1
B[4] => cout.IN1
B[4] => cout.IN1
B[4] => cout.IN1
B[4] => cout.IN1
B[4] => LessThan0.IN60
B[4] => tmp.IN1
B[4] => ShiftLeft0.IN60
B[4] => ShiftRight0.IN62
B[4] => ShiftRight1.IN60
B[4] => ShiftLeft1.IN62
B[4] => ShiftRight2.IN60
B[4] => ShiftLeft2.IN61
B[5] => tmp.IN1
B[5] => cout.IN1
B[5] => cout.IN1
B[5] => cout.IN1
B[5] => cout.IN1
B[5] => LessThan0.IN59
B[5] => tmp.IN1
B[5] => ShiftLeft0.IN59
B[5] => ShiftRight0.IN61
B[5] => ShiftRight1.IN59
B[5] => ShiftLeft1.IN61
B[5] => ShiftRight2.IN59
B[5] => ShiftLeft2.IN60
B[6] => tmp.IN1
B[6] => cout.IN1
B[6] => cout.IN1
B[6] => cout.IN1
B[6] => cout.IN1
B[6] => LessThan0.IN58
B[6] => tmp.IN1
B[6] => ShiftLeft0.IN58
B[6] => ShiftRight0.IN60
B[6] => ShiftRight1.IN58
B[6] => ShiftLeft1.IN60
B[6] => ShiftRight2.IN58
B[6] => ShiftLeft2.IN59
B[7] => tmp.IN1
B[7] => cout.IN1
B[7] => cout.IN1
B[7] => cout.IN1
B[7] => cout.IN1
B[7] => LessThan0.IN57
B[7] => tmp.IN1
B[7] => ShiftLeft0.IN57
B[7] => ShiftRight0.IN59
B[7] => ShiftRight1.IN57
B[7] => ShiftLeft1.IN59
B[7] => ShiftRight2.IN57
B[7] => ShiftLeft2.IN58
B[8] => tmp.IN1
B[8] => cout.IN1
B[8] => cout.IN1
B[8] => cout.IN1
B[8] => cout.IN1
B[8] => LessThan0.IN56
B[8] => tmp.IN1
B[8] => ShiftLeft0.IN56
B[8] => ShiftRight0.IN58
B[8] => ShiftRight1.IN56
B[8] => ShiftLeft1.IN58
B[8] => ShiftRight2.IN56
B[8] => ShiftLeft2.IN57
B[9] => tmp.IN1
B[9] => cout.IN1
B[9] => cout.IN1
B[9] => cout.IN1
B[9] => cout.IN1
B[9] => LessThan0.IN55
B[9] => tmp.IN1
B[9] => ShiftLeft0.IN55
B[9] => ShiftRight0.IN57
B[9] => ShiftRight1.IN55
B[9] => ShiftLeft1.IN57
B[9] => ShiftRight2.IN55
B[9] => ShiftLeft2.IN56
B[10] => tmp.IN1
B[10] => cout.IN1
B[10] => cout.IN1
B[10] => cout.IN1
B[10] => cout.IN1
B[10] => LessThan0.IN54
B[10] => tmp.IN1
B[10] => ShiftLeft0.IN54
B[10] => ShiftRight0.IN56
B[10] => ShiftRight1.IN54
B[10] => ShiftLeft1.IN56
B[10] => ShiftRight2.IN54
B[10] => ShiftLeft2.IN55
B[11] => tmp.IN1
B[11] => cout.IN1
B[11] => cout.IN1
B[11] => cout.IN1
B[11] => cout.IN1
B[11] => LessThan0.IN53
B[11] => tmp.IN1
B[11] => ShiftLeft0.IN53
B[11] => ShiftRight0.IN55
B[11] => ShiftRight1.IN53
B[11] => ShiftLeft1.IN55
B[11] => ShiftRight2.IN53
B[11] => ShiftLeft2.IN54
B[12] => tmp.IN1
B[12] => cout.IN1
B[12] => cout.IN1
B[12] => cout.IN1
B[12] => cout.IN1
B[12] => LessThan0.IN52
B[12] => tmp.IN1
B[12] => ShiftLeft0.IN52
B[12] => ShiftRight0.IN54
B[12] => ShiftRight1.IN52
B[12] => ShiftLeft1.IN54
B[12] => ShiftRight2.IN52
B[12] => ShiftLeft2.IN53
B[13] => tmp.IN1
B[13] => cout.IN1
B[13] => cout.IN1
B[13] => cout.IN1
B[13] => cout.IN1
B[13] => LessThan0.IN51
B[13] => tmp.IN1
B[13] => ShiftLeft0.IN51
B[13] => ShiftRight0.IN53
B[13] => ShiftRight1.IN51
B[13] => ShiftLeft1.IN53
B[13] => ShiftRight2.IN51
B[13] => ShiftLeft2.IN52
B[14] => tmp.IN1
B[14] => cout.IN1
B[14] => cout.IN1
B[14] => cout.IN1
B[14] => cout.IN1
B[14] => LessThan0.IN50
B[14] => tmp.IN1
B[14] => ShiftLeft0.IN50
B[14] => ShiftRight0.IN52
B[14] => ShiftRight1.IN50
B[14] => ShiftLeft1.IN52
B[14] => ShiftRight2.IN50
B[14] => ShiftLeft2.IN51
B[15] => tmp.IN1
B[15] => cout.IN1
B[15] => cout.IN1
B[15] => cout.IN1
B[15] => cout.IN1
B[15] => LessThan0.IN49
B[15] => tmp.IN1
B[15] => ShiftLeft0.IN49
B[15] => ShiftRight0.IN51
B[15] => ShiftRight1.IN49
B[15] => ShiftLeft1.IN51
B[15] => ShiftRight2.IN49
B[15] => ShiftLeft2.IN50
B[16] => tmp.IN1
B[16] => cout.IN1
B[16] => cout.IN1
B[16] => cout.IN1
B[16] => cout.IN1
B[16] => LessThan0.IN48
B[16] => tmp.IN1
B[16] => ShiftLeft0.IN48
B[16] => ShiftRight0.IN50
B[16] => ShiftRight1.IN48
B[16] => ShiftLeft1.IN50
B[16] => ShiftRight2.IN48
B[16] => ShiftLeft2.IN49
B[17] => tmp.IN1
B[17] => cout.IN1
B[17] => cout.IN1
B[17] => cout.IN1
B[17] => cout.IN1
B[17] => LessThan0.IN47
B[17] => tmp.IN1
B[17] => ShiftLeft0.IN47
B[17] => ShiftRight0.IN49
B[17] => ShiftRight1.IN47
B[17] => ShiftLeft1.IN49
B[17] => ShiftRight2.IN47
B[17] => ShiftLeft2.IN48
B[18] => tmp.IN1
B[18] => cout.IN1
B[18] => cout.IN1
B[18] => cout.IN1
B[18] => cout.IN1
B[18] => LessThan0.IN46
B[18] => tmp.IN1
B[18] => ShiftLeft0.IN46
B[18] => ShiftRight0.IN48
B[18] => ShiftRight1.IN46
B[18] => ShiftLeft1.IN48
B[18] => ShiftRight2.IN46
B[18] => ShiftLeft2.IN47
B[19] => tmp.IN1
B[19] => cout.IN1
B[19] => cout.IN1
B[19] => cout.IN1
B[19] => cout.IN1
B[19] => LessThan0.IN45
B[19] => tmp.IN1
B[19] => ShiftLeft0.IN45
B[19] => ShiftRight0.IN47
B[19] => ShiftRight1.IN45
B[19] => ShiftLeft1.IN47
B[19] => ShiftRight2.IN45
B[19] => ShiftLeft2.IN46
B[20] => tmp.IN1
B[20] => cout.IN1
B[20] => cout.IN1
B[20] => cout.IN1
B[20] => cout.IN1
B[20] => LessThan0.IN44
B[20] => tmp.IN1
B[20] => ShiftLeft0.IN44
B[20] => ShiftRight0.IN46
B[20] => ShiftRight1.IN44
B[20] => ShiftLeft1.IN46
B[20] => ShiftRight2.IN44
B[20] => ShiftLeft2.IN45
B[21] => tmp.IN1
B[21] => cout.IN1
B[21] => cout.IN1
B[21] => cout.IN1
B[21] => cout.IN1
B[21] => LessThan0.IN43
B[21] => tmp.IN1
B[21] => ShiftLeft0.IN43
B[21] => ShiftRight0.IN45
B[21] => ShiftRight1.IN43
B[21] => ShiftLeft1.IN45
B[21] => ShiftRight2.IN43
B[21] => ShiftLeft2.IN44
B[22] => tmp.IN1
B[22] => cout.IN1
B[22] => cout.IN1
B[22] => cout.IN1
B[22] => cout.IN1
B[22] => LessThan0.IN42
B[22] => tmp.IN1
B[22] => ShiftLeft0.IN42
B[22] => ShiftRight0.IN44
B[22] => ShiftRight1.IN42
B[22] => ShiftLeft1.IN44
B[22] => ShiftRight2.IN42
B[22] => ShiftLeft2.IN43
B[23] => tmp.IN1
B[23] => cout.IN1
B[23] => cout.IN1
B[23] => cout.IN1
B[23] => cout.IN1
B[23] => LessThan0.IN41
B[23] => tmp.IN1
B[23] => ShiftLeft0.IN41
B[23] => ShiftRight0.IN43
B[23] => ShiftRight1.IN41
B[23] => ShiftLeft1.IN43
B[23] => ShiftRight2.IN41
B[23] => ShiftLeft2.IN42
B[24] => tmp.IN1
B[24] => cout.IN1
B[24] => cout.IN1
B[24] => cout.IN1
B[24] => cout.IN1
B[24] => LessThan0.IN40
B[24] => tmp.IN1
B[24] => ShiftLeft0.IN40
B[24] => ShiftRight0.IN42
B[24] => ShiftRight1.IN40
B[24] => ShiftLeft1.IN42
B[24] => ShiftRight2.IN40
B[24] => ShiftLeft2.IN41
B[25] => tmp.IN1
B[25] => cout.IN1
B[25] => cout.IN1
B[25] => cout.IN1
B[25] => cout.IN1
B[25] => LessThan0.IN39
B[25] => tmp.IN1
B[25] => ShiftLeft0.IN39
B[25] => ShiftRight0.IN41
B[25] => ShiftRight1.IN39
B[25] => ShiftLeft1.IN41
B[25] => ShiftRight2.IN39
B[25] => ShiftLeft2.IN40
B[26] => tmp.IN1
B[26] => cout.IN1
B[26] => cout.IN1
B[26] => cout.IN1
B[26] => cout.IN1
B[26] => LessThan0.IN38
B[26] => tmp.IN1
B[26] => ShiftLeft0.IN38
B[26] => ShiftRight0.IN40
B[26] => ShiftRight1.IN38
B[26] => ShiftLeft1.IN40
B[26] => ShiftRight2.IN38
B[26] => ShiftLeft2.IN39
B[27] => tmp.IN1
B[27] => cout.IN1
B[27] => cout.IN1
B[27] => cout.IN1
B[27] => cout.IN1
B[27] => LessThan0.IN37
B[27] => tmp.IN1
B[27] => ShiftLeft0.IN37
B[27] => ShiftRight0.IN39
B[27] => ShiftRight1.IN37
B[27] => ShiftLeft1.IN39
B[27] => ShiftRight2.IN37
B[27] => ShiftLeft2.IN38
B[28] => tmp.IN1
B[28] => cout.IN1
B[28] => cout.IN1
B[28] => cout.IN1
B[28] => cout.IN1
B[28] => LessThan0.IN36
B[28] => tmp.IN1
B[28] => ShiftLeft0.IN36
B[28] => ShiftRight0.IN38
B[28] => ShiftRight1.IN36
B[28] => ShiftLeft1.IN38
B[28] => ShiftRight2.IN36
B[28] => ShiftLeft2.IN37
B[29] => tmp.IN1
B[29] => cout.IN1
B[29] => cout.IN1
B[29] => cout.IN1
B[29] => cout.IN1
B[29] => LessThan0.IN35
B[29] => tmp.IN1
B[29] => ShiftLeft0.IN35
B[29] => ShiftRight0.IN37
B[29] => ShiftRight1.IN35
B[29] => ShiftLeft1.IN37
B[29] => ShiftRight2.IN35
B[29] => ShiftLeft2.IN36
B[30] => tmp.IN1
B[30] => cout.IN1
B[30] => cout.IN1
B[30] => cout.IN1
B[30] => cout.IN1
B[30] => LessThan0.IN34
B[30] => tmp.IN1
B[30] => ShiftLeft0.IN34
B[30] => ShiftRight0.IN36
B[30] => ShiftRight1.IN34
B[30] => ShiftLeft1.IN36
B[30] => ShiftRight2.IN34
B[30] => ShiftLeft2.IN35
B[31] => tmp.IN1
B[31] => tmp.IN1
B[31] => cout.IN1
B[31] => cout.IN1
B[31] => LessThan0.IN33
B[31] => tmp.IN1
B[31] => tmp.IN1
B[31] => ShiftLeft0.IN33
B[31] => ShiftRight0.IN35
B[31] => ShiftRight1.IN33
B[31] => ShiftLeft1.IN35
B[31] => ShiftRight2.IN32
B[31] => ShiftRight2.IN33
B[31] => ShiftLeft2.IN34
Z[0] <= Z[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z[3].DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z[4].DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z[5].DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z[6].DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z[7].DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z[8].DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z[9].DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z[10].DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z[11].DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z[12].DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z[13].DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z[14].DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z[15].DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Z[16].DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Z[17].DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Z[18].DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Z[19].DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Z[20].DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Z[21].DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Z[22].DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Z[23].DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Z[24].DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Z[25].DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Z[26].DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Z[27].DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Z[28].DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Z[29].DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Z[30].DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Z[31].DB_MAX_OUTPUT_PORT_TYPE
vai <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ovfl <= Mux41.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|EXECUTE:PIP3|MUX_5bits:MUXRegDst
IN0[0] => S.DATAB
IN0[1] => S.DATAB
IN0[2] => S.DATAB
IN0[3] => S.DATAB
IN0[4] => S.DATAB
IN1[0] => S.DATAA
IN1[1] => S.DATAA
IN1[2] => S.DATAA
IN1[3] => S.DATAA
IN1[4] => S.DATAA
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|EXECUTE:PIP3|EX_MEM:EXMEM
clk => fwdWrtReg1[0]~reg0.CLK
clk => fwdWrtReg1[1]~reg0.CLK
clk => fwdWrtReg1[2]~reg0.CLK
clk => fwdWrtReg1[3]~reg0.CLK
clk => fwdWrtReg1[4]~reg0.CLK
clk => ovfl~reg0.CLK
clk => zero~reg0.CLK
clk => vai~reg0.CLK
clk => EscreveMem~reg0.CLK
clk => EscreveRegOUT~reg0.CLK
clk => MemparaRegOUT~reg0.CLK
clk => wrtData[0]~reg0.CLK
clk => wrtData[1]~reg0.CLK
clk => wrtData[2]~reg0.CLK
clk => wrtData[3]~reg0.CLK
clk => wrtData[4]~reg0.CLK
clk => wrtData[5]~reg0.CLK
clk => wrtData[6]~reg0.CLK
clk => wrtData[7]~reg0.CLK
clk => wrtData[8]~reg0.CLK
clk => wrtData[9]~reg0.CLK
clk => wrtData[10]~reg0.CLK
clk => wrtData[11]~reg0.CLK
clk => wrtData[12]~reg0.CLK
clk => wrtData[13]~reg0.CLK
clk => wrtData[14]~reg0.CLK
clk => wrtData[15]~reg0.CLK
clk => wrtData[16]~reg0.CLK
clk => wrtData[17]~reg0.CLK
clk => wrtData[18]~reg0.CLK
clk => wrtData[19]~reg0.CLK
clk => wrtData[20]~reg0.CLK
clk => wrtData[21]~reg0.CLK
clk => wrtData[22]~reg0.CLK
clk => wrtData[23]~reg0.CLK
clk => wrtData[24]~reg0.CLK
clk => wrtData[25]~reg0.CLK
clk => wrtData[26]~reg0.CLK
clk => wrtData[27]~reg0.CLK
clk => wrtData[28]~reg0.CLK
clk => wrtData[29]~reg0.CLK
clk => wrtData[30]~reg0.CLK
clk => wrtData[31]~reg0.CLK
clk => ResultULA[0]~reg0.CLK
clk => ResultULA[0]~en.CLK
clk => ResultULA[1]~reg0.CLK
clk => ResultULA[1]~en.CLK
clk => ResultULA[2]~reg0.CLK
clk => ResultULA[2]~en.CLK
clk => ResultULA[3]~reg0.CLK
clk => ResultULA[3]~en.CLK
clk => ResultULA[4]~reg0.CLK
clk => ResultULA[4]~en.CLK
clk => ResultULA[5]~reg0.CLK
clk => ResultULA[5]~en.CLK
clk => ResultULA[6]~reg0.CLK
clk => ResultULA[6]~en.CLK
clk => ResultULA[7]~reg0.CLK
clk => ResultULA[7]~en.CLK
clk => ResultULA[8]~reg0.CLK
clk => ResultULA[8]~en.CLK
clk => ResultULA[9]~reg0.CLK
clk => ResultULA[9]~en.CLK
clk => ResultULA[10]~reg0.CLK
clk => ResultULA[10]~en.CLK
clk => ResultULA[11]~reg0.CLK
clk => ResultULA[11]~en.CLK
clk => ResultULA[12]~reg0.CLK
clk => ResultULA[12]~en.CLK
clk => ResultULA[13]~reg0.CLK
clk => ResultULA[13]~en.CLK
clk => ResultULA[14]~reg0.CLK
clk => ResultULA[14]~en.CLK
clk => ResultULA[15]~reg0.CLK
clk => ResultULA[15]~en.CLK
clk => ResultULA[16]~reg0.CLK
clk => ResultULA[16]~en.CLK
clk => ResultULA[17]~reg0.CLK
clk => ResultULA[17]~en.CLK
clk => ResultULA[18]~reg0.CLK
clk => ResultULA[18]~en.CLK
clk => ResultULA[19]~reg0.CLK
clk => ResultULA[19]~en.CLK
clk => ResultULA[20]~reg0.CLK
clk => ResultULA[20]~en.CLK
clk => ResultULA[21]~reg0.CLK
clk => ResultULA[21]~en.CLK
clk => ResultULA[22]~reg0.CLK
clk => ResultULA[22]~en.CLK
clk => ResultULA[23]~reg0.CLK
clk => ResultULA[23]~en.CLK
clk => ResultULA[24]~reg0.CLK
clk => ResultULA[24]~en.CLK
clk => ResultULA[25]~reg0.CLK
clk => ResultULA[25]~en.CLK
clk => ResultULA[26]~reg0.CLK
clk => ResultULA[26]~en.CLK
clk => ResultULA[27]~reg0.CLK
clk => ResultULA[27]~en.CLK
clk => ResultULA[28]~reg0.CLK
clk => ResultULA[28]~en.CLK
clk => ResultULA[29]~reg0.CLK
clk => ResultULA[29]~en.CLK
clk => ResultULA[30]~reg0.CLK
clk => ResultULA[30]~en.CLK
clk => ResultULA[31]~reg0.CLK
clk => ResultULA[31]~en.CLK
rst => fwdWrtReg1[0]~reg0.ACLR
rst => fwdWrtReg1[1]~reg0.ACLR
rst => fwdWrtReg1[2]~reg0.ACLR
rst => fwdWrtReg1[3]~reg0.ACLR
rst => fwdWrtReg1[4]~reg0.ACLR
rst => ovfl~reg0.ACLR
rst => zero~reg0.ACLR
rst => vai~reg0.ACLR
rst => EscreveMem~reg0.ACLR
rst => EscreveRegOUT~reg0.ACLR
rst => MemparaRegOUT~reg0.ACLR
rst => wrtData[0]~reg0.ACLR
rst => wrtData[1]~reg0.ACLR
rst => wrtData[2]~reg0.ACLR
rst => wrtData[3]~reg0.ACLR
rst => wrtData[4]~reg0.ACLR
rst => wrtData[5]~reg0.ACLR
rst => wrtData[6]~reg0.ACLR
rst => wrtData[7]~reg0.ACLR
rst => wrtData[8]~reg0.ACLR
rst => wrtData[9]~reg0.ACLR
rst => wrtData[10]~reg0.ACLR
rst => wrtData[11]~reg0.ACLR
rst => wrtData[12]~reg0.ACLR
rst => wrtData[13]~reg0.ACLR
rst => wrtData[14]~reg0.ACLR
rst => wrtData[15]~reg0.ACLR
rst => wrtData[16]~reg0.ACLR
rst => wrtData[17]~reg0.ACLR
rst => wrtData[18]~reg0.ACLR
rst => wrtData[19]~reg0.ACLR
rst => wrtData[20]~reg0.ACLR
rst => wrtData[21]~reg0.ACLR
rst => wrtData[22]~reg0.ACLR
rst => wrtData[23]~reg0.ACLR
rst => wrtData[24]~reg0.ACLR
rst => wrtData[25]~reg0.ACLR
rst => wrtData[26]~reg0.ACLR
rst => wrtData[27]~reg0.ACLR
rst => wrtData[28]~reg0.ACLR
rst => wrtData[29]~reg0.ACLR
rst => wrtData[30]~reg0.ACLR
rst => wrtData[31]~reg0.ACLR
rst => ResultULA[0]~en.ACLR
rst => ResultULA[1]~en.ACLR
rst => ResultULA[2]~en.ACLR
rst => ResultULA[3]~en.ACLR
rst => ResultULA[4]~en.ACLR
rst => ResultULA[5]~en.ACLR
rst => ResultULA[6]~en.ACLR
rst => ResultULA[7]~en.ACLR
rst => ResultULA[8]~en.ACLR
rst => ResultULA[9]~en.ACLR
rst => ResultULA[10]~en.ACLR
rst => ResultULA[11]~en.ACLR
rst => ResultULA[12]~en.ACLR
rst => ResultULA[13]~en.ACLR
rst => ResultULA[14]~en.ACLR
rst => ResultULA[15]~en.ACLR
rst => ResultULA[16]~en.ACLR
rst => ResultULA[17]~en.ACLR
rst => ResultULA[18]~en.ACLR
rst => ResultULA[19]~en.ACLR
rst => ResultULA[20]~en.ACLR
rst => ResultULA[21]~en.ACLR
rst => ResultULA[22]~en.ACLR
rst => ResultULA[23]~en.ACLR
rst => ResultULA[24]~en.ACLR
rst => ResultULA[25]~en.ACLR
rst => ResultULA[26]~en.ACLR
rst => ResultULA[27]~en.ACLR
rst => ResultULA[28]~en.ACLR
rst => ResultULA[29]~en.ACLR
rst => ResultULA[30]~en.ACLR
rst => ResultULA[31]~en.ACLR
ResultULAIN[0] => ResultULA[0]~reg0.DATAIN
ResultULAIN[1] => ResultULA[1]~reg0.DATAIN
ResultULAIN[2] => ResultULA[2]~reg0.DATAIN
ResultULAIN[3] => ResultULA[3]~reg0.DATAIN
ResultULAIN[4] => ResultULA[4]~reg0.DATAIN
ResultULAIN[5] => ResultULA[5]~reg0.DATAIN
ResultULAIN[6] => ResultULA[6]~reg0.DATAIN
ResultULAIN[7] => ResultULA[7]~reg0.DATAIN
ResultULAIN[8] => ResultULA[8]~reg0.DATAIN
ResultULAIN[9] => ResultULA[9]~reg0.DATAIN
ResultULAIN[10] => ResultULA[10]~reg0.DATAIN
ResultULAIN[11] => ResultULA[11]~reg0.DATAIN
ResultULAIN[12] => ResultULA[12]~reg0.DATAIN
ResultULAIN[13] => ResultULA[13]~reg0.DATAIN
ResultULAIN[14] => ResultULA[14]~reg0.DATAIN
ResultULAIN[15] => ResultULA[15]~reg0.DATAIN
ResultULAIN[16] => ResultULA[16]~reg0.DATAIN
ResultULAIN[17] => ResultULA[17]~reg0.DATAIN
ResultULAIN[18] => ResultULA[18]~reg0.DATAIN
ResultULAIN[19] => ResultULA[19]~reg0.DATAIN
ResultULAIN[20] => ResultULA[20]~reg0.DATAIN
ResultULAIN[21] => ResultULA[21]~reg0.DATAIN
ResultULAIN[22] => ResultULA[22]~reg0.DATAIN
ResultULAIN[23] => ResultULA[23]~reg0.DATAIN
ResultULAIN[24] => ResultULA[24]~reg0.DATAIN
ResultULAIN[25] => ResultULA[25]~reg0.DATAIN
ResultULAIN[26] => ResultULA[26]~reg0.DATAIN
ResultULAIN[27] => ResultULA[27]~reg0.DATAIN
ResultULAIN[28] => ResultULA[28]~reg0.DATAIN
ResultULAIN[29] => ResultULA[29]~reg0.DATAIN
ResultULAIN[30] => ResultULA[30]~reg0.DATAIN
ResultULAIN[31] => ResultULA[31]~reg0.DATAIN
saida2[0] => wrtData[0]~reg0.DATAIN
saida2[1] => wrtData[1]~reg0.DATAIN
saida2[2] => wrtData[2]~reg0.DATAIN
saida2[3] => wrtData[3]~reg0.DATAIN
saida2[4] => wrtData[4]~reg0.DATAIN
saida2[5] => wrtData[5]~reg0.DATAIN
saida2[6] => wrtData[6]~reg0.DATAIN
saida2[7] => wrtData[7]~reg0.DATAIN
saida2[8] => wrtData[8]~reg0.DATAIN
saida2[9] => wrtData[9]~reg0.DATAIN
saida2[10] => wrtData[10]~reg0.DATAIN
saida2[11] => wrtData[11]~reg0.DATAIN
saida2[12] => wrtData[12]~reg0.DATAIN
saida2[13] => wrtData[13]~reg0.DATAIN
saida2[14] => wrtData[14]~reg0.DATAIN
saida2[15] => wrtData[15]~reg0.DATAIN
saida2[16] => wrtData[16]~reg0.DATAIN
saida2[17] => wrtData[17]~reg0.DATAIN
saida2[18] => wrtData[18]~reg0.DATAIN
saida2[19] => wrtData[19]~reg0.DATAIN
saida2[20] => wrtData[20]~reg0.DATAIN
saida2[21] => wrtData[21]~reg0.DATAIN
saida2[22] => wrtData[22]~reg0.DATAIN
saida2[23] => wrtData[23]~reg0.DATAIN
saida2[24] => wrtData[24]~reg0.DATAIN
saida2[25] => wrtData[25]~reg0.DATAIN
saida2[26] => wrtData[26]~reg0.DATAIN
saida2[27] => wrtData[27]~reg0.DATAIN
saida2[28] => wrtData[28]~reg0.DATAIN
saida2[29] => wrtData[29]~reg0.DATAIN
saida2[30] => wrtData[30]~reg0.DATAIN
saida2[31] => wrtData[31]~reg0.DATAIN
vaiIN => vai~reg0.DATAIN
zeroIN => zero~reg0.DATAIN
ovflIN => ovfl~reg0.DATAIN
EscreveMemFwd => EscreveMem~reg0.DATAIN
MemparaRegIN => MemparaRegOUT~reg0.DATAIN
EscreveRegIN => EscreveRegOUT~reg0.DATAIN
fwdWrtReg1IN[0] => fwdWrtReg1[0]~reg0.DATAIN
fwdWrtReg1IN[1] => fwdWrtReg1[1]~reg0.DATAIN
fwdWrtReg1IN[2] => fwdWrtReg1[2]~reg0.DATAIN
fwdWrtReg1IN[3] => fwdWrtReg1[3]~reg0.DATAIN
fwdWrtReg1IN[4] => fwdWrtReg1[4]~reg0.DATAIN
ResultULA[0] <= ResultULA[0].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[1] <= ResultULA[1].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[2] <= ResultULA[2].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[3] <= ResultULA[3].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[4] <= ResultULA[4].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[5] <= ResultULA[5].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[6] <= ResultULA[6].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[7] <= ResultULA[7].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[8] <= ResultULA[8].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[9] <= ResultULA[9].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[10] <= ResultULA[10].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[11] <= ResultULA[11].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[12] <= ResultULA[12].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[13] <= ResultULA[13].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[14] <= ResultULA[14].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[15] <= ResultULA[15].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[16] <= ResultULA[16].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[17] <= ResultULA[17].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[18] <= ResultULA[18].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[19] <= ResultULA[19].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[20] <= ResultULA[20].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[21] <= ResultULA[21].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[22] <= ResultULA[22].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[23] <= ResultULA[23].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[24] <= ResultULA[24].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[25] <= ResultULA[25].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[26] <= ResultULA[26].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[27] <= ResultULA[27].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[28] <= ResultULA[28].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[29] <= ResultULA[29].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[30] <= ResultULA[30].DB_MAX_OUTPUT_PORT_TYPE
ResultULA[31] <= ResultULA[31].DB_MAX_OUTPUT_PORT_TYPE
wrtData[0] <= wrtData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[1] <= wrtData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[2] <= wrtData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[3] <= wrtData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[4] <= wrtData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[5] <= wrtData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[6] <= wrtData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[7] <= wrtData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[8] <= wrtData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[9] <= wrtData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[10] <= wrtData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[11] <= wrtData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[12] <= wrtData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[13] <= wrtData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[14] <= wrtData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[15] <= wrtData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[16] <= wrtData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[17] <= wrtData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[18] <= wrtData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[19] <= wrtData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[20] <= wrtData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[21] <= wrtData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[22] <= wrtData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[23] <= wrtData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[24] <= wrtData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[25] <= wrtData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[26] <= wrtData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[27] <= wrtData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[28] <= wrtData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[29] <= wrtData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[30] <= wrtData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrtData[31] <= wrtData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vai <= vai~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
ovfl <= ovfl~reg0.DB_MAX_OUTPUT_PORT_TYPE
EscreveMem <= EscreveMem~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemparaRegOUT <= MemparaRegOUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
EscreveRegOUT <= EscreveRegOUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwdWrtReg1[0] <= fwdWrtReg1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwdWrtReg1[1] <= fwdWrtReg1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwdWrtReg1[2] <= fwdWrtReg1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwdWrtReg1[3] <= fwdWrtReg1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwdWrtReg1[4] <= fwdWrtReg1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|MEMDADOS:PIP4
clk => MemDad:MEM_DADO.clock
clk => MEM_WB:MEMWB.clk
rst => MEM_WB:MEMWB.rst
saida2[0] => MemDad:MEM_DADO.data[0]
saida2[1] => MemDad:MEM_DADO.data[1]
saida2[2] => MemDad:MEM_DADO.data[2]
saida2[3] => MemDad:MEM_DADO.data[3]
saida2[4] => MemDad:MEM_DADO.data[4]
saida2[5] => MemDad:MEM_DADO.data[5]
saida2[6] => MemDad:MEM_DADO.data[6]
saida2[7] => MemDad:MEM_DADO.data[7]
saida2[8] => MemDad:MEM_DADO.data[8]
saida2[9] => MemDad:MEM_DADO.data[9]
saida2[10] => MemDad:MEM_DADO.data[10]
saida2[11] => MemDad:MEM_DADO.data[11]
saida2[12] => MemDad:MEM_DADO.data[12]
saida2[13] => MemDad:MEM_DADO.data[13]
saida2[14] => MemDad:MEM_DADO.data[14]
saida2[15] => MemDad:MEM_DADO.data[15]
saida2[16] => MemDad:MEM_DADO.data[16]
saida2[17] => MemDad:MEM_DADO.data[17]
saida2[18] => MemDad:MEM_DADO.data[18]
saida2[19] => MemDad:MEM_DADO.data[19]
saida2[20] => MemDad:MEM_DADO.data[20]
saida2[21] => MemDad:MEM_DADO.data[21]
saida2[22] => MemDad:MEM_DADO.data[22]
saida2[23] => MemDad:MEM_DADO.data[23]
saida2[24] => MemDad:MEM_DADO.data[24]
saida2[25] => MemDad:MEM_DADO.data[25]
saida2[26] => MemDad:MEM_DADO.data[26]
saida2[27] => MemDad:MEM_DADO.data[27]
saida2[28] => MemDad:MEM_DADO.data[28]
saida2[29] => MemDad:MEM_DADO.data[29]
saida2[30] => MemDad:MEM_DADO.data[30]
saida2[31] => MemDad:MEM_DADO.data[31]
fwdWrtReg1[0] => MEM_WB:MEMWB.fwdWrtReg2IN[0]
fwdWrtReg1[1] => MEM_WB:MEMWB.fwdWrtReg2IN[1]
fwdWrtReg1[2] => MEM_WB:MEMWB.fwdWrtReg2IN[2]
fwdWrtReg1[3] => MEM_WB:MEMWB.fwdWrtReg2IN[3]
fwdWrtReg1[4] => MEM_WB:MEMWB.fwdWrtReg2IN[4]
EscreveMem => MemDad:MEM_DADO.wren
MemparaRegIN => MEM_WB:MEMWB.MemparaRegIN
EscreveRegIN => MEM_WB:MEMWB.EscreveRegIN
ResultULAIN[0] => MEM_WB:MEMWB.ResultULAFwd[0]
ResultULAIN[1] => MEM_WB:MEMWB.ResultULAFwd[1]
ResultULAIN[2] => MemDad:MEM_DADO.address[0]
ResultULAIN[2] => MEM_WB:MEMWB.ResultULAFwd[2]
ResultULAIN[3] => MemDad:MEM_DADO.address[1]
ResultULAIN[3] => MEM_WB:MEMWB.ResultULAFwd[3]
ResultULAIN[4] => MemDad:MEM_DADO.address[2]
ResultULAIN[4] => MEM_WB:MEMWB.ResultULAFwd[4]
ResultULAIN[5] => MemDad:MEM_DADO.address[3]
ResultULAIN[5] => MEM_WB:MEMWB.ResultULAFwd[5]
ResultULAIN[6] => MemDad:MEM_DADO.address[4]
ResultULAIN[6] => MEM_WB:MEMWB.ResultULAFwd[6]
ResultULAIN[7] => MemDad:MEM_DADO.address[5]
ResultULAIN[7] => MEM_WB:MEMWB.ResultULAFwd[7]
ResultULAIN[8] => MemDad:MEM_DADO.address[6]
ResultULAIN[8] => MEM_WB:MEMWB.ResultULAFwd[8]
ResultULAIN[9] => MemDad:MEM_DADO.address[7]
ResultULAIN[9] => MEM_WB:MEMWB.ResultULAFwd[9]
ResultULAIN[10] => MEM_WB:MEMWB.ResultULAFwd[10]
ResultULAIN[11] => MEM_WB:MEMWB.ResultULAFwd[11]
ResultULAIN[12] => MEM_WB:MEMWB.ResultULAFwd[12]
ResultULAIN[13] => MEM_WB:MEMWB.ResultULAFwd[13]
ResultULAIN[14] => MEM_WB:MEMWB.ResultULAFwd[14]
ResultULAIN[15] => MEM_WB:MEMWB.ResultULAFwd[15]
ResultULAIN[16] => MEM_WB:MEMWB.ResultULAFwd[16]
ResultULAIN[17] => MEM_WB:MEMWB.ResultULAFwd[17]
ResultULAIN[18] => MEM_WB:MEMWB.ResultULAFwd[18]
ResultULAIN[19] => MEM_WB:MEMWB.ResultULAFwd[19]
ResultULAIN[20] => MEM_WB:MEMWB.ResultULAFwd[20]
ResultULAIN[21] => MEM_WB:MEMWB.ResultULAFwd[21]
ResultULAIN[22] => MEM_WB:MEMWB.ResultULAFwd[22]
ResultULAIN[23] => MEM_WB:MEMWB.ResultULAFwd[23]
ResultULAIN[24] => MEM_WB:MEMWB.ResultULAFwd[24]
ResultULAIN[25] => MEM_WB:MEMWB.ResultULAFwd[25]
ResultULAIN[26] => MEM_WB:MEMWB.ResultULAFwd[26]
ResultULAIN[27] => MEM_WB:MEMWB.ResultULAFwd[27]
ResultULAIN[28] => MEM_WB:MEMWB.ResultULAFwd[28]
ResultULAIN[29] => MEM_WB:MEMWB.ResultULAFwd[29]
ResultULAIN[30] => MEM_WB:MEMWB.ResultULAFwd[30]
ResultULAIN[31] => MEM_WB:MEMWB.ResultULAFwd[31]
fwdWrtReg2[0] <= MEM_WB:MEMWB.fwdWrtReg2[0]
fwdWrtReg2[1] <= MEM_WB:MEMWB.fwdWrtReg2[1]
fwdWrtReg2[2] <= MEM_WB:MEMWB.fwdWrtReg2[2]
fwdWrtReg2[3] <= MEM_WB:MEMWB.fwdWrtReg2[3]
fwdWrtReg2[4] <= MEM_WB:MEMWB.fwdWrtReg2[4]
ResultMemDado[0] <= MemDad:MEM_DADO.q[0]
ResultMemDado[1] <= MemDad:MEM_DADO.q[1]
ResultMemDado[2] <= MemDad:MEM_DADO.q[2]
ResultMemDado[3] <= MemDad:MEM_DADO.q[3]
ResultMemDado[4] <= MemDad:MEM_DADO.q[4]
ResultMemDado[5] <= MemDad:MEM_DADO.q[5]
ResultMemDado[6] <= MemDad:MEM_DADO.q[6]
ResultMemDado[7] <= MemDad:MEM_DADO.q[7]
ResultMemDado[8] <= MemDad:MEM_DADO.q[8]
ResultMemDado[9] <= MemDad:MEM_DADO.q[9]
ResultMemDado[10] <= MemDad:MEM_DADO.q[10]
ResultMemDado[11] <= MemDad:MEM_DADO.q[11]
ResultMemDado[12] <= MemDad:MEM_DADO.q[12]
ResultMemDado[13] <= MemDad:MEM_DADO.q[13]
ResultMemDado[14] <= MemDad:MEM_DADO.q[14]
ResultMemDado[15] <= MemDad:MEM_DADO.q[15]
ResultMemDado[16] <= MemDad:MEM_DADO.q[16]
ResultMemDado[17] <= MemDad:MEM_DADO.q[17]
ResultMemDado[18] <= MemDad:MEM_DADO.q[18]
ResultMemDado[19] <= MemDad:MEM_DADO.q[19]
ResultMemDado[20] <= MemDad:MEM_DADO.q[20]
ResultMemDado[21] <= MemDad:MEM_DADO.q[21]
ResultMemDado[22] <= MemDad:MEM_DADO.q[22]
ResultMemDado[23] <= MemDad:MEM_DADO.q[23]
ResultMemDado[24] <= MemDad:MEM_DADO.q[24]
ResultMemDado[25] <= MemDad:MEM_DADO.q[25]
ResultMemDado[26] <= MemDad:MEM_DADO.q[26]
ResultMemDado[27] <= MemDad:MEM_DADO.q[27]
ResultMemDado[28] <= MemDad:MEM_DADO.q[28]
ResultMemDado[29] <= MemDad:MEM_DADO.q[29]
ResultMemDado[30] <= MemDad:MEM_DADO.q[30]
ResultMemDado[31] <= MemDad:MEM_DADO.q[31]
ResultULAOUT[0] <= MEM_WB:MEMWB.ResultULA[0]
ResultULAOUT[1] <= MEM_WB:MEMWB.ResultULA[1]
ResultULAOUT[2] <= MEM_WB:MEMWB.ResultULA[2]
ResultULAOUT[3] <= MEM_WB:MEMWB.ResultULA[3]
ResultULAOUT[4] <= MEM_WB:MEMWB.ResultULA[4]
ResultULAOUT[5] <= MEM_WB:MEMWB.ResultULA[5]
ResultULAOUT[6] <= MEM_WB:MEMWB.ResultULA[6]
ResultULAOUT[7] <= MEM_WB:MEMWB.ResultULA[7]
ResultULAOUT[8] <= MEM_WB:MEMWB.ResultULA[8]
ResultULAOUT[9] <= MEM_WB:MEMWB.ResultULA[9]
ResultULAOUT[10] <= MEM_WB:MEMWB.ResultULA[10]
ResultULAOUT[11] <= MEM_WB:MEMWB.ResultULA[11]
ResultULAOUT[12] <= MEM_WB:MEMWB.ResultULA[12]
ResultULAOUT[13] <= MEM_WB:MEMWB.ResultULA[13]
ResultULAOUT[14] <= MEM_WB:MEMWB.ResultULA[14]
ResultULAOUT[15] <= MEM_WB:MEMWB.ResultULA[15]
ResultULAOUT[16] <= MEM_WB:MEMWB.ResultULA[16]
ResultULAOUT[17] <= MEM_WB:MEMWB.ResultULA[17]
ResultULAOUT[18] <= MEM_WB:MEMWB.ResultULA[18]
ResultULAOUT[19] <= MEM_WB:MEMWB.ResultULA[19]
ResultULAOUT[20] <= MEM_WB:MEMWB.ResultULA[20]
ResultULAOUT[21] <= MEM_WB:MEMWB.ResultULA[21]
ResultULAOUT[22] <= MEM_WB:MEMWB.ResultULA[22]
ResultULAOUT[23] <= MEM_WB:MEMWB.ResultULA[23]
ResultULAOUT[24] <= MEM_WB:MEMWB.ResultULA[24]
ResultULAOUT[25] <= MEM_WB:MEMWB.ResultULA[25]
ResultULAOUT[26] <= MEM_WB:MEMWB.ResultULA[26]
ResultULAOUT[27] <= MEM_WB:MEMWB.ResultULA[27]
ResultULAOUT[28] <= MEM_WB:MEMWB.ResultULA[28]
ResultULAOUT[29] <= MEM_WB:MEMWB.ResultULA[29]
ResultULAOUT[30] <= MEM_WB:MEMWB.ResultULA[30]
ResultULAOUT[31] <= MEM_WB:MEMWB.ResultULA[31]
MemparaRegOUT <= MEM_WB:MEMWB.MemparaRegOUT
EscreveRegOUT <= MEM_WB:MEMWB.EscreveRegOUT


|pipeline|MEMDADOS:PIP4|MemDad:MEM_DADO
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|pipeline|MEMDADOS:PIP4|MemDad:MEM_DADO|altsyncram:altsyncram_component
wren_a => altsyncram_lnc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lnc1:auto_generated.data_a[0]
data_a[1] => altsyncram_lnc1:auto_generated.data_a[1]
data_a[2] => altsyncram_lnc1:auto_generated.data_a[2]
data_a[3] => altsyncram_lnc1:auto_generated.data_a[3]
data_a[4] => altsyncram_lnc1:auto_generated.data_a[4]
data_a[5] => altsyncram_lnc1:auto_generated.data_a[5]
data_a[6] => altsyncram_lnc1:auto_generated.data_a[6]
data_a[7] => altsyncram_lnc1:auto_generated.data_a[7]
data_a[8] => altsyncram_lnc1:auto_generated.data_a[8]
data_a[9] => altsyncram_lnc1:auto_generated.data_a[9]
data_a[10] => altsyncram_lnc1:auto_generated.data_a[10]
data_a[11] => altsyncram_lnc1:auto_generated.data_a[11]
data_a[12] => altsyncram_lnc1:auto_generated.data_a[12]
data_a[13] => altsyncram_lnc1:auto_generated.data_a[13]
data_a[14] => altsyncram_lnc1:auto_generated.data_a[14]
data_a[15] => altsyncram_lnc1:auto_generated.data_a[15]
data_a[16] => altsyncram_lnc1:auto_generated.data_a[16]
data_a[17] => altsyncram_lnc1:auto_generated.data_a[17]
data_a[18] => altsyncram_lnc1:auto_generated.data_a[18]
data_a[19] => altsyncram_lnc1:auto_generated.data_a[19]
data_a[20] => altsyncram_lnc1:auto_generated.data_a[20]
data_a[21] => altsyncram_lnc1:auto_generated.data_a[21]
data_a[22] => altsyncram_lnc1:auto_generated.data_a[22]
data_a[23] => altsyncram_lnc1:auto_generated.data_a[23]
data_a[24] => altsyncram_lnc1:auto_generated.data_a[24]
data_a[25] => altsyncram_lnc1:auto_generated.data_a[25]
data_a[26] => altsyncram_lnc1:auto_generated.data_a[26]
data_a[27] => altsyncram_lnc1:auto_generated.data_a[27]
data_a[28] => altsyncram_lnc1:auto_generated.data_a[28]
data_a[29] => altsyncram_lnc1:auto_generated.data_a[29]
data_a[30] => altsyncram_lnc1:auto_generated.data_a[30]
data_a[31] => altsyncram_lnc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lnc1:auto_generated.address_a[0]
address_a[1] => altsyncram_lnc1:auto_generated.address_a[1]
address_a[2] => altsyncram_lnc1:auto_generated.address_a[2]
address_a[3] => altsyncram_lnc1:auto_generated.address_a[3]
address_a[4] => altsyncram_lnc1:auto_generated.address_a[4]
address_a[5] => altsyncram_lnc1:auto_generated.address_a[5]
address_a[6] => altsyncram_lnc1:auto_generated.address_a[6]
address_a[7] => altsyncram_lnc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lnc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lnc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lnc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lnc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lnc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lnc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lnc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lnc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lnc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_lnc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_lnc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_lnc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_lnc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_lnc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_lnc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_lnc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_lnc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_lnc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_lnc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_lnc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_lnc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_lnc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_lnc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_lnc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_lnc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_lnc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_lnc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_lnc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_lnc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_lnc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_lnc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_lnc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_lnc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipeline|MEMDADOS:PIP4|MemDad:MEM_DADO|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|pipeline|MEMDADOS:PIP4|MEM_WB:MEMWB
clk => ResultULA[0]~reg0.CLK
clk => ResultULA[1]~reg0.CLK
clk => ResultULA[2]~reg0.CLK
clk => ResultULA[3]~reg0.CLK
clk => ResultULA[4]~reg0.CLK
clk => ResultULA[5]~reg0.CLK
clk => ResultULA[6]~reg0.CLK
clk => ResultULA[7]~reg0.CLK
clk => ResultULA[8]~reg0.CLK
clk => ResultULA[9]~reg0.CLK
clk => ResultULA[10]~reg0.CLK
clk => ResultULA[11]~reg0.CLK
clk => ResultULA[12]~reg0.CLK
clk => ResultULA[13]~reg0.CLK
clk => ResultULA[14]~reg0.CLK
clk => ResultULA[15]~reg0.CLK
clk => ResultULA[16]~reg0.CLK
clk => ResultULA[17]~reg0.CLK
clk => ResultULA[18]~reg0.CLK
clk => ResultULA[19]~reg0.CLK
clk => ResultULA[20]~reg0.CLK
clk => ResultULA[21]~reg0.CLK
clk => ResultULA[22]~reg0.CLK
clk => ResultULA[23]~reg0.CLK
clk => ResultULA[24]~reg0.CLK
clk => ResultULA[25]~reg0.CLK
clk => ResultULA[26]~reg0.CLK
clk => ResultULA[27]~reg0.CLK
clk => ResultULA[28]~reg0.CLK
clk => ResultULA[29]~reg0.CLK
clk => ResultULA[30]~reg0.CLK
clk => ResultULA[31]~reg0.CLK
clk => EscreveRegOUT~reg0.CLK
clk => MemparaRegOUT~reg0.CLK
clk => fwdWrtReg2[0]~reg0.CLK
clk => fwdWrtReg2[1]~reg0.CLK
clk => fwdWrtReg2[2]~reg0.CLK
clk => fwdWrtReg2[3]~reg0.CLK
clk => fwdWrtReg2[4]~reg0.CLK
rst => ResultULA[0]~reg0.ACLR
rst => ResultULA[1]~reg0.ACLR
rst => ResultULA[2]~reg0.ACLR
rst => ResultULA[3]~reg0.ACLR
rst => ResultULA[4]~reg0.ACLR
rst => ResultULA[5]~reg0.ACLR
rst => ResultULA[6]~reg0.ACLR
rst => ResultULA[7]~reg0.ACLR
rst => ResultULA[8]~reg0.ACLR
rst => ResultULA[9]~reg0.ACLR
rst => ResultULA[10]~reg0.ACLR
rst => ResultULA[11]~reg0.ACLR
rst => ResultULA[12]~reg0.ACLR
rst => ResultULA[13]~reg0.ACLR
rst => ResultULA[14]~reg0.ACLR
rst => ResultULA[15]~reg0.ACLR
rst => ResultULA[16]~reg0.ACLR
rst => ResultULA[17]~reg0.ACLR
rst => ResultULA[18]~reg0.ACLR
rst => ResultULA[19]~reg0.ACLR
rst => ResultULA[20]~reg0.ACLR
rst => ResultULA[21]~reg0.ACLR
rst => ResultULA[22]~reg0.ACLR
rst => ResultULA[23]~reg0.ACLR
rst => ResultULA[24]~reg0.ACLR
rst => ResultULA[25]~reg0.ACLR
rst => ResultULA[26]~reg0.ACLR
rst => ResultULA[27]~reg0.ACLR
rst => ResultULA[28]~reg0.ACLR
rst => ResultULA[29]~reg0.ACLR
rst => ResultULA[30]~reg0.ACLR
rst => ResultULA[31]~reg0.ACLR
rst => EscreveRegOUT~reg0.ACLR
rst => MemparaRegOUT~reg0.ACLR
rst => fwdWrtReg2[0]~reg0.ACLR
rst => fwdWrtReg2[1]~reg0.ACLR
rst => fwdWrtReg2[2]~reg0.ACLR
rst => fwdWrtReg2[3]~reg0.ACLR
rst => fwdWrtReg2[4]~reg0.ACLR
fwdWrtReg2IN[0] => fwdWrtReg2[0]~reg0.DATAIN
fwdWrtReg2IN[1] => fwdWrtReg2[1]~reg0.DATAIN
fwdWrtReg2IN[2] => fwdWrtReg2[2]~reg0.DATAIN
fwdWrtReg2IN[3] => fwdWrtReg2[3]~reg0.DATAIN
fwdWrtReg2IN[4] => fwdWrtReg2[4]~reg0.DATAIN
MemparaRegIN => MemparaRegOUT~reg0.DATAIN
EscreveRegIN => EscreveRegOUT~reg0.DATAIN
ResultULAFwd[0] => ResultULA[0]~reg0.DATAIN
ResultULAFwd[1] => ResultULA[1]~reg0.DATAIN
ResultULAFwd[2] => ResultULA[2]~reg0.DATAIN
ResultULAFwd[3] => ResultULA[3]~reg0.DATAIN
ResultULAFwd[4] => ResultULA[4]~reg0.DATAIN
ResultULAFwd[5] => ResultULA[5]~reg0.DATAIN
ResultULAFwd[6] => ResultULA[6]~reg0.DATAIN
ResultULAFwd[7] => ResultULA[7]~reg0.DATAIN
ResultULAFwd[8] => ResultULA[8]~reg0.DATAIN
ResultULAFwd[9] => ResultULA[9]~reg0.DATAIN
ResultULAFwd[10] => ResultULA[10]~reg0.DATAIN
ResultULAFwd[11] => ResultULA[11]~reg0.DATAIN
ResultULAFwd[12] => ResultULA[12]~reg0.DATAIN
ResultULAFwd[13] => ResultULA[13]~reg0.DATAIN
ResultULAFwd[14] => ResultULA[14]~reg0.DATAIN
ResultULAFwd[15] => ResultULA[15]~reg0.DATAIN
ResultULAFwd[16] => ResultULA[16]~reg0.DATAIN
ResultULAFwd[17] => ResultULA[17]~reg0.DATAIN
ResultULAFwd[18] => ResultULA[18]~reg0.DATAIN
ResultULAFwd[19] => ResultULA[19]~reg0.DATAIN
ResultULAFwd[20] => ResultULA[20]~reg0.DATAIN
ResultULAFwd[21] => ResultULA[21]~reg0.DATAIN
ResultULAFwd[22] => ResultULA[22]~reg0.DATAIN
ResultULAFwd[23] => ResultULA[23]~reg0.DATAIN
ResultULAFwd[24] => ResultULA[24]~reg0.DATAIN
ResultULAFwd[25] => ResultULA[25]~reg0.DATAIN
ResultULAFwd[26] => ResultULA[26]~reg0.DATAIN
ResultULAFwd[27] => ResultULA[27]~reg0.DATAIN
ResultULAFwd[28] => ResultULA[28]~reg0.DATAIN
ResultULAFwd[29] => ResultULA[29]~reg0.DATAIN
ResultULAFwd[30] => ResultULA[30]~reg0.DATAIN
ResultULAFwd[31] => ResultULA[31]~reg0.DATAIN
fwdWrtReg2[0] <= fwdWrtReg2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwdWrtReg2[1] <= fwdWrtReg2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwdWrtReg2[2] <= fwdWrtReg2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwdWrtReg2[3] <= fwdWrtReg2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwdWrtReg2[4] <= fwdWrtReg2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemparaRegOUT <= MemparaRegOUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
EscreveRegOUT <= EscreveRegOUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[0] <= ResultULA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[1] <= ResultULA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[2] <= ResultULA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[3] <= ResultULA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[4] <= ResultULA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[5] <= ResultULA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[6] <= ResultULA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[7] <= ResultULA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[8] <= ResultULA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[9] <= ResultULA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[10] <= ResultULA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[11] <= ResultULA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[12] <= ResultULA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[13] <= ResultULA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[14] <= ResultULA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[15] <= ResultULA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[16] <= ResultULA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[17] <= ResultULA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[18] <= ResultULA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[19] <= ResultULA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[20] <= ResultULA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[21] <= ResultULA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[22] <= ResultULA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[23] <= ResultULA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[24] <= ResultULA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[25] <= ResultULA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[26] <= ResultULA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[27] <= ResultULA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[28] <= ResultULA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[29] <= ResultULA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[30] <= ResultULA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultULA[31] <= ResultULA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|WRITEBACK:PIP5
clk => ~NO_FANOUT~
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => WriData.OUTPUTSELECT
rst => wadd.OUTPUTSELECT
rst => wadd.OUTPUTSELECT
rst => wadd.OUTPUTSELECT
rst => wadd.OUTPUTSELECT
rst => wadd.OUTPUTSELECT
rst => EscreveRegOUT.OUTPUTSELECT
ResultMemDado[0] => MUX_2:MUX_DATA.IN0[0]
ResultMemDado[1] => MUX_2:MUX_DATA.IN0[1]
ResultMemDado[2] => MUX_2:MUX_DATA.IN0[2]
ResultMemDado[3] => MUX_2:MUX_DATA.IN0[3]
ResultMemDado[4] => MUX_2:MUX_DATA.IN0[4]
ResultMemDado[5] => MUX_2:MUX_DATA.IN0[5]
ResultMemDado[6] => MUX_2:MUX_DATA.IN0[6]
ResultMemDado[7] => MUX_2:MUX_DATA.IN0[7]
ResultMemDado[8] => MUX_2:MUX_DATA.IN0[8]
ResultMemDado[9] => MUX_2:MUX_DATA.IN0[9]
ResultMemDado[10] => MUX_2:MUX_DATA.IN0[10]
ResultMemDado[11] => MUX_2:MUX_DATA.IN0[11]
ResultMemDado[12] => MUX_2:MUX_DATA.IN0[12]
ResultMemDado[13] => MUX_2:MUX_DATA.IN0[13]
ResultMemDado[14] => MUX_2:MUX_DATA.IN0[14]
ResultMemDado[15] => MUX_2:MUX_DATA.IN0[15]
ResultMemDado[16] => MUX_2:MUX_DATA.IN0[16]
ResultMemDado[17] => MUX_2:MUX_DATA.IN0[17]
ResultMemDado[18] => MUX_2:MUX_DATA.IN0[18]
ResultMemDado[19] => MUX_2:MUX_DATA.IN0[19]
ResultMemDado[20] => MUX_2:MUX_DATA.IN0[20]
ResultMemDado[21] => MUX_2:MUX_DATA.IN0[21]
ResultMemDado[22] => MUX_2:MUX_DATA.IN0[22]
ResultMemDado[23] => MUX_2:MUX_DATA.IN0[23]
ResultMemDado[24] => MUX_2:MUX_DATA.IN0[24]
ResultMemDado[25] => MUX_2:MUX_DATA.IN0[25]
ResultMemDado[26] => MUX_2:MUX_DATA.IN0[26]
ResultMemDado[27] => MUX_2:MUX_DATA.IN0[27]
ResultMemDado[28] => MUX_2:MUX_DATA.IN0[28]
ResultMemDado[29] => MUX_2:MUX_DATA.IN0[29]
ResultMemDado[30] => MUX_2:MUX_DATA.IN0[30]
ResultMemDado[31] => MUX_2:MUX_DATA.IN0[31]
ResultULA[0] => MUX_2:MUX_DATA.IN1[0]
ResultULA[1] => MUX_2:MUX_DATA.IN1[1]
ResultULA[2] => MUX_2:MUX_DATA.IN1[2]
ResultULA[3] => MUX_2:MUX_DATA.IN1[3]
ResultULA[4] => MUX_2:MUX_DATA.IN1[4]
ResultULA[5] => MUX_2:MUX_DATA.IN1[5]
ResultULA[6] => MUX_2:MUX_DATA.IN1[6]
ResultULA[7] => MUX_2:MUX_DATA.IN1[7]
ResultULA[8] => MUX_2:MUX_DATA.IN1[8]
ResultULA[9] => MUX_2:MUX_DATA.IN1[9]
ResultULA[10] => MUX_2:MUX_DATA.IN1[10]
ResultULA[11] => MUX_2:MUX_DATA.IN1[11]
ResultULA[12] => MUX_2:MUX_DATA.IN1[12]
ResultULA[13] => MUX_2:MUX_DATA.IN1[13]
ResultULA[14] => MUX_2:MUX_DATA.IN1[14]
ResultULA[15] => MUX_2:MUX_DATA.IN1[15]
ResultULA[16] => MUX_2:MUX_DATA.IN1[16]
ResultULA[17] => MUX_2:MUX_DATA.IN1[17]
ResultULA[18] => MUX_2:MUX_DATA.IN1[18]
ResultULA[19] => MUX_2:MUX_DATA.IN1[19]
ResultULA[20] => MUX_2:MUX_DATA.IN1[20]
ResultULA[21] => MUX_2:MUX_DATA.IN1[21]
ResultULA[22] => MUX_2:MUX_DATA.IN1[22]
ResultULA[23] => MUX_2:MUX_DATA.IN1[23]
ResultULA[24] => MUX_2:MUX_DATA.IN1[24]
ResultULA[25] => MUX_2:MUX_DATA.IN1[25]
ResultULA[26] => MUX_2:MUX_DATA.IN1[26]
ResultULA[27] => MUX_2:MUX_DATA.IN1[27]
ResultULA[28] => MUX_2:MUX_DATA.IN1[28]
ResultULA[29] => MUX_2:MUX_DATA.IN1[29]
ResultULA[30] => MUX_2:MUX_DATA.IN1[30]
ResultULA[31] => MUX_2:MUX_DATA.IN1[31]
MemparaReg => MUX_2:MUX_DATA.sel
EscreveRegIN => EscreveRegOUT.DATAA
fwdWrtReg2[0] => wadd.DATAA
fwdWrtReg2[1] => wadd.DATAA
fwdWrtReg2[2] => wadd.DATAA
fwdWrtReg2[3] => wadd.DATAA
fwdWrtReg2[4] => wadd.DATAA
wadd[0] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[1] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[2] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[3] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[4] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
WriData[0] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[1] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[2] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[3] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[4] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[5] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[6] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[7] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[8] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[9] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[10] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[11] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[12] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[13] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[14] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[15] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[16] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[17] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[18] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[19] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[20] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[21] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[22] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[23] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[24] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[25] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[26] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[27] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[28] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[29] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[30] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
WriData[31] <= WriData.DB_MAX_OUTPUT_PORT_TYPE
EscreveRegOUT <= EscreveRegOUT.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|WRITEBACK:PIP5|MUX_2:MUX_DATA
IN0[0] => S.DATAB
IN0[1] => S.DATAB
IN0[2] => S.DATAB
IN0[3] => S.DATAB
IN0[4] => S.DATAB
IN0[5] => S.DATAB
IN0[6] => S.DATAB
IN0[7] => S.DATAB
IN0[8] => S.DATAB
IN0[9] => S.DATAB
IN0[10] => S.DATAB
IN0[11] => S.DATAB
IN0[12] => S.DATAB
IN0[13] => S.DATAB
IN0[14] => S.DATAB
IN0[15] => S.DATAB
IN0[16] => S.DATAB
IN0[17] => S.DATAB
IN0[18] => S.DATAB
IN0[19] => S.DATAB
IN0[20] => S.DATAB
IN0[21] => S.DATAB
IN0[22] => S.DATAB
IN0[23] => S.DATAB
IN0[24] => S.DATAB
IN0[25] => S.DATAB
IN0[26] => S.DATAB
IN0[27] => S.DATAB
IN0[28] => S.DATAB
IN0[29] => S.DATAB
IN0[30] => S.DATAB
IN0[31] => S.DATAB
IN1[0] => S.DATAA
IN1[1] => S.DATAA
IN1[2] => S.DATAA
IN1[3] => S.DATAA
IN1[4] => S.DATAA
IN1[5] => S.DATAA
IN1[6] => S.DATAA
IN1[7] => S.DATAA
IN1[8] => S.DATAA
IN1[9] => S.DATAA
IN1[10] => S.DATAA
IN1[11] => S.DATAA
IN1[12] => S.DATAA
IN1[13] => S.DATAA
IN1[14] => S.DATAA
IN1[15] => S.DATAA
IN1[16] => S.DATAA
IN1[17] => S.DATAA
IN1[18] => S.DATAA
IN1[19] => S.DATAA
IN1[20] => S.DATAA
IN1[21] => S.DATAA
IN1[22] => S.DATAA
IN1[23] => S.DATAA
IN1[24] => S.DATAA
IN1[25] => S.DATAA
IN1[26] => S.DATAA
IN1[27] => S.DATAA
IN1[28] => S.DATAA
IN1[29] => S.DATAA
IN1[30] => S.DATAA
IN1[31] => S.DATAA
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
sel => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|MUX_6:MUXAO
IN0[0] => Mux0.IN2
IN0[1] => Mux1.IN2
IN0[2] => Mux2.IN2
IN0[3] => Mux3.IN2
IN0[4] => Mux4.IN2
IN0[5] => Mux5.IN2
IN0[6] => Mux6.IN2
IN0[7] => Mux7.IN2
IN0[8] => Mux8.IN2
IN0[9] => Mux9.IN2
IN0[10] => Mux10.IN2
IN0[11] => Mux11.IN2
IN0[12] => Mux12.IN2
IN0[13] => Mux13.IN2
IN0[14] => Mux14.IN2
IN0[15] => Mux15.IN2
IN0[16] => Mux16.IN2
IN0[17] => Mux17.IN2
IN0[18] => Mux18.IN2
IN0[19] => Mux19.IN2
IN0[20] => Mux20.IN2
IN0[21] => Mux21.IN2
IN0[22] => Mux22.IN2
IN0[23] => Mux23.IN2
IN0[24] => Mux24.IN2
IN0[25] => Mux25.IN2
IN0[26] => Mux26.IN2
IN0[27] => Mux27.IN2
IN0[28] => Mux28.IN2
IN0[29] => Mux29.IN2
IN0[30] => Mux30.IN2
IN0[31] => Mux31.IN2
IN1[0] => Mux0.IN3
IN1[1] => Mux1.IN3
IN1[2] => Mux2.IN3
IN1[3] => Mux3.IN3
IN1[4] => Mux4.IN3
IN1[5] => Mux5.IN3
IN1[6] => Mux6.IN3
IN1[7] => Mux7.IN3
IN1[8] => Mux8.IN3
IN1[9] => Mux9.IN3
IN1[10] => Mux10.IN3
IN1[11] => Mux11.IN3
IN1[12] => Mux12.IN3
IN1[13] => Mux13.IN3
IN1[14] => Mux14.IN3
IN1[15] => Mux15.IN3
IN1[16] => Mux16.IN3
IN1[17] => Mux17.IN3
IN1[18] => Mux18.IN3
IN1[19] => Mux19.IN3
IN1[20] => Mux20.IN3
IN1[21] => Mux21.IN3
IN1[22] => Mux22.IN3
IN1[23] => Mux23.IN3
IN1[24] => Mux24.IN3
IN1[25] => Mux25.IN3
IN1[26] => Mux26.IN3
IN1[27] => Mux27.IN3
IN1[28] => Mux28.IN3
IN1[29] => Mux29.IN3
IN1[30] => Mux30.IN3
IN1[31] => Mux31.IN3
IN2[0] => Mux0.IN4
IN2[1] => Mux1.IN4
IN2[2] => Mux2.IN4
IN2[3] => Mux3.IN4
IN2[4] => Mux4.IN4
IN2[5] => Mux5.IN4
IN2[6] => Mux6.IN4
IN2[7] => Mux7.IN4
IN2[8] => Mux8.IN4
IN2[9] => Mux9.IN4
IN2[10] => Mux10.IN4
IN2[11] => Mux11.IN4
IN2[12] => Mux12.IN4
IN2[13] => Mux13.IN4
IN2[14] => Mux14.IN4
IN2[15] => Mux15.IN4
IN2[16] => Mux16.IN4
IN2[17] => Mux17.IN4
IN2[18] => Mux18.IN4
IN2[19] => Mux19.IN4
IN2[20] => Mux20.IN4
IN2[21] => Mux21.IN4
IN2[22] => Mux22.IN4
IN2[23] => Mux23.IN4
IN2[24] => Mux24.IN4
IN2[25] => Mux25.IN4
IN2[26] => Mux26.IN4
IN2[27] => Mux27.IN4
IN2[28] => Mux28.IN4
IN2[29] => Mux29.IN4
IN2[30] => Mux30.IN4
IN2[31] => Mux31.IN4
IN3[0] => Mux0.IN5
IN3[1] => Mux1.IN5
IN3[2] => Mux2.IN5
IN3[3] => Mux3.IN5
IN3[4] => Mux4.IN5
IN3[5] => Mux5.IN5
IN3[6] => Mux6.IN5
IN3[7] => Mux7.IN5
IN3[8] => Mux8.IN5
IN3[9] => Mux9.IN5
IN3[10] => Mux10.IN5
IN3[11] => Mux11.IN5
IN3[12] => Mux12.IN5
IN3[13] => Mux13.IN5
IN3[14] => Mux14.IN5
IN3[15] => Mux15.IN5
IN3[16] => Mux16.IN5
IN3[17] => Mux17.IN5
IN3[18] => Mux18.IN5
IN3[19] => Mux19.IN5
IN3[20] => Mux20.IN5
IN3[21] => Mux21.IN5
IN3[22] => Mux22.IN5
IN3[23] => Mux23.IN5
IN3[24] => Mux24.IN5
IN3[25] => Mux25.IN5
IN3[26] => Mux26.IN5
IN3[27] => Mux27.IN5
IN3[28] => Mux28.IN5
IN3[29] => Mux29.IN5
IN3[30] => Mux30.IN5
IN3[31] => Mux31.IN5
IN4[0] => Mux0.IN6
IN4[1] => Mux1.IN6
IN4[2] => Mux2.IN6
IN4[3] => Mux3.IN6
IN4[4] => Mux4.IN6
IN4[5] => Mux5.IN6
IN4[6] => Mux6.IN6
IN4[7] => Mux7.IN6
IN4[8] => Mux8.IN6
IN4[9] => Mux9.IN6
IN4[10] => Mux10.IN6
IN4[11] => Mux11.IN6
IN4[12] => Mux12.IN6
IN4[13] => Mux13.IN6
IN4[14] => Mux14.IN6
IN4[15] => Mux15.IN6
IN4[16] => Mux16.IN6
IN4[17] => Mux17.IN6
IN4[18] => Mux18.IN6
IN4[19] => Mux19.IN6
IN4[20] => Mux20.IN6
IN4[21] => Mux21.IN6
IN4[22] => Mux22.IN6
IN4[23] => Mux23.IN6
IN4[24] => Mux24.IN6
IN4[25] => Mux25.IN6
IN4[26] => Mux26.IN6
IN4[27] => Mux27.IN6
IN4[28] => Mux28.IN6
IN4[29] => Mux29.IN6
IN4[30] => Mux30.IN6
IN4[31] => Mux31.IN6
IN5[0] => Mux0.IN7
IN5[1] => Mux1.IN7
IN5[2] => Mux2.IN7
IN5[3] => Mux3.IN7
IN5[4] => Mux4.IN7
IN5[5] => Mux5.IN7
IN5[6] => Mux6.IN7
IN5[7] => Mux7.IN7
IN5[8] => Mux8.IN7
IN5[9] => Mux9.IN7
IN5[10] => Mux10.IN7
IN5[11] => Mux11.IN7
IN5[12] => Mux12.IN7
IN5[13] => Mux13.IN7
IN5[14] => Mux14.IN7
IN5[15] => Mux15.IN7
IN5[16] => Mux16.IN7
IN5[17] => Mux17.IN7
IN5[18] => Mux18.IN7
IN5[19] => Mux19.IN7
IN5[20] => Mux20.IN7
IN5[21] => Mux21.IN7
IN5[22] => Mux22.IN7
IN5[23] => Mux23.IN7
IN5[24] => Mux24.IN7
IN5[25] => Mux25.IN7
IN5[26] => Mux26.IN7
IN5[27] => Mux27.IN7
IN5[28] => Mux28.IN7
IN5[29] => Mux29.IN7
IN5[30] => Mux30.IN7
IN5[31] => Mux31.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[0] => Mux16.IN10
sel[0] => Mux17.IN10
sel[0] => Mux18.IN10
sel[0] => Mux19.IN10
sel[0] => Mux20.IN10
sel[0] => Mux21.IN10
sel[0] => Mux22.IN10
sel[0] => Mux23.IN10
sel[0] => Mux24.IN10
sel[0] => Mux25.IN10
sel[0] => Mux26.IN10
sel[0] => Mux27.IN10
sel[0] => Mux28.IN10
sel[0] => Mux29.IN10
sel[0] => Mux30.IN10
sel[0] => Mux31.IN10
sel[0] => Mux32.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[1] => Mux16.IN9
sel[1] => Mux17.IN9
sel[1] => Mux18.IN9
sel[1] => Mux19.IN9
sel[1] => Mux20.IN9
sel[1] => Mux21.IN9
sel[1] => Mux22.IN9
sel[1] => Mux23.IN9
sel[1] => Mux24.IN9
sel[1] => Mux25.IN9
sel[1] => Mux26.IN9
sel[1] => Mux27.IN9
sel[1] => Mux28.IN9
sel[1] => Mux29.IN9
sel[1] => Mux30.IN9
sel[1] => Mux31.IN9
sel[1] => Mux32.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
sel[2] => Mux16.IN8
sel[2] => Mux17.IN8
sel[2] => Mux18.IN8
sel[2] => Mux19.IN8
sel[2] => Mux20.IN8
sel[2] => Mux21.IN8
sel[2] => Mux22.IN8
sel[2] => Mux23.IN8
sel[2] => Mux24.IN8
sel[2] => Mux25.IN8
sel[2] => Mux26.IN8
sel[2] => Mux27.IN8
sel[2] => Mux28.IN8
sel[2] => Mux29.IN8
sel[2] => Mux30.IN8
sel[2] => Mux31.IN8
sel[2] => Mux32.IN8
S[0] <= S[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S[2].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S[3].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S[4].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S[5].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S[6].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S[7].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S[8].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S[9].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S[10].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S[11].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S[12].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S[13].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S[14].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S[15].DB_MAX_OUTPUT_PORT_TYPE
S[16] <= S[16].DB_MAX_OUTPUT_PORT_TYPE
S[17] <= S[17].DB_MAX_OUTPUT_PORT_TYPE
S[18] <= S[18].DB_MAX_OUTPUT_PORT_TYPE
S[19] <= S[19].DB_MAX_OUTPUT_PORT_TYPE
S[20] <= S[20].DB_MAX_OUTPUT_PORT_TYPE
S[21] <= S[21].DB_MAX_OUTPUT_PORT_TYPE
S[22] <= S[22].DB_MAX_OUTPUT_PORT_TYPE
S[23] <= S[23].DB_MAX_OUTPUT_PORT_TYPE
S[24] <= S[24].DB_MAX_OUTPUT_PORT_TYPE
S[25] <= S[25].DB_MAX_OUTPUT_PORT_TYPE
S[26] <= S[26].DB_MAX_OUTPUT_PORT_TYPE
S[27] <= S[27].DB_MAX_OUTPUT_PORT_TYPE
S[28] <= S[28].DB_MAX_OUTPUT_PORT_TYPE
S[29] <= S[29].DB_MAX_OUTPUT_PORT_TYPE
S[30] <= S[30].DB_MAX_OUTPUT_PORT_TYPE
S[31] <= S[31].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|bin_7seg:SEG70
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
S[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= <VCC>


|pipeline|bin_7seg:SEG71
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
S[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= <VCC>


|pipeline|bin_7seg:SEG72
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
S[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= <VCC>


|pipeline|bin_7seg:SEG73
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
S[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= <VCC>


|pipeline|bin_7seg:SEG74
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
S[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= <VCC>


|pipeline|bin_7seg:SEG75
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
S[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= <VCC>


|pipeline|bin_7seg:SEG76
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
S[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= <VCC>


|pipeline|bin_7seg:SEG77
DADO[0] => Mux0.IN19
DADO[0] => Mux1.IN19
DADO[0] => Mux2.IN19
DADO[0] => Mux3.IN19
DADO[0] => Mux4.IN19
DADO[0] => Mux5.IN19
DADO[0] => Mux6.IN19
DADO[1] => Mux0.IN18
DADO[1] => Mux1.IN18
DADO[1] => Mux2.IN18
DADO[1] => Mux3.IN18
DADO[1] => Mux4.IN18
DADO[1] => Mux5.IN18
DADO[1] => Mux6.IN18
DADO[2] => Mux0.IN17
DADO[2] => Mux1.IN17
DADO[2] => Mux2.IN17
DADO[2] => Mux3.IN17
DADO[2] => Mux4.IN17
DADO[2] => Mux5.IN17
DADO[2] => Mux6.IN17
DADO[3] => Mux0.IN16
DADO[3] => Mux1.IN16
DADO[3] => Mux2.IN16
DADO[3] => Mux3.IN16
DADO[3] => Mux4.IN16
DADO[3] => Mux5.IN16
DADO[3] => Mux6.IN16
S[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= <VCC>


