Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec  5 18:11:16 2017
| Host         : LAPTOP-EUUH1OTD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4DdrUserDemo_optimizedAbdallah_timing_summary_routed.rpt -rpx Nexys4DdrUserDemo_optimizedAbdallah_timing_summary_routed.rpx
| Design       : Nexys4DdrUserDemo_optimizedAbdallah
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/jump_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[10]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[11]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[3]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[8]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/counter2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/counter2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/counter2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/counter2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col/moveCount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.764      -40.733                     24                 1247        0.071        0.000                      0                 1247        3.000        0.000                       0                   588  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
Inst_ClkGen/inst/clk_100MHz_i  {0.000 5.000}        10.000          100.000         
  clk_100MHz_o_ClkGen          {0.000 5.000}        10.000          100.000         
    CLK_OUT1_PxlClkGen         {0.000 4.630}        9.259           108.000         
    clkfbout_PxlClkGen         {0.000 5.000}        10.000          100.000         
  clkfbout_ClkGen              {0.000 5.000}        10.000          100.000         
sys_clk_pin                    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_ClkGen/inst/clk_100MHz_i                                                                                                                                                    3.000        0.000                       0                     1  
  clk_100MHz_o_ClkGen                3.861        0.000                      0                  647        0.166        0.000                      0                  647        3.000        0.000                       0                   315  
    CLK_OUT1_PxlClkGen               3.687        0.000                      0                  391        0.190        0.000                      0                  391        4.130        0.000                       0                   172  
    clkfbout_PxlClkGen                                                                                                                                                           7.845        0.000                       0                     3  
  clkfbout_ClkGen                                                                                                                                                                7.845        0.000                       0                     3  
sys_clk_pin                          3.443        0.000                      0                  137        0.228        0.000                      0                  137        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz_o_ClkGen  CLK_OUT1_PxlClkGen        -1.764      -40.733                     24                   24        0.071        0.000                      0                   24  
clk_100MHz_o_ClkGen  sys_clk_pin                4.571        0.000                      0                   49        0.730        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_100MHz_o_ClkGen  sys_clk_pin                3.738        0.000                      0                   48        0.199        0.000                      0                   48  
**async_default**    sys_clk_pin          sys_clk_pin                6.731        0.000                      0                   48        0.650        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_ClkGen/inst/clk_100MHz_i
  To Clock:  Inst_ClkGen/inst/clk_100MHz_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_ClkGen/inst/clk_100MHz_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_ClkGen/inst/clk_100MHz_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen
  To Clock:  clk_100MHz_o_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        3.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/positionX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_o_ClkGen rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 2.858ns (46.887%)  route 3.237ns (53.113%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.705     1.707    Inst_AccelerometerCtl/Accel_Calculation/SYSCLK
    SLICE_X3Y76          FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419     2.126 f  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=2, routed)           1.002     3.128    accelerometer_in[1]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.299     3.427 r  YMY_POS_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.427    YMY_POS_OBUF[15]_inst_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.940 r  YMY_POS_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.949    YMY_POS_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.272 r  YMY_POS_OBUF[15]_inst_i_1/O[1]
                         net (fo=32, routed)          2.226     6.499    Inst_MouseCtl/MoveLeft
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.306     6.805 r  Inst_MouseCtl/positionX[0]_i_8/O
                         net (fo=1, routed)           0.000     6.805    Inst_MouseCtl/positionX[0]_i_8_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.355 r  Inst_MouseCtl/positionX_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.355    Inst_MouseCtl/positionX_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Inst_MouseCtl/positionX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    Inst_MouseCtl/positionX_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.803 r  Inst_MouseCtl/positionX_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.803    Inst_MouseCtl/positionX_reg[8]_i_1_n_6
    SLICE_X3Y67          FDRE                                         r  Inst_MouseCtl/positionX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    11.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    11.597    Inst_MouseCtl/clk
    SLICE_X3Y67          FDRE                                         r  Inst_MouseCtl/positionX_reg[9]/C
                         clock pessimism              0.079    11.676    
                         clock uncertainty           -0.074    11.602    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.062    11.664    Inst_MouseCtl/positionX_reg[9]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/positionX_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_o_ClkGen rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.837ns (46.704%)  route 3.237ns (53.296%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.705     1.707    Inst_AccelerometerCtl/Accel_Calculation/SYSCLK
    SLICE_X3Y76          FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419     2.126 f  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=2, routed)           1.002     3.128    accelerometer_in[1]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.299     3.427 r  YMY_POS_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.427    YMY_POS_OBUF[15]_inst_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.940 r  YMY_POS_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.949    YMY_POS_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.272 r  YMY_POS_OBUF[15]_inst_i_1/O[1]
                         net (fo=32, routed)          2.226     6.499    Inst_MouseCtl/MoveLeft
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.306     6.805 r  Inst_MouseCtl/positionX[0]_i_8/O
                         net (fo=1, routed)           0.000     6.805    Inst_MouseCtl/positionX[0]_i_8_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.355 r  Inst_MouseCtl/positionX_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.355    Inst_MouseCtl/positionX_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Inst_MouseCtl/positionX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    Inst_MouseCtl/positionX_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.782 r  Inst_MouseCtl/positionX_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.782    Inst_MouseCtl/positionX_reg[8]_i_1_n_4
    SLICE_X3Y67          FDRE                                         r  Inst_MouseCtl/positionX_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    11.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    11.597    Inst_MouseCtl/clk
    SLICE_X3Y67          FDRE                                         r  Inst_MouseCtl/positionX_reg[11]/C
                         clock pessimism              0.079    11.676    
                         clock uncertainty           -0.074    11.602    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.062    11.664    Inst_MouseCtl/positionX_reg[11]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/positionX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_o_ClkGen rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.763ns (46.046%)  route 3.237ns (53.954%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.705     1.707    Inst_AccelerometerCtl/Accel_Calculation/SYSCLK
    SLICE_X3Y76          FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419     2.126 f  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=2, routed)           1.002     3.128    accelerometer_in[1]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.299     3.427 r  YMY_POS_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.427    YMY_POS_OBUF[15]_inst_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.940 r  YMY_POS_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.949    YMY_POS_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.272 r  YMY_POS_OBUF[15]_inst_i_1/O[1]
                         net (fo=32, routed)          2.226     6.499    Inst_MouseCtl/MoveLeft
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.306     6.805 r  Inst_MouseCtl/positionX[0]_i_8/O
                         net (fo=1, routed)           0.000     6.805    Inst_MouseCtl/positionX[0]_i_8_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.355 r  Inst_MouseCtl/positionX_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.355    Inst_MouseCtl/positionX_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Inst_MouseCtl/positionX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    Inst_MouseCtl/positionX_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.708 r  Inst_MouseCtl/positionX_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.708    Inst_MouseCtl/positionX_reg[8]_i_1_n_5
    SLICE_X3Y67          FDRE                                         r  Inst_MouseCtl/positionX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    11.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    11.597    Inst_MouseCtl/clk
    SLICE_X3Y67          FDRE                                         r  Inst_MouseCtl/positionX_reg[10]/C
                         clock pessimism              0.079    11.676    
                         clock uncertainty           -0.074    11.602    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.062    11.664    Inst_MouseCtl/positionX_reg[10]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/positionX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_o_ClkGen rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 2.747ns (45.902%)  route 3.237ns (54.098%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.705     1.707    Inst_AccelerometerCtl/Accel_Calculation/SYSCLK
    SLICE_X3Y76          FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419     2.126 f  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=2, routed)           1.002     3.128    accelerometer_in[1]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.299     3.427 r  YMY_POS_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.427    YMY_POS_OBUF[15]_inst_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.940 r  YMY_POS_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.949    YMY_POS_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.272 r  YMY_POS_OBUF[15]_inst_i_1/O[1]
                         net (fo=32, routed)          2.226     6.499    Inst_MouseCtl/MoveLeft
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.306     6.805 r  Inst_MouseCtl/positionX[0]_i_8/O
                         net (fo=1, routed)           0.000     6.805    Inst_MouseCtl/positionX[0]_i_8_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.355 r  Inst_MouseCtl/positionX_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.355    Inst_MouseCtl/positionX_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  Inst_MouseCtl/positionX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    Inst_MouseCtl/positionX_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.692 r  Inst_MouseCtl/positionX_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.692    Inst_MouseCtl/positionX_reg[8]_i_1_n_7
    SLICE_X3Y67          FDRE                                         r  Inst_MouseCtl/positionX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    11.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.594    11.597    Inst_MouseCtl/clk
    SLICE_X3Y67          FDRE                                         r  Inst_MouseCtl/positionX_reg[8]/C
                         clock pessimism              0.079    11.676    
                         clock uncertainty           -0.074    11.602    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.062    11.664    Inst_MouseCtl/positionX_reg[8]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/positionX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_o_ClkGen rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 2.744ns (45.875%)  route 3.237ns (54.125%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 11.598 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.705     1.707    Inst_AccelerometerCtl/Accel_Calculation/SYSCLK
    SLICE_X3Y76          FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419     2.126 f  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=2, routed)           1.002     3.128    accelerometer_in[1]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.299     3.427 r  YMY_POS_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.427    YMY_POS_OBUF[15]_inst_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.940 r  YMY_POS_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.949    YMY_POS_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.272 r  YMY_POS_OBUF[15]_inst_i_1/O[1]
                         net (fo=32, routed)          2.226     6.499    Inst_MouseCtl/MoveLeft
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.306     6.805 r  Inst_MouseCtl/positionX[0]_i_8/O
                         net (fo=1, routed)           0.000     6.805    Inst_MouseCtl/positionX[0]_i_8_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.355 r  Inst_MouseCtl/positionX_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.355    Inst_MouseCtl/positionX_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.689 r  Inst_MouseCtl/positionX_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.689    Inst_MouseCtl/positionX_reg[4]_i_1_n_6
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    11.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595    11.598    Inst_MouseCtl/clk
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[5]/C
                         clock pessimism              0.079    11.677    
                         clock uncertainty           -0.074    11.603    
    SLICE_X3Y66          FDRE (Setup_fdre_C_D)        0.062    11.665    Inst_MouseCtl/positionX_reg[5]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/positionX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_o_ClkGen rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 2.723ns (45.684%)  route 3.237ns (54.316%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 11.598 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.705     1.707    Inst_AccelerometerCtl/Accel_Calculation/SYSCLK
    SLICE_X3Y76          FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419     2.126 f  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=2, routed)           1.002     3.128    accelerometer_in[1]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.299     3.427 r  YMY_POS_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.427    YMY_POS_OBUF[15]_inst_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.940 r  YMY_POS_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.949    YMY_POS_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.272 r  YMY_POS_OBUF[15]_inst_i_1/O[1]
                         net (fo=32, routed)          2.226     6.499    Inst_MouseCtl/MoveLeft
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.306     6.805 r  Inst_MouseCtl/positionX[0]_i_8/O
                         net (fo=1, routed)           0.000     6.805    Inst_MouseCtl/positionX[0]_i_8_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.355 r  Inst_MouseCtl/positionX_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.355    Inst_MouseCtl/positionX_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.668 r  Inst_MouseCtl/positionX_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.668    Inst_MouseCtl/positionX_reg[4]_i_1_n_4
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    11.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595    11.598    Inst_MouseCtl/clk
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[7]/C
                         clock pessimism              0.079    11.677    
                         clock uncertainty           -0.074    11.603    
    SLICE_X3Y66          FDRE (Setup_fdre_C_D)        0.062    11.665    Inst_MouseCtl/positionX_reg[7]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/positionX_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_o_ClkGen rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.984ns (35.047%)  route 3.677ns (64.953%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 11.598 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.705     1.707    Inst_AccelerometerCtl/Accel_Calculation/SYSCLK
    SLICE_X3Y76          FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419     2.126 f  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=2, routed)           1.002     3.128    accelerometer_in[1]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.299     3.427 r  YMY_POS_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.427    YMY_POS_OBUF[15]_inst_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.940 r  YMY_POS_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.949    YMY_POS_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.272 r  YMY_POS_OBUF[15]_inst_i_1/O[1]
                         net (fo=32, routed)          1.751     6.023    Inst_MouseCtl/MoveLeft
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.306     6.329 f  Inst_MouseCtl/positionX[0]_i_5/O
                         net (fo=1, routed)           0.288     6.617    Inst_MouseCtl/positionX[0]_i_5_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.124     6.741 r  Inst_MouseCtl/positionX[0]_i_1/O
                         net (fo=12, routed)          0.627     7.368    Inst_MouseCtl/positionX
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    11.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595    11.598    Inst_MouseCtl/clk
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[4]/C
                         clock pessimism              0.079    11.677    
                         clock uncertainty           -0.074    11.603    
    SLICE_X3Y66          FDRE (Setup_fdre_C_CE)      -0.205    11.398    Inst_MouseCtl/positionX_reg[4]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/positionX_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_o_ClkGen rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.984ns (35.047%)  route 3.677ns (64.953%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 11.598 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.705     1.707    Inst_AccelerometerCtl/Accel_Calculation/SYSCLK
    SLICE_X3Y76          FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419     2.126 f  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=2, routed)           1.002     3.128    accelerometer_in[1]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.299     3.427 r  YMY_POS_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.427    YMY_POS_OBUF[15]_inst_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.940 r  YMY_POS_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.949    YMY_POS_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.272 r  YMY_POS_OBUF[15]_inst_i_1/O[1]
                         net (fo=32, routed)          1.751     6.023    Inst_MouseCtl/MoveLeft
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.306     6.329 f  Inst_MouseCtl/positionX[0]_i_5/O
                         net (fo=1, routed)           0.288     6.617    Inst_MouseCtl/positionX[0]_i_5_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.124     6.741 r  Inst_MouseCtl/positionX[0]_i_1/O
                         net (fo=12, routed)          0.627     7.368    Inst_MouseCtl/positionX
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    11.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595    11.598    Inst_MouseCtl/clk
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[5]/C
                         clock pessimism              0.079    11.677    
                         clock uncertainty           -0.074    11.603    
    SLICE_X3Y66          FDRE (Setup_fdre_C_CE)      -0.205    11.398    Inst_MouseCtl/positionX_reg[5]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/positionX_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_o_ClkGen rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.984ns (35.047%)  route 3.677ns (64.953%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 11.598 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.705     1.707    Inst_AccelerometerCtl/Accel_Calculation/SYSCLK
    SLICE_X3Y76          FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419     2.126 f  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=2, routed)           1.002     3.128    accelerometer_in[1]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.299     3.427 r  YMY_POS_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.427    YMY_POS_OBUF[15]_inst_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.940 r  YMY_POS_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.949    YMY_POS_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.272 r  YMY_POS_OBUF[15]_inst_i_1/O[1]
                         net (fo=32, routed)          1.751     6.023    Inst_MouseCtl/MoveLeft
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.306     6.329 f  Inst_MouseCtl/positionX[0]_i_5/O
                         net (fo=1, routed)           0.288     6.617    Inst_MouseCtl/positionX[0]_i_5_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.124     6.741 r  Inst_MouseCtl/positionX[0]_i_1/O
                         net (fo=12, routed)          0.627     7.368    Inst_MouseCtl/positionX
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    11.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595    11.598    Inst_MouseCtl/clk
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[6]/C
                         clock pessimism              0.079    11.677    
                         clock uncertainty           -0.074    11.603    
    SLICE_X3Y66          FDRE (Setup_fdre_C_CE)      -0.205    11.398    Inst_MouseCtl/positionX_reg[6]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/positionX_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_o_ClkGen rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.984ns (35.047%)  route 3.677ns (64.953%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 11.598 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.705     1.707    Inst_AccelerometerCtl/Accel_Calculation/SYSCLK
    SLICE_X3Y76          FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419     2.126 f  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=2, routed)           1.002     3.128    accelerometer_in[1]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.299     3.427 r  YMY_POS_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.427    YMY_POS_OBUF[15]_inst_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.940 r  YMY_POS_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.949    YMY_POS_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.272 r  YMY_POS_OBUF[15]_inst_i_1/O[1]
                         net (fo=32, routed)          1.751     6.023    Inst_MouseCtl/MoveLeft
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.306     6.329 f  Inst_MouseCtl/positionX[0]_i_5/O
                         net (fo=1, routed)           0.288     6.617    Inst_MouseCtl/positionX[0]_i_5_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.124     6.741 r  Inst_MouseCtl/positionX[0]_i_1/O
                         net (fo=12, routed)          0.627     7.368    Inst_MouseCtl/positionX
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    11.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595    11.598    Inst_MouseCtl/clk
    SLICE_X3Y66          FDRE                                         r  Inst_MouseCtl/positionX_reg[7]/C
                         clock pessimism              0.079    11.677    
                         clock uncertainty           -0.074    11.603    
    SLICE_X3Y66          FDRE (Setup_fdre_C_CE)      -0.205    11.398    Inst_MouseCtl/positionX_reg[7]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  4.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598     0.600    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X5Y87          FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDSE (Prop_fdse_C_Q)         0.141     0.741 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/Q
                         net (fo=1, routed)           0.112     0.853    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg_n_0_[2][1]
    SLICE_X5Y88          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870     0.872    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X5Y88          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[1]/C
                         clock pessimism             -0.255     0.617    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.070     0.687    Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598     0.600    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X4Y87          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][5]/Q
                         net (fo=1, routed)           0.115     0.855    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg_n_0_[2][5]
    SLICE_X4Y88          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870     0.872    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X4Y88          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[5]/C
                         clock pessimism             -0.255     0.617    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.070     0.687    Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598     0.600    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X4Y87          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][6]/Q
                         net (fo=1, routed)           0.118     0.858    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg_n_0_[2][6]
    SLICE_X4Y88          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870     0.872    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X4Y88          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[6]/C
                         clock pessimism             -0.255     0.617    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.072     0.689    Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.819%)  route 0.119ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.596     0.598    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SYSCLK
    SLICE_X3Y82          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.128     0.726 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.119     0.845    Inst_AccelerometerCtl/ADXL_Control/Dout[5]
    SLICE_X2Y81          SRL16E                                       r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.866     0.868    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X2Y81          SRL16E                                       r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
                         clock pessimism             -0.257     0.611    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.675    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.591     0.593    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X5Y78          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][0]/Q
                         net (fo=3, routed)           0.114     0.848    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg_n_0_[4][0]
    SLICE_X7Y78          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.860     0.862    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X7Y78          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][0]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.070     0.677    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598     0.600    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X4Y87          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]/Q
                         net (fo=1, routed)           0.114     0.854    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg_n_0_[2][4]
    SLICE_X4Y88          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.870     0.872    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X4Y88          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[4]/C
                         clock pessimism             -0.255     0.617    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.066     0.683    Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.075%)  route 0.124ns (39.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.599     0.601    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SYSCLK
    SLICE_X3Y87          FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.141     0.742 f  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[5]/Q
                         net (fo=21, routed)          0.124     0.865    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Reset_Counters
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.910 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC[4]_i_1/O
                         net (fo=1, routed)           0.000     0.910    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StN[4]
    SLICE_X2Y87          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.871     0.873    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SYSCLK
    SLICE_X2Y87          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[4]/C
                         clock pessimism             -0.259     0.614    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.121     0.735    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.689%)  route 0.126ns (40.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.599     0.601    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SYSCLK
    SLICE_X3Y87          FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.141     0.742 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[5]/Q
                         net (fo=21, routed)          0.126     0.867    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Reset_Counters
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.912 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC[3]_i_1/O
                         net (fo=1, routed)           0.000     0.912    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StN[3]
    SLICE_X2Y87          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.871     0.873    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SYSCLK
    SLICE_X2Y87          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[3]/C
                         clock pessimism             -0.259     0.614    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     0.734    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.594     0.596    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X3Y80          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][3]/Q
                         net (fo=1, routed)           0.110     0.847    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg_n_0_[3][3]
    SLICE_X3Y80          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.865     0.867    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X3Y80          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][3]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.072     0.668    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.595     0.597    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X4Y82          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.126     0.863    Inst_AccelerometerCtl/ADXL_Control/Adxl_Data_Ready
    SLICE_X5Y81          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.863     0.865    Inst_AccelerometerCtl/ADXL_Control/SYSCLK
    SLICE_X5Y81          FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][0]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.070     0.680    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_o_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Inst_ClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y77      Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y79      Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y79      Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y84      Inst_AccelerometerCtl/ADXL_Control/Cnt_Bytes_Sent_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y84      Inst_AccelerometerCtl/ADXL_Control/Cnt_Bytes_Sent_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y81      Inst_AccelerometerCtl/ADXL_Control/Cnt_Num_Reads_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y81      Inst_AccelerometerCtl/ADXL_Control/Cnt_Num_Reads_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y81      Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_PxlClkGen
  To Clock:  CLK_OUT1_PxlClkGen

Setup :            0  Failing Endpoints,  Worst Slack        3.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 Inst_VGA/MOUSE_X_POS_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK_OUT1_PxlClkGen rise@9.259ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.575ns (47.621%)  route 2.832ns (52.379%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 10.780 - 9.259 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.807     1.809    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.718     1.720    Inst_VGA/pxl_clk
    SLICE_X0Y63          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.419     2.139 f  Inst_VGA/MOUSE_X_POS_REG_reg[2]/Q
                         net (fo=3, routed)           1.096     3.235    Inst_VGA/Inst_MouseDisplay/xpos[2]
    SLICE_X4Y67          LUT1 (Prop_lut1_I0_O)        0.297     3.532 r  Inst_VGA/Inst_MouseDisplay/enable_mouse_display_i_98/O
                         net (fo=1, routed)           0.000     3.532    Inst_VGA/Inst_MouseDisplay/enable_mouse_display_i_98_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.082 r  Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     4.082    Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.196 r  Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.196    Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg_i_49_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.418 r  Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg_i_48/O[0]
                         net (fo=1, routed)           0.691     5.109    Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg_i_48_n_7
    SLICE_X5Y69          LUT2 (Prop_lut2_I1_O)        0.299     5.408 r  Inst_VGA/Inst_MouseDisplay/enable_mouse_display_i_19/O
                         net (fo=1, routed)           0.000     5.408    Inst_VGA/Inst_MouseDisplay/enable_mouse_display_i_19_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.958 f  Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg_i_4/CO[3]
                         net (fo=1, routed)           1.046     7.004    Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg_i_4_n_0
    SLICE_X11Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.128 r  Inst_VGA/Inst_MouseDisplay/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     7.128    Inst_VGA/Inst_MouseDisplay/enable_mouse_display_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    10.776    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     7.541 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.171    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680    10.942    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.248 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.171    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.517    10.780    Inst_VGA/Inst_MouseDisplay/pixel_clk
    SLICE_X11Y66         FDRE                                         r  Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg/C
                         clock pessimism              0.079    10.859    
                         clock uncertainty           -0.073    10.785    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.029    10.814    Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK_OUT1_PxlClkGen rise@9.259ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.680ns (34.487%)  route 3.191ns (65.513%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 10.769 - 9.259 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.807     1.809    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.635     1.637    Inst_VGA/pxl_clk
    SLICE_X8Y67          FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.155 f  Inst_VGA/h_cntr_reg_dly_reg[9]/Q
                         net (fo=2, routed)           0.663     2.819    Inst_VGA/h_cntr_reg_dly[9]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     2.943    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.401 r  Inst_VGA/vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.582     3.982    Inst_VGA/ltOp0_in
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.332     4.314 r  Inst_VGA/Inst_OverlayCtrl_i_1/O
                         net (fo=94, routed)          0.595     4.909    Inst_VGA/Inst_OverlayCtrl/ACTIVE_I
    SLICE_X15Y70         LUT4 (Prop_lut4_I1_O)        0.124     5.033 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3/O
                         net (fo=1, routed)           0.452     5.485    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.609 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1/O
                         net (fo=93, routed)          0.900     6.509    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1_n_0
    SLICE_X12Y73         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    10.776    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     7.541 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.171    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680    10.942    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.248 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.171    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.506    10.769    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y73         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[20]/C
                         clock pessimism              0.079    10.848    
                         clock uncertainty           -0.073    10.774    
    SLICE_X12Y73         FDRE (Setup_fdre_C_R)       -0.524    10.250    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK_OUT1_PxlClkGen rise@9.259ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.680ns (34.488%)  route 3.191ns (65.512%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 10.770 - 9.259 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.807     1.809    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.635     1.637    Inst_VGA/pxl_clk
    SLICE_X8Y67          FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.155 f  Inst_VGA/h_cntr_reg_dly_reg[9]/Q
                         net (fo=2, routed)           0.663     2.819    Inst_VGA/h_cntr_reg_dly[9]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     2.943    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.401 r  Inst_VGA/vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.582     3.982    Inst_VGA/ltOp0_in
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.332     4.314 r  Inst_VGA/Inst_OverlayCtrl_i_1/O
                         net (fo=94, routed)          0.595     4.909    Inst_VGA/Inst_OverlayCtrl/ACTIVE_I
    SLICE_X15Y70         LUT4 (Prop_lut4_I1_O)        0.124     5.033 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3/O
                         net (fo=1, routed)           0.452     5.485    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.609 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1/O
                         net (fo=93, routed)          0.899     6.509    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    10.776    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     7.541 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.171    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680    10.942    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.248 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.171    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.507    10.770    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[16]/C
                         clock pessimism              0.079    10.849    
                         clock uncertainty           -0.073    10.775    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524    10.251    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK_OUT1_PxlClkGen rise@9.259ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.680ns (34.488%)  route 3.191ns (65.512%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 10.770 - 9.259 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.807     1.809    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.635     1.637    Inst_VGA/pxl_clk
    SLICE_X8Y67          FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.155 f  Inst_VGA/h_cntr_reg_dly_reg[9]/Q
                         net (fo=2, routed)           0.663     2.819    Inst_VGA/h_cntr_reg_dly[9]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     2.943    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.401 r  Inst_VGA/vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.582     3.982    Inst_VGA/ltOp0_in
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.332     4.314 r  Inst_VGA/Inst_OverlayCtrl_i_1/O
                         net (fo=94, routed)          0.595     4.909    Inst_VGA/Inst_OverlayCtrl/ACTIVE_I
    SLICE_X15Y70         LUT4 (Prop_lut4_I1_O)        0.124     5.033 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3/O
                         net (fo=1, routed)           0.452     5.485    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.609 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1/O
                         net (fo=93, routed)          0.899     6.509    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    10.776    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     7.541 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.171    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680    10.942    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.248 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.171    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.507    10.770    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[17]/C
                         clock pessimism              0.079    10.849    
                         clock uncertainty           -0.073    10.775    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524    10.251    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK_OUT1_PxlClkGen rise@9.259ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.680ns (34.488%)  route 3.191ns (65.512%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 10.770 - 9.259 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.807     1.809    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.635     1.637    Inst_VGA/pxl_clk
    SLICE_X8Y67          FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.155 f  Inst_VGA/h_cntr_reg_dly_reg[9]/Q
                         net (fo=2, routed)           0.663     2.819    Inst_VGA/h_cntr_reg_dly[9]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     2.943    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.401 r  Inst_VGA/vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.582     3.982    Inst_VGA/ltOp0_in
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.332     4.314 r  Inst_VGA/Inst_OverlayCtrl_i_1/O
                         net (fo=94, routed)          0.595     4.909    Inst_VGA/Inst_OverlayCtrl/ACTIVE_I
    SLICE_X15Y70         LUT4 (Prop_lut4_I1_O)        0.124     5.033 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3/O
                         net (fo=1, routed)           0.452     5.485    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.609 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1/O
                         net (fo=93, routed)          0.899     6.509    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    10.776    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     7.541 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.171    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680    10.942    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.248 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.171    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.507    10.770    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[18]/C
                         clock pessimism              0.079    10.849    
                         clock uncertainty           -0.073    10.775    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524    10.251    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK_OUT1_PxlClkGen rise@9.259ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.680ns (34.488%)  route 3.191ns (65.512%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 10.770 - 9.259 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.807     1.809    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.635     1.637    Inst_VGA/pxl_clk
    SLICE_X8Y67          FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.155 f  Inst_VGA/h_cntr_reg_dly_reg[9]/Q
                         net (fo=2, routed)           0.663     2.819    Inst_VGA/h_cntr_reg_dly[9]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     2.943    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.401 r  Inst_VGA/vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.582     3.982    Inst_VGA/ltOp0_in
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.332     4.314 r  Inst_VGA/Inst_OverlayCtrl_i_1/O
                         net (fo=94, routed)          0.595     4.909    Inst_VGA/Inst_OverlayCtrl/ACTIVE_I
    SLICE_X15Y70         LUT4 (Prop_lut4_I1_O)        0.124     5.033 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3/O
                         net (fo=1, routed)           0.452     5.485    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.609 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1/O
                         net (fo=93, routed)          0.899     6.509    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    10.776    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     7.541 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.171    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680    10.942    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.248 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.171    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.507    10.770    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[19]/C
                         clock pessimism              0.079    10.849    
                         clock uncertainty           -0.073    10.775    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524    10.251    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[13]__1/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK_OUT1_PxlClkGen rise@9.259ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.680ns (34.488%)  route 3.191ns (65.512%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 10.770 - 9.259 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.807     1.809    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.635     1.637    Inst_VGA/pxl_clk
    SLICE_X8Y67          FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.155 f  Inst_VGA/h_cntr_reg_dly_reg[9]/Q
                         net (fo=2, routed)           0.663     2.819    Inst_VGA/h_cntr_reg_dly[9]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     2.943    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.401 r  Inst_VGA/vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.582     3.982    Inst_VGA/ltOp0_in
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.332     4.314 r  Inst_VGA/Inst_OverlayCtrl_i_1/O
                         net (fo=94, routed)          0.595     4.909    Inst_VGA/Inst_OverlayCtrl/ACTIVE_I
    SLICE_X15Y70         LUT4 (Prop_lut4_I1_O)        0.124     5.033 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3/O
                         net (fo=1, routed)           0.452     5.485    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.609 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1/O
                         net (fo=93, routed)          0.899     6.509    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[13]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    10.776    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     7.541 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.171    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680    10.942    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.248 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.171    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.507    10.770    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[13]__1/C
                         clock pessimism              0.079    10.849    
                         clock uncertainty           -0.073    10.775    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524    10.251    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[13]__1
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[14]__1/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK_OUT1_PxlClkGen rise@9.259ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.680ns (34.488%)  route 3.191ns (65.512%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 10.770 - 9.259 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.807     1.809    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.635     1.637    Inst_VGA/pxl_clk
    SLICE_X8Y67          FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.155 f  Inst_VGA/h_cntr_reg_dly_reg[9]/Q
                         net (fo=2, routed)           0.663     2.819    Inst_VGA/h_cntr_reg_dly[9]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     2.943    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.401 r  Inst_VGA/vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.582     3.982    Inst_VGA/ltOp0_in
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.332     4.314 r  Inst_VGA/Inst_OverlayCtrl_i_1/O
                         net (fo=94, routed)          0.595     4.909    Inst_VGA/Inst_OverlayCtrl/ACTIVE_I
    SLICE_X15Y70         LUT4 (Prop_lut4_I1_O)        0.124     5.033 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3/O
                         net (fo=1, routed)           0.452     5.485    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.609 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1/O
                         net (fo=93, routed)          0.899     6.509    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[14]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    10.776    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     7.541 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.171    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680    10.942    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.248 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.171    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.507    10.770    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[14]__1/C
                         clock pessimism              0.079    10.849    
                         clock uncertainty           -0.073    10.775    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524    10.251    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[14]__1
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[15]__1/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK_OUT1_PxlClkGen rise@9.259ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.680ns (34.488%)  route 3.191ns (65.512%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 10.770 - 9.259 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.807     1.809    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.635     1.637    Inst_VGA/pxl_clk
    SLICE_X8Y67          FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.155 f  Inst_VGA/h_cntr_reg_dly_reg[9]/Q
                         net (fo=2, routed)           0.663     2.819    Inst_VGA/h_cntr_reg_dly[9]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     2.943    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.401 r  Inst_VGA/vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.582     3.982    Inst_VGA/ltOp0_in
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.332     4.314 r  Inst_VGA/Inst_OverlayCtrl_i_1/O
                         net (fo=94, routed)          0.595     4.909    Inst_VGA/Inst_OverlayCtrl/ACTIVE_I
    SLICE_X15Y70         LUT4 (Prop_lut4_I1_O)        0.124     5.033 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3/O
                         net (fo=1, routed)           0.452     5.485    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.609 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1/O
                         net (fo=93, routed)          0.899     6.509    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[15]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    10.776    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     7.541 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.171    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680    10.942    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.248 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.171    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.507    10.770    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y72         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[15]__1/C
                         clock pessimism              0.079    10.849    
                         clock uncertainty           -0.073    10.775    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524    10.251    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[15]__1
  -------------------------------------------------------------------
                         required time                         10.251    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (CLK_OUT1_PxlClkGen rise@9.259ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.680ns (34.704%)  route 3.161ns (65.296%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 10.772 - 9.259 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.807     1.809    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.635     1.637    Inst_VGA/pxl_clk
    SLICE_X8Y67          FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.155 f  Inst_VGA/h_cntr_reg_dly_reg[9]/Q
                         net (fo=2, routed)           0.663     2.819    Inst_VGA/h_cntr_reg_dly[9]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     2.943    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.401 r  Inst_VGA/vga_red_reg_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.582     3.982    Inst_VGA/ltOp0_in
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.332     4.314 r  Inst_VGA/Inst_OverlayCtrl_i_1/O
                         net (fo=94, routed)          0.595     4.909    Inst_VGA/Inst_OverlayCtrl/ACTIVE_I
    SLICE_X15Y70         LUT4 (Prop_lut4_I1_O)        0.124     5.033 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3/O
                         net (fo=1, routed)           0.452     5.485    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.609 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1/O
                         net (fo=93, routed)          0.869     6.478    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1_n_0
    SLICE_X10Y73         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516    10.776    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     7.541 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.171    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680    10.942    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.248 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.171    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.262 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.509    10.772    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X10Y73         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[17]/C
                         clock pessimism              0.079    10.851    
                         clock uncertainty           -0.073    10.777    
    SLICE_X10Y73         FDRE (Setup_fdre_C_R)       -0.524    10.253    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[17]
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  3.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_VGA/Inst_MouseDisplay/mousepixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_MouseDisplay/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622     0.624    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.566     0.568    Inst_VGA/Inst_MouseDisplay/pixel_clk
    SLICE_X13Y68         FDRE                                         r  Inst_VGA/Inst_MouseDisplay/mousepixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.128     0.696 r  Inst_VGA/Inst_MouseDisplay/mousepixel_reg[0]/Q
                         net (fo=1, routed)           0.054     0.750    Inst_VGA/Inst_MouseDisplay/mousepixel[0]
    SLICE_X13Y68         LUT3 (Prop_lut3_I1_O)        0.099     0.849 r  Inst_VGA/Inst_MouseDisplay/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.849    Inst_VGA/Inst_MouseDisplay/red_out[3]_i_1_n_0
    SLICE_X13Y68         FDRE                                         r  Inst_VGA/Inst_MouseDisplay/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.835     0.837    Inst_VGA/Inst_MouseDisplay/pixel_clk
    SLICE_X13Y68         FDRE                                         r  Inst_VGA/Inst_MouseDisplay/red_out_reg[3]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.091     0.659    Inst_VGA/Inst_MouseDisplay/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inst_VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/h_sync_reg_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.150%)  route 0.178ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622     0.624    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.594     0.596    Inst_VGA/pxl_clk
    SLICE_X7Y68          FDRE                                         r  Inst_VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  Inst_VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.178     0.915    Inst_VGA/h_sync_reg
    SLICE_X2Y70          FDRE                                         r  Inst_VGA/h_sync_reg_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.864     0.866    Inst_VGA/pxl_clk
    SLICE_X2Y70          FDRE                                         r  Inst_VGA/h_sync_reg_dly_reg/C
                         clock pessimism             -0.234     0.632    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.059     0.691    Inst_VGA/h_sync_reg_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Inst_VGA/Inst_OverlayCtrl/data_dummy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/overlay_en_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.596%)  route 0.160ns (49.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622     0.624    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.563     0.565    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X14Y71         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/data_dummy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  Inst_VGA/Inst_OverlayCtrl/data_dummy_reg[0]/Q
                         net (fo=1, routed)           0.160     0.889    Inst_VGA/overlay_en
    SLICE_X13Y68         FDRE                                         r  Inst_VGA/overlay_en_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.835     0.837    Inst_VGA/pxl_clk
    SLICE_X13Y68         FDRE                                         r  Inst_VGA/overlay_en_dly_reg/C
                         clock pessimism             -0.255     0.582    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.072     0.654    Inst_VGA/overlay_en_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_VGA/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622     0.624    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.570     0.572    Inst_VGA/pxl_clk
    SLICE_X9Y62          FDRE                                         r  Inst_VGA/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     0.713 r  Inst_VGA/v_cntr_reg_reg[3]/Q
                         net (fo=9, routed)           0.120     0.833    Inst_VGA/v_cntr_reg_reg[3]
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.941 r  Inst_VGA/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.941    Inst_VGA/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X9Y62          FDRE                                         r  Inst_VGA/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.840     0.842    Inst_VGA/pxl_clk
    SLICE_X9Y62          FDRE                                         r  Inst_VGA/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.270     0.572    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.105     0.677    Inst_VGA/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622     0.624    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.565     0.567    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y69         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[6]/Q
                         net (fo=3, routed)           0.127     0.857    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_n_0_[6]
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.967 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.967    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[4]_i_1_n_5
    SLICE_X12Y69         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.834     0.836    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y69         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[6]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X12Y69         FDRE (Hold_fdre_C_D)         0.134     0.701    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Inst_VGA/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622     0.624    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.570     0.572    Inst_VGA/pxl_clk
    SLICE_X9Y62          FDRE                                         r  Inst_VGA/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     0.713 r  Inst_VGA/v_cntr_reg_reg[2]/Q
                         net (fo=9, routed)           0.122     0.834    Inst_VGA/v_cntr_reg_reg[2]
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.945 r  Inst_VGA/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.945    Inst_VGA/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X9Y62          FDRE                                         r  Inst_VGA/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.840     0.842    Inst_VGA/pxl_clk
    SLICE_X9Y62          FDRE                                         r  Inst_VGA/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.270     0.572    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.105     0.677    Inst_VGA/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Inst_VGA/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622     0.624    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.597     0.599    Inst_VGA/pxl_clk
    SLICE_X7Y64          FDRE                                         r  Inst_VGA/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_VGA/h_cntr_reg_reg[3]/Q
                         net (fo=9, routed)           0.132     0.872    Inst_VGA/h_cntr_reg_reg[3]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.980 r  Inst_VGA/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.980    Inst_VGA/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X7Y64          FDRE                                         r  Inst_VGA/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.867     0.869    Inst_VGA/pxl_clk
    SLICE_X7Y64          FDRE                                         r  Inst_VGA/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.270     0.599    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.105     0.704    Inst_VGA/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Inst_VGA/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/v_cntr_reg_dly_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.983%)  route 0.251ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622     0.624    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.569     0.571    Inst_VGA/pxl_clk
    SLICE_X9Y64          FDRE                                         r  Inst_VGA/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     0.712 r  Inst_VGA/v_cntr_reg_reg[11]/Q
                         net (fo=11, routed)          0.251     0.962    Inst_VGA/v_cntr_reg_reg[11]
    SLICE_X13Y68         FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.835     0.837    Inst_VGA/pxl_clk
    SLICE_X13Y68         FDRE                                         r  Inst_VGA/v_cntr_reg_dly_reg[11]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.076     0.679    Inst_VGA/v_cntr_reg_dly_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Inst_VGA/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.249ns (63.422%)  route 0.144ns (36.578%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622     0.624    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.569     0.571    Inst_VGA/pxl_clk
    SLICE_X9Y63          FDRE                                         r  Inst_VGA/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     0.712 r  Inst_VGA/v_cntr_reg_reg[7]/Q
                         net (fo=9, routed)           0.144     0.855    Inst_VGA/v_cntr_reg_reg[7]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.963 r  Inst_VGA/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.963    Inst_VGA/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X9Y63          FDRE                                         r  Inst_VGA/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.839     0.841    Inst_VGA/pxl_clk
    SLICE_X9Y63          FDRE                                         r  Inst_VGA/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.270     0.571    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.105     0.676    Inst_VGA/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - CLK_OUT1_PxlClkGen rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.622     0.624    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.563     0.565    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y71         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[15]/Q
                         net (fo=3, routed)           0.149     0.878    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_n_0_[15]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.987 r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.987    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[12]_i_1_n_4
    SLICE_X12Y71         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.832     0.834    Inst_VGA/Inst_OverlayCtrl/CLK_I
    SLICE_X12Y71         FDRE                                         r  Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[15]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.134     0.699    Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_PxlClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y66     Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y69      Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[0]__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y71     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y72     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[10]__1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[10]__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y71     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[11]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y66     Inst_VGA/Inst_MouseDisplay/enable_mouse_display_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y69      Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[0]__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[10]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y72     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[10]__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[10]__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[11]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y72     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[11]__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[11]__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[12]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y72     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[12]__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y69      Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[0]__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[10]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[10]__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[11]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[11]__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[12]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y70     Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_reg_rep[12]__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y63     Inst_VGA/MOUSE_Y_POS_REG_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y63     Inst_VGA/MOUSE_Y_POS_REG_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y63     Inst_VGA/MOUSE_Y_POS_REG_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PxlClkGen
  To Clock:  clkfbout_PxlClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PxlClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    Inst_VGA/Inst_PxlClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Inst_ClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.338ns (21.504%)  route 4.884ns (78.496%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.701     5.304    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.456     5.760 r  col/moveCount_reg[19]_C/Q
                         net (fo=2, routed)           1.322     7.081    col/moveCount_reg[19]_C_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.205 f  col/moveCount[3]_i_18/O
                         net (fo=1, routed)           0.309     7.515    col/moveCount[3]_i_18_n_0
    SLICE_X74Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  col/moveCount[3]_i_11/O
                         net (fo=1, routed)           0.689     8.328    col/moveCount[3]_i_11_n_0
    SLICE_X74Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  col/moveCount[3]_i_6/O
                         net (fo=12, routed)          1.300     9.752    col/geqOp
    SLICE_X82Y63         LUT4 (Prop_lut4_I3_O)        0.152     9.904 r  col/counter2[1]_i_2/O
                         net (fo=2, routed)           0.724    10.628    col/counter2[1]_i_2_n_0
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.358    10.986 r  col/counter2[1]_i_1/O
                         net (fo=2, routed)           0.540    11.526    col/counter2[1]
    SLICE_X83Y63         FDRE                                         r  col/counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605    15.028    col/clk
    SLICE_X83Y63         FDRE                                         r  col/counter2_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y63         FDRE (Setup_fdre_C_D)       -0.283    14.968    col/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.338ns (21.504%)  route 4.884ns (78.496%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.701     5.304    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.456     5.760 r  col/moveCount_reg[19]_C/Q
                         net (fo=2, routed)           1.322     7.081    col/moveCount_reg[19]_C_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.205 f  col/moveCount[3]_i_18/O
                         net (fo=1, routed)           0.309     7.515    col/moveCount[3]_i_18_n_0
    SLICE_X74Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  col/moveCount[3]_i_11/O
                         net (fo=1, routed)           0.689     8.328    col/moveCount[3]_i_11_n_0
    SLICE_X74Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  col/moveCount[3]_i_6/O
                         net (fo=12, routed)          1.300     9.752    col/geqOp
    SLICE_X82Y63         LUT4 (Prop_lut4_I3_O)        0.152     9.904 r  col/counter2[1]_i_2/O
                         net (fo=2, routed)           0.724    10.628    col/counter2[1]_i_2_n_0
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.358    10.986 r  col/counter2[1]_i_1/O
                         net (fo=2, routed)           0.540    11.526    col/counter2[1]
    SLICE_X83Y61         FDPE                                         r  col/counter2_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607    15.030    col/clk
    SLICE_X83Y61         FDPE                                         r  col/counter2_reg[1]_P/C
                         clock pessimism              0.259    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X83Y61         FDPE (Setup_fdpe_C_D)       -0.269    14.984    col/counter2_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.102ns (19.045%)  route 4.684ns (80.955%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.701     5.304    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.456     5.760 r  col/moveCount_reg[19]_C/Q
                         net (fo=2, routed)           1.322     7.081    col/moveCount_reg[19]_C_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.205 f  col/moveCount[3]_i_18/O
                         net (fo=1, routed)           0.309     7.515    col/moveCount[3]_i_18_n_0
    SLICE_X74Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  col/moveCount[3]_i_11/O
                         net (fo=1, routed)           0.689     8.328    col/moveCount[3]_i_11_n_0
    SLICE_X74Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  col/moveCount[3]_i_6/O
                         net (fo=12, routed)          1.271     9.723    col/geqOp
    SLICE_X83Y62         LUT5 (Prop_lut5_I3_O)        0.124     9.847 r  col/counter2[2]_i_2/O
                         net (fo=2, routed)           0.577    10.424    col/counter2[2]_i_2_n_0
    SLICE_X85Y63         LUT4 (Prop_lut4_I2_O)        0.150    10.574 r  col/counter2[2]_i_1/O
                         net (fo=2, routed)           0.516    11.090    col/counter2[2]
    SLICE_X83Y63         FDRE                                         r  col/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605    15.028    col/clk
    SLICE_X83Y63         FDRE                                         r  col/counter2_reg[2]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y63         FDRE (Setup_fdre_C_D)       -0.290    14.961    col/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[17]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 2.192ns (37.723%)  route 3.619ns (62.277%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.701     5.304    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.456     5.760 r  col/moveCount_reg[19]_C/Q
                         net (fo=2, routed)           1.322     7.081    col/moveCount_reg[19]_C_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.205 f  col/moveCount[3]_i_18/O
                         net (fo=1, routed)           0.309     7.515    col/moveCount[3]_i_18_n_0
    SLICE_X74Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  col/moveCount[3]_i_11/O
                         net (fo=1, routed)           0.689     8.328    col/moveCount[3]_i_11_n_0
    SLICE_X74Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  col/moveCount[3]_i_6/O
                         net (fo=12, routed)          0.615     9.067    col/geqOp
    SLICE_X75Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  col/moveCount[3]_i_9/O
                         net (fo=1, routed)           0.000     9.191    col/moveCount[3]_i_9_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  col/moveCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    col/moveCount_reg[3]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  col/moveCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    col/moveCount_reg[7]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  col/moveCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    col/moveCount_reg[11]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  col/moveCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    col/moveCount_reg[15]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.431 r  col/moveCount_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.683    11.114    col/moveCount[17]
    SLICE_X74Y70         FDCE                                         r  col/moveCount_reg[17]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    col/clk
    SLICE_X74Y70         FDCE                                         r  col/moveCount_reg[17]_C/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X74Y70         FDCE (Setup_fdce_C_D)       -0.210    15.022    col/moveCount_reg[17]_C
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[19]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.173ns (37.676%)  route 3.595ns (62.324%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.701     5.304    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.456     5.760 r  col/moveCount_reg[19]_C/Q
                         net (fo=2, routed)           1.322     7.081    col/moveCount_reg[19]_C_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.205 f  col/moveCount[3]_i_18/O
                         net (fo=1, routed)           0.309     7.515    col/moveCount[3]_i_18_n_0
    SLICE_X74Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  col/moveCount[3]_i_11/O
                         net (fo=1, routed)           0.689     8.328    col/moveCount[3]_i_11_n_0
    SLICE_X74Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  col/moveCount[3]_i_6/O
                         net (fo=12, routed)          0.615     9.067    col/geqOp
    SLICE_X75Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  col/moveCount[3]_i_9/O
                         net (fo=1, routed)           0.000     9.191    col/moveCount[3]_i_9_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  col/moveCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    col/moveCount_reg[3]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  col/moveCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    col/moveCount_reg[7]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  col/moveCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    col/moveCount_reg[11]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  col/moveCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    col/moveCount_reg[15]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.412 r  col/moveCount_reg[19]_i_1/O[3]
                         net (fo=3, routed)           0.659    11.071    col/moveCount[19]
    SLICE_X73Y70         FDPE                                         r  col/moveCount_reg[19]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.584    15.007    col/clk
    SLICE_X73Y70         FDPE                                         r  col/moveCount_reg[19]_P/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X73Y70         FDPE (Setup_fdpe_C_D)       -0.249    14.997    col/moveCount_reg[19]_P
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[16]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 2.079ns (36.512%)  route 3.615ns (63.488%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.701     5.304    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.456     5.760 r  col/moveCount_reg[19]_C/Q
                         net (fo=2, routed)           1.322     7.081    col/moveCount_reg[19]_C_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.205 f  col/moveCount[3]_i_18/O
                         net (fo=1, routed)           0.309     7.515    col/moveCount[3]_i_18_n_0
    SLICE_X74Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  col/moveCount[3]_i_11/O
                         net (fo=1, routed)           0.689     8.328    col/moveCount[3]_i_11_n_0
    SLICE_X74Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  col/moveCount[3]_i_6/O
                         net (fo=12, routed)          0.615     9.067    col/geqOp
    SLICE_X75Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  col/moveCount[3]_i_9/O
                         net (fo=1, routed)           0.000     9.191    col/moveCount[3]_i_9_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  col/moveCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    col/moveCount_reg[3]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  col/moveCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    col/moveCount_reg[7]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  col/moveCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    col/moveCount_reg[11]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  col/moveCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    col/moveCount_reg[15]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.318 r  col/moveCount_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.679    10.998    col/moveCount[16]
    SLICE_X75Y71         FDPE                                         r  col/moveCount_reg[16]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.585    15.008    col/clk
    SLICE_X75Y71         FDPE                                         r  col/moveCount_reg[16]_P/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.231    
    SLICE_X75Y71         FDPE (Setup_fdpe_C_D)       -0.242    14.989    col/moveCount_reg[16]_P
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[11]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 1.945ns (34.241%)  route 3.735ns (65.759%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.701     5.304    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.456     5.760 r  col/moveCount_reg[19]_C/Q
                         net (fo=2, routed)           1.322     7.081    col/moveCount_reg[19]_C_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.205 f  col/moveCount[3]_i_18/O
                         net (fo=1, routed)           0.309     7.515    col/moveCount[3]_i_18_n_0
    SLICE_X74Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  col/moveCount[3]_i_11/O
                         net (fo=1, routed)           0.689     8.328    col/moveCount[3]_i_11_n_0
    SLICE_X74Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  col/moveCount[3]_i_6/O
                         net (fo=12, routed)          0.615     9.067    col/geqOp
    SLICE_X75Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  col/moveCount[3]_i_9/O
                         net (fo=1, routed)           0.000     9.191    col/moveCount[3]_i_9_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  col/moveCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    col/moveCount_reg[3]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  col/moveCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    col/moveCount_reg[7]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.184 r  col/moveCount_reg[11]_i_1/O[3]
                         net (fo=3, routed)           0.800    10.984    col/moveCount[11]
    SLICE_X75Y69         FDPE                                         r  col/moveCount_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    col/clk
    SLICE_X75Y69         FDPE                                         r  col/moveCount_reg[11]_P/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X75Y69         FDPE (Setup_fdpe_C_D)       -0.249    14.983    col/moveCount_reg[11]_P
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[19]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 2.173ns (38.490%)  route 3.473ns (61.510%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.701     5.304    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.456     5.760 r  col/moveCount_reg[19]_C/Q
                         net (fo=2, routed)           1.322     7.081    col/moveCount_reg[19]_C_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.205 f  col/moveCount[3]_i_18/O
                         net (fo=1, routed)           0.309     7.515    col/moveCount[3]_i_18_n_0
    SLICE_X74Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  col/moveCount[3]_i_11/O
                         net (fo=1, routed)           0.689     8.328    col/moveCount[3]_i_11_n_0
    SLICE_X74Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  col/moveCount[3]_i_6/O
                         net (fo=12, routed)          0.615     9.067    col/geqOp
    SLICE_X75Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  col/moveCount[3]_i_9/O
                         net (fo=1, routed)           0.000     9.191    col/moveCount[3]_i_9_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  col/moveCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    col/moveCount_reg[3]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  col/moveCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    col/moveCount_reg[7]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  col/moveCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    col/moveCount_reg[11]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  col/moveCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    col/moveCount_reg[15]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.412 r  col/moveCount_reg[19]_i_1/O[3]
                         net (fo=3, routed)           0.537    10.949    col/moveCount[19]
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.583    15.006    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
                         clock pessimism              0.298    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X73Y71         FDCE (Setup_fdce_C_D)       -0.249    15.019    col/moveCount_reg[19]_C
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[16]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 2.079ns (36.885%)  route 3.557ns (63.115%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.701     5.304    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.456     5.760 r  col/moveCount_reg[19]_C/Q
                         net (fo=2, routed)           1.322     7.081    col/moveCount_reg[19]_C_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.205 f  col/moveCount[3]_i_18/O
                         net (fo=1, routed)           0.309     7.515    col/moveCount[3]_i_18_n_0
    SLICE_X74Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  col/moveCount[3]_i_11/O
                         net (fo=1, routed)           0.689     8.328    col/moveCount[3]_i_11_n_0
    SLICE_X74Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  col/moveCount[3]_i_6/O
                         net (fo=12, routed)          0.615     9.067    col/geqOp
    SLICE_X75Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  col/moveCount[3]_i_9/O
                         net (fo=1, routed)           0.000     9.191    col/moveCount[3]_i_9_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  col/moveCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    col/moveCount_reg[3]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  col/moveCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    col/moveCount_reg[7]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  col/moveCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    col/moveCount_reg[11]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  col/moveCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    col/moveCount_reg[15]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.318 r  col/moveCount_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.622    10.940    col/moveCount[16]
    SLICE_X76Y70         FDCE                                         r  col/moveCount_reg[16]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    col/clk
    SLICE_X76Y70         FDCE                                         r  col/moveCount_reg[16]_C/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X76Y70         FDCE (Setup_fdce_C_D)       -0.206    15.026    col/moveCount_reg[16]_C
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[17]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.192ns (39.016%)  route 3.426ns (60.984%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.701     5.304    col/clk
    SLICE_X73Y71         FDCE                                         r  col/moveCount_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.456     5.760 r  col/moveCount_reg[19]_C/Q
                         net (fo=2, routed)           1.322     7.081    col/moveCount_reg[19]_C_n_0
    SLICE_X74Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.205 f  col/moveCount[3]_i_18/O
                         net (fo=1, routed)           0.309     7.515    col/moveCount[3]_i_18_n_0
    SLICE_X74Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  col/moveCount[3]_i_11/O
                         net (fo=1, routed)           0.689     8.328    col/moveCount[3]_i_11_n_0
    SLICE_X74Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  col/moveCount[3]_i_6/O
                         net (fo=12, routed)          0.615     9.067    col/geqOp
    SLICE_X75Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  col/moveCount[3]_i_9/O
                         net (fo=1, routed)           0.000     9.191    col/moveCount[3]_i_9_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.741 r  col/moveCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    col/moveCount_reg[3]_i_1_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  col/moveCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    col/moveCount_reg[7]_i_1_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  col/moveCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    col/moveCount_reg[11]_i_1_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  col/moveCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    col/moveCount_reg[15]_i_1_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.431 r  col/moveCount_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.491    10.922    col/moveCount[17]
    SLICE_X74Y69         FDPE                                         r  col/moveCount_reg[17]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    col/clk
    SLICE_X74Y69         FDPE                                         r  col/moveCount_reg[17]_P/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X74Y69         FDPE (Setup_fdpe_C_D)       -0.210    15.022    col/moveCount_reg[17]_P
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  4.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 col/counter2_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.821%)  route 0.147ns (44.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.604     1.523    col/clk
    SLICE_X83Y61         FDPE                                         r  col/counter2_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  col/counter2_reg[1]_P/Q
                         net (fo=4, routed)           0.147     1.812    col/counter2_reg[1]_P_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.857 r  col/counter2[1]_C_i_1/O
                         net (fo=1, routed)           0.000     1.857    col/counter2[1]_C_i_1_n_0
    SLICE_X83Y62         FDCE                                         r  col/counter2_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.874     2.039    col/clk
    SLICE_X83Y62         FDCE                                         r  col/counter2_reg[1]_C/C
                         clock pessimism             -0.501     1.537    
    SLICE_X83Y62         FDCE (Hold_fdce_C_D)         0.091     1.628    col/counter2_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 col/moveCount_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.977%)  route 0.103ns (29.023%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    col/clk
    SLICE_X77Y65         FDCE                                         r  col/moveCount_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y65         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  col/moveCount_reg[10]_C/Q
                         net (fo=2, routed)           0.103     1.756    col/moveCount_reg[10]_C_n_0
    SLICE_X75Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  col/moveCount[11]_i_3/O
                         net (fo=1, routed)           0.000     1.801    col/moveCount[11]_i_3_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.867 r  col/moveCount_reg[11]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.867    col/moveCount[10]
    SLICE_X75Y65         FDRE                                         r  col/moveCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     2.029    col/clk
    SLICE_X75Y65         FDRE                                         r  col/moveCount_reg[10]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X75Y65         FDRE (Hold_fdre_C_D)         0.102     1.628    col/moveCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 col/moveCount_reg[13]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.274ns (74.207%)  route 0.095ns (25.793%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.511    col/clk
    SLICE_X74Y66         FDCE                                         r  col/moveCount_reg[13]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  col/moveCount_reg[13]_C/Q
                         net (fo=2, routed)           0.095     1.771    col/moveCount_reg[13]_C_n_0
    SLICE_X75Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.816 r  col/moveCount[15]_i_4/O
                         net (fo=1, routed)           0.000     1.816    col/moveCount[15]_i_4_n_0
    SLICE_X75Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.881 r  col/moveCount_reg[15]_i_1/O[1]
                         net (fo=3, routed)           0.000     1.881    col/moveCount[13]
    SLICE_X75Y66         FDRE                                         r  col/moveCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     2.028    col/clk
    SLICE_X75Y66         FDRE                                         r  col/moveCount_reg[13]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X75Y66         FDRE (Hold_fdre_C_D)         0.102     1.626    col/moveCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_count_display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_count_display/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.510    Inst_count_display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  Inst_count_display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Inst_count_display/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    Inst_count_display/cnt_reg_n_0_[14]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  Inst_count_display/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    Inst_count_display/cnt_reg[12]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  Inst_count_display/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.026    Inst_count_display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  Inst_count_display/cnt_reg[14]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    Inst_count_display/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_count_display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_count_display/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.594     1.513    Inst_count_display/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  Inst_count_display/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Inst_count_display/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.776    Inst_count_display/cnt_reg_n_0_[6]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  Inst_count_display/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    Inst_count_display/cnt_reg[4]_i_1_n_5
    SLICE_X0Y72          FDRE                                         r  Inst_count_display/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     2.029    Inst_count_display/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  Inst_count_display/cnt_reg[6]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    Inst_count_display/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_count_display/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_count_display/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.511    Inst_count_display/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  Inst_count_display/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Inst_count_display/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.774    Inst_count_display/cnt_reg_n_0_[10]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  Inst_count_display/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    Inst_count_display/cnt_reg[8]_i_1_n_5
    SLICE_X0Y73          FDRE                                         r  Inst_count_display/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.027    Inst_count_display/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  Inst_count_display/cnt_reg[10]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    Inst_count_display/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 col/moveCount_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.285ns (73.446%)  route 0.103ns (26.554%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    col/clk
    SLICE_X77Y65         FDCE                                         r  col/moveCount_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y65         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  col/moveCount_reg[10]_C/Q
                         net (fo=2, routed)           0.103     1.756    col/moveCount_reg[10]_C_n_0
    SLICE_X75Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  col/moveCount[11]_i_3/O
                         net (fo=1, routed)           0.000     1.801    col/moveCount[11]_i_3_n_0
    SLICE_X75Y65         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.900 r  col/moveCount_reg[11]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.900    col/moveCount[11]
    SLICE_X75Y65         FDRE                                         r  col/moveCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     2.029    col/clk
    SLICE_X75Y65         FDRE                                         r  col/moveCount_reg[11]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X75Y65         FDRE (Hold_fdre_C_D)         0.102     1.628    col/moveCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 col/moveCount_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.446%)  route 0.184ns (42.554%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.510    col/clk
    SLICE_X72Y63         FDCE                                         r  col/moveCount_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  col/moveCount_reg[7]_C/Q
                         net (fo=2, routed)           0.184     1.836    col/moveCount_reg[7]_C_n_0
    SLICE_X75Y64         LUT3 (Prop_lut3_I2_O)        0.045     1.881 r  col/moveCount[7]_i_4/O
                         net (fo=1, routed)           0.000     1.881    col/moveCount[7]_i_4_n_0
    SLICE_X75Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.944 r  col/moveCount_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.944    col/moveCount[7]
    SLICE_X75Y64         FDRE                                         r  col/moveCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    col/clk
    SLICE_X75Y64         FDRE                                         r  col/moveCount_reg[7]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X75Y64         FDRE (Hold_fdre_C_D)         0.102     1.652    col/moveCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_count_display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_count_display/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.510    Inst_count_display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  Inst_count_display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Inst_count_display/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    Inst_count_display/cnt_reg_n_0_[14]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.917 r  Inst_count_display/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    Inst_count_display/cnt_reg[12]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  Inst_count_display/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.026    Inst_count_display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  Inst_count_display/cnt_reg[15]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    Inst_count_display/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_count_display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_count_display/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.594     1.513    Inst_count_display/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  Inst_count_display/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Inst_count_display/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.776    Inst_count_display/cnt_reg_n_0_[6]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.920 r  Inst_count_display/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    Inst_count_display/cnt_reg[4]_i_1_n_4
    SLICE_X0Y72          FDRE                                         r  Inst_count_display/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     2.029    Inst_count_display/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  Inst_count_display/cnt_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    Inst_count_display/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     Inst_count_display/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     Inst_count_display/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     Inst_count_display/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     Inst_count_display/cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     Inst_count_display/cnt_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     Inst_count_display/cnt_reg[9]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X75Y71    col/moveCount_reg[16]_P/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y67    col/moveCount_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X74Y70    col/moveCount_reg[17]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    col/counter2_reg[1]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y63    col/counter2_reg[2]_C/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     Inst_count_display/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     Inst_count_display/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     Inst_count_display/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     Inst_count_display/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     Inst_count_display/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     Inst_count_display/cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y70    col/moveCount_reg[17]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X74Y69    col/moveCount_reg[17]_P/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y67    col/moveCount_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y67    col/moveCount_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y67    col/moveCount_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y67    col/moveCount_reg[12]_C/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y67    col/moveCount_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     Inst_count_display/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     Inst_count_display/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     Inst_count_display/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     Inst_count_display/cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     Inst_count_display/cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen
  To Clock:  CLK_OUT1_PxlClkGen

Setup :           24  Failing Endpoints,  Worst Slack       -1.764ns,  Total Violation      -40.733ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.764ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (CLK_OUT1_PxlClkGen rise@120.370ns - clk_100MHz_o_ClkGen rise@120.000ns)
  Data Path Delay:        1.582ns  (logic 0.419ns (26.480%)  route 1.163ns (73.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 121.968 - 120.370 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 121.716 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636   121.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   118.196 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   119.906    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.714   121.716    Inst_MouseCtl/clk
    SLICE_X1Y67          FDRE                                         r  Inst_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.419   122.135 r  Inst_MouseCtl/xpos_reg[10]/Q
                         net (fo=10, routed)          1.163   123.299    Inst_VGA/MOUSE_X_POS[10]
    SLICE_X0Y67          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.370 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516   121.887    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   118.652 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   120.282    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680   122.053    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   118.359 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   120.282    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594   121.968    Inst_VGA/pxl_clk
    SLICE_X0Y67          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[10]/C
                         clock pessimism             -0.001   121.967    
                         clock uncertainty           -0.212   121.755    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.220   121.535    Inst_VGA/MOUSE_X_POS_REG_reg[10]
  -------------------------------------------------------------------
                         required time                        121.535    
                         arrival time                        -123.299    
  -------------------------------------------------------------------
                         slack                                 -1.764    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (CLK_OUT1_PxlClkGen rise@120.370ns - clk_100MHz_o_ClkGen rise@120.000ns)
  Data Path Delay:        1.717ns  (logic 0.456ns (26.560%)  route 1.261ns (73.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 121.969 - 120.370 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 121.719 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636   121.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   118.196 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   119.906    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717   121.719    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456   122.175 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          1.261   123.436    Inst_VGA/MOUSE_X_POS[3]
    SLICE_X4Y63          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.370 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516   121.887    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   118.652 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   120.282    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680   122.053    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   118.359 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   120.282    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595   121.969    Inst_VGA/pxl_clk
    SLICE_X4Y63          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[3]/C
                         clock pessimism             -0.001   121.968    
                         clock uncertainty           -0.212   121.756    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)       -0.081   121.675    Inst_VGA/MOUSE_X_POS_REG_reg[3]
  -------------------------------------------------------------------
                         required time                        121.675    
                         arrival time                        -123.436    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.739ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (CLK_OUT1_PxlClkGen rise@120.370ns - clk_100MHz_o_ClkGen rise@120.000ns)
  Data Path Delay:        1.732ns  (logic 0.456ns (26.325%)  route 1.276ns (73.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 121.969 - 120.370 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 121.719 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636   121.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   118.196 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   119.906    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717   121.719    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456   122.175 r  Inst_MouseCtl/xpos_reg[4]/Q
                         net (fo=19, routed)          1.276   123.452    Inst_VGA/MOUSE_X_POS[4]
    SLICE_X4Y63          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.370 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516   121.887    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   118.652 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   120.282    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680   122.053    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   118.359 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   120.282    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595   121.969    Inst_VGA/pxl_clk
    SLICE_X4Y63          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[4]/C
                         clock pessimism             -0.001   121.968    
                         clock uncertainty           -0.212   121.756    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)       -0.043   121.713    Inst_VGA/MOUSE_X_POS_REG_reg[4]
  -------------------------------------------------------------------
                         required time                        121.713    
                         arrival time                        -123.452    
  -------------------------------------------------------------------
                         slack                                 -1.739    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_Y_POS_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (CLK_OUT1_PxlClkGen rise@120.370ns - clk_100MHz_o_ClkGen rise@120.000ns)
  Data Path Delay:        1.562ns  (logic 0.419ns (26.826%)  route 1.143ns (73.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 121.969 - 120.370 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 121.719 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636   121.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   118.196 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   119.906    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717   121.719    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.419   122.138 r  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          1.143   123.281    Inst_VGA/MOUSE_Y_POS[0]
    SLICE_X4Y63          FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.370 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516   121.887    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   118.652 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   120.282    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680   122.053    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   118.359 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   120.282    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595   121.969    Inst_VGA/pxl_clk
    SLICE_X4Y63          FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[0]/C
                         clock pessimism             -0.001   121.968    
                         clock uncertainty           -0.212   121.756    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)       -0.212   121.544    Inst_VGA/MOUSE_Y_POS_REG_reg[0]
  -------------------------------------------------------------------
                         required time                        121.544    
                         arrival time                        -123.281    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_Y_POS_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (CLK_OUT1_PxlClkGen rise@120.370ns - clk_100MHz_o_ClkGen rise@120.000ns)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.443%)  route 1.268ns (73.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 121.893 - 120.370 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 121.643 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636   121.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   118.196 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   119.906    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.641   121.643    Inst_MouseCtl/clk
    SLICE_X11Y62         FDRE                                         r  Inst_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456   122.099 r  Inst_MouseCtl/ypos_reg[8]/Q
                         net (fo=11, routed)          1.268   123.368    Inst_VGA/MOUSE_Y_POS[8]
    SLICE_X11Y63         FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.370 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516   121.887    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   118.652 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   120.282    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680   122.053    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   118.359 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   120.282    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.519   121.893    Inst_VGA/pxl_clk
    SLICE_X11Y63         FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[8]/C
                         clock pessimism             -0.001   121.892    
                         clock uncertainty           -0.212   121.680    
    SLICE_X11Y63         FDRE (Setup_fdre_C_D)       -0.043   121.637    Inst_VGA/MOUSE_Y_POS_REG_reg[8]
  -------------------------------------------------------------------
                         required time                        121.637    
                         arrival time                        -123.368    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (CLK_OUT1_PxlClkGen rise@120.370ns - clk_100MHz_o_ClkGen rise@120.000ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.401%)  route 1.271ns (73.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 121.969 - 120.370 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 121.719 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636   121.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   118.196 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   119.906    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717   121.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456   122.175 r  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.271   123.447    Inst_VGA/MOUSE_X_POS[1]
    SLICE_X5Y64          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.370 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516   121.887    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   118.652 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   120.282    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680   122.053    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   118.359 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   120.282    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595   121.969    Inst_VGA/pxl_clk
    SLICE_X5Y64          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[1]/C
                         clock pessimism             -0.001   121.968    
                         clock uncertainty           -0.212   121.756    
    SLICE_X5Y64          FDRE (Setup_fdre_C_D)       -0.040   121.716    Inst_VGA/MOUSE_X_POS_REG_reg[1]
  -------------------------------------------------------------------
                         required time                        121.715    
                         arrival time                        -123.447    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.728ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_Y_POS_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (CLK_OUT1_PxlClkGen rise@120.370ns - clk_100MHz_o_ClkGen rise@120.000ns)
  Data Path Delay:        1.725ns  (logic 0.456ns (26.430%)  route 1.269ns (73.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 121.893 - 120.370 ) 
    Source Clock Delay      (SCD):    1.642ns = ( 121.642 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636   121.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   118.196 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   119.906    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.640   121.642    Inst_MouseCtl/clk
    SLICE_X11Y64         FDRE                                         r  Inst_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456   122.098 r  Inst_MouseCtl/ypos_reg[6]/Q
                         net (fo=14, routed)          1.269   123.368    Inst_VGA/MOUSE_Y_POS[6]
    SLICE_X11Y63         FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.370 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516   121.887    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   118.652 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   120.282    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680   122.053    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   118.359 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   120.282    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.519   121.893    Inst_VGA/pxl_clk
    SLICE_X11Y63         FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[6]/C
                         clock pessimism             -0.001   121.892    
                         clock uncertainty           -0.212   121.680    
    SLICE_X11Y63         FDRE (Setup_fdre_C_D)       -0.040   121.640    Inst_VGA/MOUSE_Y_POS_REG_reg[6]
  -------------------------------------------------------------------
                         required time                        121.640    
                         arrival time                        -123.368    
  -------------------------------------------------------------------
                         slack                                 -1.728    

Slack (VIOLATED) :        -1.728ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (CLK_OUT1_PxlClkGen rise@120.370ns - clk_100MHz_o_ClkGen rise@120.000ns)
  Data Path Delay:        1.722ns  (logic 0.456ns (26.476%)  route 1.266ns (73.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 121.971 - 120.370 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 121.720 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636   121.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   118.196 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   119.906    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.718   121.720    Inst_MouseCtl/clk
    SLICE_X3Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456   122.176 r  Inst_MouseCtl/xpos_reg[2]/Q
                         net (fo=19, routed)          1.266   123.443    Inst_VGA/MOUSE_X_POS[2]
    SLICE_X0Y63          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.370 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516   121.887    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   118.652 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   120.282    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680   122.053    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   118.359 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   120.282    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.597   121.971    Inst_VGA/pxl_clk
    SLICE_X0Y63          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[2]/C
                         clock pessimism             -0.001   121.970    
                         clock uncertainty           -0.212   121.758    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.043   121.715    Inst_VGA/MOUSE_X_POS_REG_reg[2]
  -------------------------------------------------------------------
                         required time                        121.715    
                         arrival time                        -123.443    
  -------------------------------------------------------------------
                         slack                                 -1.728    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (CLK_OUT1_PxlClkGen rise@120.370ns - clk_100MHz_o_ClkGen rise@120.000ns)
  Data Path Delay:        1.720ns  (logic 0.456ns (26.508%)  route 1.264ns (73.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 121.966 - 120.370 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 121.714 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636   121.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   118.196 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   119.906    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.712   121.714    Inst_MouseCtl/clk
    SLICE_X3Y68          FDRE                                         r  Inst_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456   122.170 r  Inst_MouseCtl/xpos_reg[8]/Q
                         net (fo=13, routed)          1.264   123.435    Inst_VGA/MOUSE_X_POS[8]
    SLICE_X1Y68          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.370 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516   121.887    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   118.652 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   120.282    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680   122.053    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   118.359 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   120.282    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.592   121.966    Inst_VGA/pxl_clk
    SLICE_X1Y68          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[8]/C
                         clock pessimism             -0.001   121.965    
                         clock uncertainty           -0.212   121.753    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)       -0.043   121.710    Inst_VGA/MOUSE_X_POS_REG_reg[8]
  -------------------------------------------------------------------
                         required time                        121.710    
                         arrival time                        -123.435    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (CLK_OUT1_PxlClkGen rise@120.370ns - clk_100MHz_o_ClkGen rise@120.000ns)
  Data Path Delay:        1.707ns  (logic 0.456ns (26.721%)  route 1.251ns (73.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 121.969 - 120.370 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 121.717 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636   121.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   118.196 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   119.906    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715   121.717    Inst_MouseCtl/clk
    SLICE_X0Y66          FDRE                                         r  Inst_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456   122.173 r  Inst_MouseCtl/xpos_reg[7]/Q
                         net (fo=20, routed)          1.251   123.424    Inst_VGA/MOUSE_X_POS[7]
    SLICE_X1Y66          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.370 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516   121.887    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   118.652 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   120.282    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.680   122.053    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   118.359 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   120.282    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.373 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595   121.969    Inst_VGA/pxl_clk
    SLICE_X1Y66          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[7]/C
                         clock pessimism             -0.001   121.968    
                         clock uncertainty           -0.212   121.756    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)       -0.040   121.716    Inst_VGA/MOUSE_X_POS_REG_reg[7]
  -------------------------------------------------------------------
                         required time                        121.715    
                         arrival time                        -123.424    
  -------------------------------------------------------------------
                         slack                                 -1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.337%)  route 0.490ns (77.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          0.490     1.230    Inst_VGA/MOUSE_X_POS[1]
    SLICE_X5Y64          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.867     0.869    Inst_VGA/pxl_clk
    SLICE_X5Y64          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[1]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.212     1.081    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.078     1.159    Inst_VGA/MOUSE_X_POS_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_Y_POS_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.667%)  route 0.481ns (77.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.569     0.571    Inst_MouseCtl/clk
    SLICE_X11Y64         FDRE                                         r  Inst_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  Inst_MouseCtl/ypos_reg[9]/Q
                         net (fo=12, routed)          0.481     1.193    Inst_VGA/MOUSE_Y_POS[9]
    SLICE_X10Y65         FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.838     0.840    Inst_VGA/pxl_clk
    SLICE_X10Y65         FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[9]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.212     1.052    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.060     1.112    Inst_VGA/MOUSE_Y_POS_REG_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.128ns (21.358%)  route 0.471ns (78.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.596     0.598    Inst_MouseCtl/clk
    SLICE_X1Y67          FDRE                                         r  Inst_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128     0.726 r  Inst_MouseCtl/xpos_reg[10]/Q
                         net (fo=10, routed)          0.471     1.197    Inst_VGA/MOUSE_X_POS[10]
    SLICE_X0Y67          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.867     0.869    Inst_VGA/pxl_clk
    SLICE_X0Y67          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[10]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.212     1.081    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.022     1.103    Inst_VGA/MOUSE_X_POS_REG_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_Y_POS_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.516%)  route 0.514ns (78.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.569     0.571    Inst_MouseCtl/clk
    SLICE_X11Y64         FDRE                                         r  Inst_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  Inst_MouseCtl/ypos_reg[6]/Q
                         net (fo=14, routed)          0.514     1.226    Inst_VGA/MOUSE_Y_POS[6]
    SLICE_X11Y63         FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.839     0.841    Inst_VGA/pxl_clk
    SLICE_X11Y63         FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[6]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.212     1.053    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.078     1.131    Inst_VGA/MOUSE_Y_POS_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.513%)  route 0.546ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.600     0.602    Inst_MouseCtl/clk
    SLICE_X1Y61          FDRE                                         r  Inst_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  Inst_MouseCtl/xpos_reg[0]/Q
                         net (fo=16, routed)          0.546     1.289    Inst_VGA/MOUSE_X_POS[0]
    SLICE_X3Y61          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.873     0.875    Inst_VGA/pxl_clk
    SLICE_X3Y61          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[0]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.212     1.087    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.078     1.165    Inst_VGA/MOUSE_X_POS_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_Y_POS_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.141ns (20.216%)  route 0.556ns (79.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.570     0.572    Inst_MouseCtl/clk
    SLICE_X11Y62         FDRE                                         r  Inst_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  Inst_MouseCtl/ypos_reg[8]/Q
                         net (fo=11, routed)          0.556     1.269    Inst_VGA/MOUSE_Y_POS[8]
    SLICE_X11Y63         FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.839     0.841    Inst_VGA/pxl_clk
    SLICE_X11Y63         FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[8]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.212     1.053    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.076     1.129    Inst_VGA/MOUSE_Y_POS_REG_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.141ns (19.852%)  route 0.569ns (80.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.595     0.597    Inst_MouseCtl/clk
    SLICE_X3Y68          FDRE                                         r  Inst_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  Inst_MouseCtl/xpos_reg[8]/Q
                         net (fo=13, routed)          0.569     1.307    Inst_VGA/MOUSE_X_POS[8]
    SLICE_X1Y68          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.866     0.868    Inst_VGA/pxl_clk
    SLICE_X1Y68          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[8]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.212     1.080    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.076     1.156    Inst_VGA/MOUSE_X_POS_REG_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.651%)  route 0.577ns (80.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X0Y66          FDRE                                         r  Inst_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[7]/Q
                         net (fo=20, routed)          0.577     1.316    Inst_VGA/MOUSE_X_POS[7]
    SLICE_X1Y66          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.868     0.870    Inst_VGA/pxl_clk
    SLICE_X1Y66          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[7]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.212     1.082    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.078     1.160    Inst_VGA/MOUSE_X_POS_REG_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_X_POS_REG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.603%)  route 0.578ns (80.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.598     0.600    Inst_MouseCtl/clk
    SLICE_X3Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  Inst_MouseCtl/xpos_reg[2]/Q
                         net (fo=19, routed)          0.578     1.319    Inst_VGA/MOUSE_X_POS[2]
    SLICE_X0Y63          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.870     0.872    Inst_VGA/pxl_clk
    SLICE_X0Y63          FDRE                                         r  Inst_VGA/MOUSE_X_POS_REG_reg[2]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.212     1.084    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.076     1.160    Inst_VGA/MOUSE_X_POS_REG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA/MOUSE_Y_POS_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_PxlClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             CLK_OUT1_PxlClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_PxlClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.556%)  route 0.580ns (80.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.599     0.601    Inst_MouseCtl/clk
    SLICE_X1Y62          FDRE                                         r  Inst_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     0.742 r  Inst_MouseCtl/ypos_reg[1]/Q
                         net (fo=14, routed)          0.580     1.322    Inst_VGA/MOUSE_Y_POS[1]
    SLICE_X3Y62          FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_PxlClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     0.828    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.896     0.898    Inst_VGA/Inst_PxlClkGen/inst/CLK_IN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  Inst_VGA/Inst_PxlClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Inst_VGA/Inst_PxlClkGen/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871     0.873    Inst_VGA/pxl_clk
    SLICE_X3Y62          FDRE                                         r  Inst_VGA/MOUSE_Y_POS_REG_reg[1]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.212     1.085    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.076     1.161    Inst_VGA/MOUSE_Y_POS_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 0.952ns (11.201%)  route 7.547ns (88.799%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717     1.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.778     3.953    col/xpos[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.077 r  col/collide_reg_i_25/O
                         net (fo=2, routed)           0.892     4.969    col/collide_reg_i_25_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           2.888     7.981    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          1.500     9.606    col/moveCount0
    SLICE_X85Y63         LUT5 (Prop_lut5_I3_O)        0.124     9.730 r  col/counter2[2]_C_i_1/O
                         net (fo=1, routed)           0.489    10.219    col/counter2[2]_C_i_1_n_0
    SLICE_X87Y63         FDCE                                         r  col/counter2_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607    15.030    col/clk
    SLICE_X87Y63         FDCE                                         r  col/counter2_reg[2]_C/C
                         clock pessimism              0.000    15.030    
                         clock uncertainty           -0.173    14.857    
    SLICE_X87Y63         FDCE (Setup_fdce_C_D)       -0.067    14.790    col/counter2_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 0.952ns (11.340%)  route 7.443ns (88.660%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717     1.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.778     3.953    col/xpos[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.077 r  col/collide_reg_i_25/O
                         net (fo=2, routed)           0.892     4.969    col/collide_reg_i_25_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           2.888     7.981    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          1.885     9.991    col/moveCount0
    SLICE_X83Y62         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  col/counter2[1]_C_i_1/O
                         net (fo=1, routed)           0.000    10.115    col/counter2[1]_C_i_1_n_0
    SLICE_X83Y62         FDCE                                         r  col/counter2_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606    15.029    col/clk
    SLICE_X83Y62         FDCE                                         r  col/counter2_reg[1]_C/C
                         clock pessimism              0.000    15.029    
                         clock uncertainty           -0.173    14.856    
    SLICE_X83Y62         FDCE (Setup_fdce_C_D)        0.029    14.885    col/counter2_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 0.978ns (11.851%)  route 7.274ns (88.149%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717     1.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.778     3.953    col/xpos[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.077 r  col/collide_reg_i_25/O
                         net (fo=2, routed)           0.892     4.969    col/collide_reg_i_25_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           2.888     7.981    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          1.716     9.822    col/moveCount0
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.150     9.972 r  col/counter2[0]_C_i_1/O
                         net (fo=1, routed)           0.000     9.972    col/counter2[0]_C_i_1_n_0
    SLICE_X82Y63         FDCE                                         r  col/counter2_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605    15.028    col/clk
    SLICE_X82Y63         FDCE                                         r  col/counter2_reg[0]_C/C
                         clock pessimism              0.000    15.028    
                         clock uncertainty           -0.173    14.855    
    SLICE_X82Y63         FDCE (Setup_fdce_C_D)        0.047    14.902    col/counter2_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[18]_C/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 0.828ns (10.328%)  route 7.189ns (89.672%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717     1.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.778     3.953    col/xpos[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.077 r  col/collide_reg_i_25/O
                         net (fo=2, routed)           0.892     4.969    col/collide_reg_i_25_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           2.888     7.981    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          1.631     9.736    col/moveCount0
    SLICE_X76Y69         FDCE                                         r  col/moveCount_reg[18]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    col/clk
    SLICE_X76Y69         FDCE                                         r  col/moveCount_reg[18]_C/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.173    14.836    
    SLICE_X76Y69         FDCE (Setup_fdce_C_CE)      -0.169    14.667    col/moveCount_reg[18]_C
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.250ns  (logic 0.978ns (11.854%)  route 7.272ns (88.146%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717     1.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.778     3.953    col/xpos[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.077 r  col/collide_reg_i_25/O
                         net (fo=2, routed)           0.892     4.969    col/collide_reg_i_25_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           2.888     7.981    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          1.715     9.820    col/moveCount0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.150     9.970 r  col/counter2[3]_C_i_1/O
                         net (fo=1, routed)           0.000     9.970    col/counter2[3]_C_i_1_n_0
    SLICE_X83Y64         FDCE                                         r  col/counter2_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605    15.028    col/clk
    SLICE_X83Y64         FDCE                                         r  col/counter2_reg[3]_C/C
                         clock pessimism              0.000    15.028    
                         clock uncertainty           -0.173    14.855    
    SLICE_X83Y64         FDCE (Setup_fdce_C_D)        0.047    14.902    col/counter2_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 0.828ns (10.368%)  route 7.158ns (89.632%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717     1.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.778     3.953    col/xpos[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.077 r  col/collide_reg_i_25/O
                         net (fo=2, routed)           0.892     4.969    col/collide_reg_i_25_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           2.888     7.981    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          1.601     9.706    col/moveCount0
    SLICE_X83Y61         FDPE                                         r  col/counter2_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607    15.030    col/clk
    SLICE_X83Y61         FDPE                                         r  col/counter2_reg[1]_P/C
                         clock pessimism              0.000    15.030    
                         clock uncertainty           -0.173    14.857    
    SLICE_X83Y61         FDPE (Setup_fdpe_C_CE)      -0.205    14.652    col/counter2_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[14]_C/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 0.828ns (10.476%)  route 7.076ns (89.524%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717     1.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.778     3.953    col/xpos[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.077 r  col/collide_reg_i_25/O
                         net (fo=2, routed)           0.892     4.969    col/collide_reg_i_25_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           2.888     7.981    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          1.518     9.623    col/moveCount0
    SLICE_X72Y67         FDCE                                         r  col/moveCount_reg[14]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.587    15.010    col/clk
    SLICE_X72Y67         FDCE                                         r  col/moveCount_reg[14]_C/C
                         clock pessimism              0.000    15.010    
                         clock uncertainty           -0.173    14.837    
    SLICE_X72Y67         FDCE (Setup_fdce_C_CE)      -0.205    14.632    col/moveCount_reg[14]_C
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[14]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 0.828ns (10.476%)  route 7.076ns (89.524%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717     1.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.778     3.953    col/xpos[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.077 r  col/collide_reg_i_25/O
                         net (fo=2, routed)           0.892     4.969    col/collide_reg_i_25_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           2.888     7.981    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          1.518     9.623    col/moveCount0
    SLICE_X73Y67         FDPE                                         r  col/moveCount_reg[14]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.587    15.010    col/clk
    SLICE_X73Y67         FDPE                                         r  col/moveCount_reg[14]_P/C
                         clock pessimism              0.000    15.010    
                         clock uncertainty           -0.173    14.837    
    SLICE_X73Y67         FDPE (Setup_fdpe_C_CE)      -0.205    14.632    col/moveCount_reg[14]_P
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[3]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 0.828ns (10.413%)  route 7.124ns (89.587%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717     1.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.778     3.953    col/xpos[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.077 r  col/collide_reg_i_25/O
                         net (fo=2, routed)           0.892     4.969    col/collide_reg_i_25_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           2.888     7.981    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          1.566     9.671    col/moveCount0
    SLICE_X84Y64         FDPE                                         r  col/counter2_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605    15.028    col/clk
    SLICE_X84Y64         FDPE                                         r  col/counter2_reg[3]_P/C
                         clock pessimism              0.000    15.028    
                         clock uncertainty           -0.173    14.855    
    SLICE_X84Y64         FDPE (Setup_fdpe_C_CE)      -0.169    14.686    col/counter2_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[17]_C/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 0.828ns (10.449%)  route 7.096ns (89.551%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.717     1.719    Inst_MouseCtl/clk
    SLICE_X4Y64          FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     2.175 f  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=16, routed)          1.778     3.953    col/xpos[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.077 r  col/collide_reg_i_25/O
                         net (fo=2, routed)           0.892     4.969    col/collide_reg_i_25_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           2.888     7.981    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.105 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          1.539     9.644    col/moveCount0
    SLICE_X74Y70         FDCE                                         r  col/moveCount_reg[17]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    col/clk
    SLICE_X74Y70         FDCE                                         r  col/moveCount_reg[17]_C/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.173    14.836    
    SLICE_X74Y70         FDCE (Setup_fdce_C_CE)      -0.169    14.667    col/moveCount_reg[17]_C
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/plat1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.277ns (11.356%)  route 2.162ns (88.644%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          0.420     1.159    col/xpos[3]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           1.279     2.483    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.528 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          0.464     2.992    col/moveCount0
    SLICE_X72Y61         LUT4 (Prop_lut4_I3_O)        0.046     3.038 r  col/plat1_i_1/O
                         net (fo=1, routed)           0.000     3.038    col/plat1_i_1_n_0
    SLICE_X72Y61         FDRE                                         r  col/plat1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    col/clk
    SLICE_X72Y61         FDRE                                         r  col/plat1_reg/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.173     2.203    
    SLICE_X72Y61         FDRE (Hold_fdre_C_D)         0.105     2.308    col/plat1_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[3]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.231ns (9.954%)  route 2.090ns (90.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          0.420     1.159    col/xpos[3]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           1.279     2.483    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.528 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          0.391     2.919    col/moveCount0
    SLICE_X73Y60         FDPE                                         r  col/moveCount_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    col/clk
    SLICE_X73Y60         FDPE                                         r  col/moveCount_reg[3]_P/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.173     2.203    
    SLICE_X73Y60         FDPE (Hold_fdpe_C_CE)       -0.039     2.164    col/moveCount_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.231ns (9.877%)  route 2.108ns (90.123%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          0.420     1.159    col/xpos[3]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           1.279     2.483    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.528 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          0.409     2.937    col/moveCount0
    SLICE_X75Y60         FDPE                                         r  col/moveCount_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.868     2.033    col/clk
    SLICE_X75Y60         FDPE                                         r  col/moveCount_reg[2]_P/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.173     2.206    
    SLICE_X75Y60         FDPE (Hold_fdpe_C_CE)       -0.039     2.167    col/moveCount_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.231ns (9.838%)  route 2.117ns (90.162%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          0.420     1.159    col/xpos[3]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           1.279     2.483    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.528 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          0.419     2.947    col/moveCount0
    SLICE_X75Y61         FDPE                                         r  col/moveCount_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.868     2.033    col/clk
    SLICE_X75Y61         FDPE                                         r  col/moveCount_reg[0]_P/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.173     2.206    
    SLICE_X75Y61         FDPE (Hold_fdpe_C_CE)       -0.039     2.167    col/moveCount_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.231ns (9.834%)  route 2.118ns (90.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          0.420     1.159    col/xpos[3]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           1.279     2.483    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.528 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          0.419     2.947    col/moveCount0
    SLICE_X73Y62         FDPE                                         r  col/moveCount_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     2.028    col/clk
    SLICE_X73Y62         FDPE                                         r  col/moveCount_reg[1]_P/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.173     2.201    
    SLICE_X73Y62         FDPE (Hold_fdpe_C_CE)       -0.039     2.162    col/moveCount_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[3]_C/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.231ns (9.622%)  route 2.170ns (90.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          0.420     1.159    col/xpos[3]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           1.279     2.483    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.528 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          0.471     2.999    col/moveCount0
    SLICE_X74Y60         FDCE                                         r  col/moveCount_reg[3]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.868     2.033    col/clk
    SLICE_X74Y60         FDCE                                         r  col/moveCount_reg[3]_C/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.173     2.206    
    SLICE_X74Y60         FDCE (Hold_fdce_C_CE)       -0.016     2.190    col/moveCount_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[0]_C/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.231ns (9.594%)  route 2.177ns (90.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          0.420     1.159    col/xpos[3]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           1.279     2.483    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.528 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          0.478     3.006    col/moveCount0
    SLICE_X76Y61         FDCE                                         r  col/moveCount_reg[0]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.868     2.033    col/clk
    SLICE_X76Y61         FDCE                                         r  col/moveCount_reg[0]_C/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.173     2.206    
    SLICE_X76Y61         FDCE (Hold_fdce_C_CE)       -0.016     2.190    col/moveCount_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[2]_C/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.231ns (9.655%)  route 2.162ns (90.345%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          0.420     1.159    col/xpos[3]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           1.279     2.483    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.528 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          0.463     2.991    col/moveCount0
    SLICE_X75Y59         FDCE                                         r  col/moveCount_reg[2]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.869     2.034    col/clk
    SLICE_X75Y59         FDCE                                         r  col/moveCount_reg[2]_C/C
                         clock pessimism              0.000     2.034    
                         clock uncertainty            0.173     2.207    
    SLICE_X75Y59         FDCE (Hold_fdce_C_CE)       -0.039     2.168    col/moveCount_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[1]_C/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.231ns (9.529%)  route 2.193ns (90.471%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          0.420     1.159    col/xpos[3]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           1.279     2.483    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.528 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          0.495     3.023    col/moveCount0
    SLICE_X74Y61         FDCE                                         r  col/moveCount_reg[1]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.868     2.033    col/clk
    SLICE_X74Y61         FDCE                                         r  col/moveCount_reg[1]_C/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.173     2.206    
    SLICE_X74Y61         FDCE (Hold_fdce_C_CE)       -0.016     2.190    col/moveCount_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[10]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.231ns (9.466%)  route 2.209ns (90.534%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=20, routed)          0.420     1.159    col/xpos[3]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.204 r  col/moveCount[19]_C_i_2/O
                         net (fo=2, routed)           1.279     2.483    col/moveCount[19]_C_i_2_n_0
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.528 r  col/moveCount[19]_C_i_1/O
                         net (fo=49, routed)          0.511     3.039    col/moveCount0
    SLICE_X74Y65         FDPE                                         r  col/moveCount_reg[10]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     2.029    col/clk
    SLICE_X74Y65         FDPE                                         r  col/moveCount_reg[10]_P/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.173     2.202    
    SLICE_X74Y65         FDPE (Hold_fdpe_C_CE)       -0.016     2.186    col/moveCount_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.853    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100MHz_o_ClkGen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 1.178ns (13.095%)  route 7.818ns (86.905%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715     1.717    Inst_MouseCtl/clk
    SLICE_X4Y65          FDRE                                         r  Inst_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  Inst_MouseCtl/ypos_reg[3]/Q
                         net (fo=21, routed)          1.454     3.628    col/ypos[3]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.146     3.774 f  col/moveCount_reg[19]_LDC_i_5/O
                         net (fo=1, routed)           0.165     3.939    col/moveCount_reg[19]_LDC_i_5_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.328     4.267 f  col/moveCount_reg[19]_LDC_i_4/O
                         net (fo=1, routed)           0.872     5.139    col/moveCount_reg[19]_LDC_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.263 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          4.144     9.407    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X85Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.531 f  col/counter2_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           1.183    10.713    col/counter2_reg[2]_LDC_i_2_n_0
    SLICE_X87Y63         FDCE                                         f  col/counter2_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.607    15.030    col/clk
    SLICE_X87Y63         FDCE                                         r  col/counter2_reg[2]_C/C
                         clock pessimism              0.000    15.030    
                         clock uncertainty           -0.173    14.857    
    SLICE_X87Y63         FDCE (Recov_fdce_C_CLR)     -0.405    14.452    col/counter2_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 1.178ns (13.297%)  route 7.681ns (86.703%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715     1.717    Inst_MouseCtl/clk
    SLICE_X4Y65          FDRE                                         r  Inst_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  Inst_MouseCtl/ypos_reg[3]/Q
                         net (fo=21, routed)          1.454     3.628    col/ypos[3]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.146     3.774 f  col/moveCount_reg[19]_LDC_i_5/O
                         net (fo=1, routed)           0.165     3.939    col/moveCount_reg[19]_LDC_i_5_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.328     4.267 f  col/moveCount_reg[19]_LDC_i_4/O
                         net (fo=1, routed)           0.872     5.139    col/moveCount_reg[19]_LDC_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.263 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          4.290     9.553    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X83Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.677 f  col/counter2_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.900    10.576    col/counter2_reg[3]_LDC_i_1_n_0
    SLICE_X84Y64         FDPE                                         f  col/counter2_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605    15.028    col/clk
    SLICE_X84Y64         FDPE                                         r  col/counter2_reg[3]_P/C
                         clock pessimism              0.000    15.028    
                         clock uncertainty           -0.173    14.855    
    SLICE_X84Y64         FDPE (Recov_fdpe_C_PRE)     -0.361    14.494    col/counter2_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 1.178ns (13.677%)  route 7.435ns (86.323%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715     1.717    Inst_MouseCtl/clk
    SLICE_X4Y65          FDRE                                         r  Inst_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  Inst_MouseCtl/ypos_reg[3]/Q
                         net (fo=21, routed)          1.454     3.628    col/ypos[3]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.146     3.774 f  col/moveCount_reg[19]_LDC_i_5/O
                         net (fo=1, routed)           0.165     3.939    col/moveCount_reg[19]_LDC_i_5_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.328     4.267 f  col/moveCount_reg[19]_LDC_i_4/O
                         net (fo=1, routed)           0.872     5.139    col/moveCount_reg[19]_LDC_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.263 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          3.898     9.161    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X74Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.285 f  col/moveCount_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.045    10.330    col/moveCount_reg[1]_LDC_i_1_n_0
    SLICE_X73Y62         FDPE                                         f  col/moveCount_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.591    15.014    col/clk
    SLICE_X73Y62         FDPE                                         r  col/moveCount_reg[1]_P/C
                         clock pessimism              0.000    15.014    
                         clock uncertainty           -0.173    14.841    
    SLICE_X73Y62         FDPE (Recov_fdpe_C_PRE)     -0.359    14.482    col/moveCount_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 1.178ns (13.778%)  route 7.372ns (86.222%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715     1.717    Inst_MouseCtl/clk
    SLICE_X4Y65          FDRE                                         r  Inst_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  Inst_MouseCtl/ypos_reg[3]/Q
                         net (fo=21, routed)          1.454     3.628    col/ypos[3]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.146     3.774 f  col/moveCount_reg[19]_LDC_i_5/O
                         net (fo=1, routed)           0.165     3.939    col/moveCount_reg[19]_LDC_i_5_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.328     4.267 f  col/moveCount_reg[19]_LDC_i_4/O
                         net (fo=1, routed)           0.872     5.139    col/moveCount_reg[19]_LDC_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.263 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          3.985     9.248    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X83Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.372 f  col/counter2_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.895    10.267    col/counter2_reg[1]_LDC_i_2_n_0
    SLICE_X83Y62         FDCE                                         f  col/counter2_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606    15.029    col/clk
    SLICE_X83Y62         FDCE                                         r  col/counter2_reg[1]_C/C
                         clock pessimism              0.000    15.029    
                         clock uncertainty           -0.173    14.856    
    SLICE_X83Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.451    col/counter2_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 1.178ns (13.717%)  route 7.410ns (86.283%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715     1.717    Inst_MouseCtl/clk
    SLICE_X4Y65          FDRE                                         r  Inst_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  Inst_MouseCtl/ypos_reg[3]/Q
                         net (fo=21, routed)          1.454     3.628    col/ypos[3]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.146     3.774 f  col/moveCount_reg[19]_LDC_i_5/O
                         net (fo=1, routed)           0.165     3.939    col/moveCount_reg[19]_LDC_i_5_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.328     4.267 f  col/moveCount_reg[19]_LDC_i_4/O
                         net (fo=1, routed)           0.872     5.139    col/moveCount_reg[19]_LDC_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.263 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          3.988     9.251    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.375 f  col/counter2_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.931    10.305    col/counter2_reg[0]_LDC_i_1_n_0
    SLICE_X84Y63         FDPE                                         f  col/counter2_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.605    15.028    col/clk
    SLICE_X84Y63         FDPE                                         r  col/counter2_reg[0]_P/C
                         clock pessimism              0.000    15.028    
                         clock uncertainty           -0.173    14.855    
    SLICE_X84Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    14.494    col/counter2_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[8]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 1.178ns (13.975%)  route 7.252ns (86.025%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715     1.717    Inst_MouseCtl/clk
    SLICE_X4Y65          FDRE                                         r  Inst_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  Inst_MouseCtl/ypos_reg[3]/Q
                         net (fo=21, routed)          1.454     3.628    col/ypos[3]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.146     3.774 f  col/moveCount_reg[19]_LDC_i_5/O
                         net (fo=1, routed)           0.165     3.939    col/moveCount_reg[19]_LDC_i_5_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.328     4.267 f  col/moveCount_reg[19]_LDC_i_4/O
                         net (fo=1, routed)           0.872     5.139    col/moveCount_reg[19]_LDC_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.263 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          3.703     8.966    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X73Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.090 f  col/moveCount_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           1.057    10.147    col/moveCount_reg[8]_LDC_i_1_n_0
    SLICE_X73Y65         FDPE                                         f  col/moveCount_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.589    15.012    col/clk
    SLICE_X73Y65         FDPE                                         r  col/moveCount_reg[8]_P/C
                         clock pessimism              0.000    15.012    
                         clock uncertainty           -0.173    14.839    
    SLICE_X73Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    14.480    col/moveCount_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[11]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.426ns  (logic 1.178ns (13.981%)  route 7.248ns (86.019%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715     1.717    Inst_MouseCtl/clk
    SLICE_X4Y65          FDRE                                         r  Inst_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  Inst_MouseCtl/ypos_reg[3]/Q
                         net (fo=21, routed)          1.454     3.628    col/ypos[3]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.146     3.774 f  col/moveCount_reg[19]_LDC_i_5/O
                         net (fo=1, routed)           0.165     3.939    col/moveCount_reg[19]_LDC_i_5_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.328     4.267 f  col/moveCount_reg[19]_LDC_i_4/O
                         net (fo=1, routed)           0.872     5.139    col/moveCount_reg[19]_LDC_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.263 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          3.449     8.712    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X75Y68         LUT2 (Prop_lut2_I1_O)        0.124     8.836 f  col/moveCount_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           1.307    10.143    col/moveCount_reg[11]_LDC_i_1_n_0
    SLICE_X75Y69         FDPE                                         f  col/moveCount_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    col/clk
    SLICE_X75Y69         FDPE                                         r  col/moveCount_reg[11]_P/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.173    14.836    
    SLICE_X75Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.477    col/moveCount_reg[11]_P
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[19]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 1.178ns (14.003%)  route 7.235ns (85.997%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715     1.717    Inst_MouseCtl/clk
    SLICE_X4Y65          FDRE                                         r  Inst_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  Inst_MouseCtl/ypos_reg[3]/Q
                         net (fo=21, routed)          1.454     3.628    col/ypos[3]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.146     3.774 f  col/moveCount_reg[19]_LDC_i_5/O
                         net (fo=1, routed)           0.165     3.939    col/moveCount_reg[19]_LDC_i_5_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.328     4.267 f  col/moveCount_reg[19]_LDC_i_4/O
                         net (fo=1, routed)           0.872     5.139    col/moveCount_reg[19]_LDC_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.263 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          3.625     8.888    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X72Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.012 f  col/moveCount_reg[19]_LDC_i_1/O
                         net (fo=2, routed)           1.118    10.130    col/moveCount_reg[19]_LDC_i_1_n_0
    SLICE_X73Y70         FDPE                                         f  col/moveCount_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.584    15.007    col/clk
    SLICE_X73Y70         FDPE                                         r  col/moveCount_reg[19]_P/C
                         clock pessimism              0.000    15.007    
                         clock uncertainty           -0.173    14.834    
    SLICE_X73Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    14.475    col/moveCount_reg[19]_P
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[8]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 1.178ns (14.088%)  route 7.184ns (85.912%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        3.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715     1.717    Inst_MouseCtl/clk
    SLICE_X4Y65          FDRE                                         r  Inst_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  Inst_MouseCtl/ypos_reg[3]/Q
                         net (fo=21, routed)          1.454     3.628    col/ypos[3]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.146     3.774 f  col/moveCount_reg[19]_LDC_i_5/O
                         net (fo=1, routed)           0.165     3.939    col/moveCount_reg[19]_LDC_i_5_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.328     4.267 f  col/moveCount_reg[19]_LDC_i_4/O
                         net (fo=1, routed)           0.872     5.139    col/moveCount_reg[19]_LDC_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.263 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          3.702     8.965    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.089 f  col/moveCount_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.990    10.079    col/moveCount_reg[8]_LDC_i_2_n_0
    SLICE_X73Y68         FDCE                                         f  col/moveCount_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.585    15.008    col/clk
    SLICE_X73Y68         FDCE                                         r  col/moveCount_reg[8]_C/C
                         clock pessimism              0.000    15.008    
                         clock uncertainty           -0.173    14.835    
    SLICE_X73Y68         FDCE (Recov_fdce_C_CLR)     -0.405    14.430    col/moveCount_reg[8]_C
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[15]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 1.178ns (14.119%)  route 7.165ns (85.881%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.636     1.636    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.715     1.717    Inst_MouseCtl/clk
    SLICE_X4Y65          FDRE                                         r  Inst_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  Inst_MouseCtl/ypos_reg[3]/Q
                         net (fo=21, routed)          1.454     3.628    col/ypos[3]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.146     3.774 f  col/moveCount_reg[19]_LDC_i_5/O
                         net (fo=1, routed)           0.165     3.939    col/moveCount_reg[19]_LDC_i_5_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.328     4.267 f  col/moveCount_reg[19]_LDC_i_4/O
                         net (fo=1, routed)           0.872     5.139    col/moveCount_reg[19]_LDC_i_4_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     5.263 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          3.856     9.119    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X73Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.243 f  col/moveCount_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.818    10.061    col/moveCount_reg[15]_LDC_i_2_n_0
    SLICE_X72Y69         FDCE                                         f  col/moveCount_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.584    15.007    col/clk
    SLICE_X72Y69         FDCE                                         r  col/moveCount_reg[15]_C/C
                         clock pessimism              0.000    15.007    
                         clock uncertainty           -0.173    14.834    
    SLICE_X72Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.429    col/moveCount_reg[15]_C
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.676ns (17.362%)  route 3.218ns (82.638%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     1.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595     1.598    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.337     1.935 f  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          1.022     2.957    col/ypos[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.239     3.196 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          1.749     4.945    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X82Y63         LUT2 (Prop_lut2_I0_O)        0.100     5.045 f  col/counter2_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.447     5.492    col/counter2_reg[0]_LDC_i_2_n_0
    SLICE_X82Y63         FDCE                                         f  col/counter2_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.725     5.328    col/clk
    SLICE_X82Y63         FDCE                                         r  col/counter2_reg[0]_C/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.173     5.501    
    SLICE_X82Y63         FDCE (Remov_fdce_C_CLR)     -0.208     5.293    col/counter2_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -5.293    
                         arrival time                           5.492    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.676ns (15.941%)  route 3.565ns (84.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     1.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595     1.598    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.337     1.935 f  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          1.022     2.957    col/ypos[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.239     3.196 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          1.626     4.822    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X73Y61         LUT2 (Prop_lut2_I1_O)        0.100     4.922 f  col/moveCount_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.917     5.839    col/moveCount_reg[3]_LDC_i_1_n_0
    SLICE_X73Y60         FDPE                                         f  col/moveCount_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.713     5.316    col/clk
    SLICE_X73Y60         FDPE                                         r  col/moveCount_reg[3]_P/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.173     5.489    
    SLICE_X73Y60         FDPE (Remov_fdpe_C_PRE)     -0.208     5.281    col/moveCount_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.281    
                         arrival time                           5.839    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[15]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.676ns (15.915%)  route 3.572ns (84.085%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     1.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595     1.598    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.337     1.935 f  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          1.022     2.957    col/ypos[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.239     3.196 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          1.718     4.914    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X73Y69         LUT2 (Prop_lut2_I1_O)        0.100     5.014 f  col/moveCount_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.832     5.846    col/moveCount_reg[15]_LDC_i_1_n_0
    SLICE_X72Y68         FDPE                                         f  col/moveCount_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.704     5.307    col/clk
    SLICE_X72Y68         FDPE                                         r  col/moveCount_reg[15]_P/C
                         clock pessimism              0.000     5.307    
                         clock uncertainty            0.173     5.480    
    SLICE_X72Y68         FDPE (Remov_fdpe_C_PRE)     -0.208     5.272    col/moveCount_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -5.272    
                         arrival time                           5.846    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.676ns (15.809%)  route 3.600ns (84.191%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.330ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     1.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595     1.598    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.337     1.935 f  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          1.022     2.957    col/ypos[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.239     3.196 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          1.763     4.959    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X83Y62         LUT2 (Prop_lut2_I1_O)        0.100     5.059 f  col/counter2_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.815     5.874    col/counter2_reg[1]_LDC_i_1_n_0
    SLICE_X83Y61         FDPE                                         f  col/counter2_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.727     5.330    col/clk
    SLICE_X83Y61         FDPE                                         r  col/counter2_reg[1]_P/C
                         clock pessimism              0.000     5.330    
                         clock uncertainty            0.173     5.503    
    SLICE_X83Y61         FDPE (Remov_fdpe_C_PRE)     -0.208     5.295    col/counter2_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.295    
                         arrival time                           5.874    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[7]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.676ns (15.761%)  route 3.613ns (84.239%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     1.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595     1.598    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.337     1.935 f  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          1.022     2.957    col/ypos[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.239     3.196 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          1.649     4.845    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X73Y63         LUT2 (Prop_lut2_I1_O)        0.100     4.945 f  col/moveCount_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.942     5.887    col/moveCount_reg[7]_LDC_i_1_n_0
    SLICE_X72Y62         FDPE                                         f  col/moveCount_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.711     5.314    col/clk
    SLICE_X72Y62         FDPE                                         r  col/moveCount_reg[7]_P/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.173     5.487    
    SLICE_X72Y62         FDPE (Remov_fdpe_C_PRE)     -0.208     5.279    col/moveCount_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.279    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.676ns (15.625%)  route 3.650ns (84.375%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     1.516    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         1.595     1.598    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.337     1.935 f  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          1.022     2.957    col/ypos[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.239     3.196 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          2.008     5.205    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X83Y64         LUT2 (Prop_lut2_I0_O)        0.100     5.305 f  col/counter2_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.620     5.925    col/counter2_reg[3]_LDC_i_2_n_0
    SLICE_X83Y64         FDCE                                         f  col/counter2_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.725     5.328    col/clk
    SLICE_X83Y64         FDCE                                         r  col/counter2_reg[3]_C/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.173     5.501    
    SLICE_X83Y64         FDCE (Remov_fdce_C_CLR)     -0.208     5.293    col/counter2_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -5.293    
                         arrival time                           5.925    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.271ns (12.133%)  route 1.963ns (87.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.128     0.727 f  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          0.573     1.300    col/ypos[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.098     1.398 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          0.997     2.395    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X85Y63         LUT2 (Prop_lut2_I1_O)        0.045     2.440 f  col/counter2_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.392     2.832    col/counter2_reg[2]_LDC_i_1_n_0
    SLICE_X85Y63         FDPE                                         f  col/counter2_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.873     2.038    col/clk
    SLICE_X85Y63         FDPE                                         r  col/counter2_reg[2]_P/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.173     2.211    
    SLICE_X85Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     2.116    col/counter2_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[6]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.271ns (11.138%)  route 2.162ns (88.862%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.128     0.727 f  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          0.573     1.300    col/ypos[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.098     1.398 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          1.236     2.634    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X76Y64         LUT2 (Prop_lut2_I0_O)        0.045     2.679 f  col/moveCount_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.353     3.032    col/moveCount_reg[6]_LDC_i_2_n_0
    SLICE_X77Y64         FDCE                                         f  col/moveCount_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    col/clk
    SLICE_X77Y64         FDCE                                         r  col/moveCount_reg[6]_C/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.173     2.203    
    SLICE_X77Y64         FDCE (Remov_fdce_C_CLR)     -0.092     2.111    col/moveCount_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[13]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.271ns (10.961%)  route 2.201ns (89.039%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.128     0.727 f  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          0.573     1.300    col/ypos[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.098     1.398 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          1.315     2.712    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X76Y66         LUT2 (Prop_lut2_I0_O)        0.045     2.757 f  col/moveCount_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.314     3.071    col/moveCount_reg[13]_LDC_i_2_n_0
    SLICE_X74Y66         FDCE                                         f  col/moveCount_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     2.028    col/clk
    SLICE_X74Y66         FDCE                                         r  col/moveCount_reg[13]_C/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.173     2.201    
    SLICE_X74Y66         FDCE (Remov_fdce_C_CLR)     -0.067     2.134    col/moveCount_reg[13]_C
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[10]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.271ns (10.767%)  route 2.246ns (89.233%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     0.558    Inst_ClkGen/inst/clk_100MHz_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=313, routed)         0.597     0.599    Inst_MouseCtl/clk
    SLICE_X5Y63          FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.128     0.727 f  Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=14, routed)          0.573     1.300    col/ypos[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.098     1.398 f  col/moveCount_reg[19]_LDC_i_3/O
                         net (fo=52, routed)          1.325     2.723    col/moveCount_reg[19]_LDC_i_3_n_0
    SLICE_X76Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.768 f  col/moveCount_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.348     3.116    col/moveCount_reg[10]_LDC_i_1_n_0
    SLICE_X74Y65         FDPE                                         f  col/moveCount_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     2.029    col/clk
    SLICE_X74Y65         FDPE                                         r  col/moveCount_reg[10]_P/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.173     2.202    
    SLICE_X74Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     2.131    col/moveCount_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.985    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 col/moveCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[11]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.580ns (20.383%)  route 2.265ns (79.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.710     5.313    col/clk
    SLICE_X75Y65         FDRE                                         r  col/moveCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y65         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  col/moveCount_reg[11]/Q
                         net (fo=2, routed)           0.958     6.727    col/moveCount_reg__0[11]
    SLICE_X75Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  col/moveCount_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           1.307     8.158    col/moveCount_reg[11]_LDC_i_1_n_0
    SLICE_X75Y69         FDPE                                         f  col/moveCount_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    col/clk
    SLICE_X75Y69         FDPE                                         r  col/moveCount_reg[11]_P/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X75Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.889    col/moveCount_reg[11]_P
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 col/moveCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[7]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.727%)  route 2.090ns (78.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    col/clk
    SLICE_X75Y64         FDRE                                         r  col/moveCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y64         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  col/moveCount_reg[7]/Q
                         net (fo=2, routed)           0.967     6.738    col/moveCount_reg__0[7]
    SLICE_X73Y63         LUT2 (Prop_lut2_I0_O)        0.124     6.862 f  col/moveCount_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.122     7.984    col/moveCount_reg[7]_LDC_i_1_n_0
    SLICE_X72Y62         FDPE                                         f  col/moveCount_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.591    15.014    col/clk
    SLICE_X72Y62         FDPE                                         r  col/moveCount_reg[7]_P/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X72Y62         FDPE (Recov_fdpe_C_PRE)     -0.359    14.878    col/moveCount_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 col/moveCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.580ns (21.870%)  route 2.072ns (78.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    col/clk
    SLICE_X75Y63         FDRE                                         r  col/moveCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  col/moveCount_reg[3]/Q
                         net (fo=2, routed)           0.980     6.751    col/moveCount_reg__0[3]
    SLICE_X73Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.875 f  col/moveCount_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           1.092     7.967    col/moveCount_reg[3]_LDC_i_1_n_0
    SLICE_X73Y60         FDPE                                         f  col/moveCount_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.593    15.016    col/clk
    SLICE_X73Y60         FDPE                                         r  col/moveCount_reg[3]_P/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X73Y60         FDPE (Recov_fdpe_C_PRE)     -0.359    14.880    col/moveCount_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 col/moveCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[10]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.580ns (22.918%)  route 1.951ns (77.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.710     5.313    col/clk
    SLICE_X75Y65         FDRE                                         r  col/moveCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y65         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  col/moveCount_reg[10]/Q
                         net (fo=2, routed)           0.747     6.516    col/moveCount_reg__0[10]
    SLICE_X76Y65         LUT2 (Prop_lut2_I1_O)        0.124     6.640 f  col/moveCount_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           1.203     7.844    col/moveCount_reg[10]_LDC_i_2_n_0
    SLICE_X77Y65         FDCE                                         f  col/moveCount_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.591    15.014    col/clk
    SLICE_X77Y65         FDCE                                         r  col/moveCount_reg[10]_C/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X77Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.848    col/moveCount_reg[10]_C
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 col/moveCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[19]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.580ns (23.136%)  route 1.927ns (76.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.311    col/clk
    SLICE_X75Y67         FDRE                                         r  col/moveCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y67         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  col/moveCount_reg[19]/Q
                         net (fo=2, routed)           0.809     6.576    col/moveCount_reg__0[19]
    SLICE_X72Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.700 f  col/moveCount_reg[19]_LDC_i_1/O
                         net (fo=2, routed)           1.118     7.818    col/moveCount_reg[19]_LDC_i_1_n_0
    SLICE_X73Y70         FDPE                                         f  col/moveCount_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.584    15.007    col/clk
    SLICE_X73Y70         FDPE                                         r  col/moveCount_reg[19]_P/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.230    
    SLICE_X73Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    14.871    col/moveCount_reg[19]_P
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 col/moveCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.580ns (22.609%)  route 1.985ns (77.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    col/clk
    SLICE_X75Y63         FDRE                                         r  col/moveCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  col/moveCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.753    col/moveCount_reg__0[3]
    SLICE_X73Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.877 f  col/moveCount_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.003     7.880    col/moveCount_reg[3]_LDC_i_2_n_0
    SLICE_X74Y60         FDCE                                         f  col/moveCount_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.595    15.018    col/clk
    SLICE_X74Y60         FDCE                                         r  col/moveCount_reg[3]_C/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X74Y60         FDCE (Recov_fdce_C_CLR)     -0.319    14.938    col/moveCount_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 col/moveCount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[16]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.165%)  route 1.924ns (76.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.311    col/clk
    SLICE_X75Y67         FDRE                                         r  col/moveCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y67         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  col/moveCount_reg[16]/Q
                         net (fo=2, routed)           0.960     6.726    col/moveCount_reg__0[16]
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.850 f  col/moveCount_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.964     7.814    col/moveCount_reg[16]_LDC_i_2_n_0
    SLICE_X76Y70         FDCE                                         f  col/moveCount_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.586    15.009    col/clk
    SLICE_X76Y70         FDCE                                         r  col/moveCount_reg[16]_C/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X76Y70         FDCE (Recov_fdce_C_CLR)     -0.319    14.929    col/moveCount_reg[16]_C
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.127ns  (required time - arrival time)
  Source:                 col/moveCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.580ns (23.801%)  route 1.857ns (76.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    col/clk
    SLICE_X75Y63         FDRE                                         r  col/moveCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  col/moveCount_reg[1]/Q
                         net (fo=2, routed)           0.811     6.582    col/moveCount_reg__0[1]
    SLICE_X74Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.706 f  col/moveCount_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.045     7.752    col/moveCount_reg[1]_LDC_i_1_n_0
    SLICE_X73Y62         FDPE                                         f  col/moveCount_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.591    15.014    col/clk
    SLICE_X73Y62         FDPE                                         r  col/moveCount_reg[1]_P/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X73Y62         FDPE (Recov_fdpe_C_PRE)     -0.359    14.878    col/moveCount_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  7.127    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 col/moveCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[11]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.580ns (23.526%)  route 1.885ns (76.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.710     5.313    col/clk
    SLICE_X75Y65         FDRE                                         r  col/moveCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y65         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  col/moveCount_reg[11]/Q
                         net (fo=2, routed)           0.960     6.729    col/moveCount_reg__0[11]
    SLICE_X75Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.853 f  col/moveCount_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.925     7.778    col/moveCount_reg[11]_LDC_i_2_n_0
    SLICE_X74Y68         FDCE                                         f  col/moveCount_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.587    15.010    col/clk
    SLICE_X74Y68         FDCE                                         r  col/moveCount_reg[11]_C/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X74Y68         FDCE (Recov_fdce_C_CLR)     -0.319    14.930    col/moveCount_reg[11]_C
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.168ns  (required time - arrival time)
  Source:                 col/moveCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.580ns (24.019%)  route 1.835ns (75.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.712     5.315    col/clk
    SLICE_X75Y63         FDRE                                         r  col/moveCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  col/moveCount_reg[0]/Q
                         net (fo=2, routed)           0.738     6.508    col/moveCount_reg__0[0]
    SLICE_X75Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.632 f  col/moveCount_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.097     7.729    col/moveCount_reg[0]_LDC_i_1_n_0
    SLICE_X75Y61         FDPE                                         f  col/moveCount_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.594    15.017    col/clk
    SLICE_X75Y61         FDPE                                         r  col/moveCount_reg[0]_P/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X75Y61         FDPE (Recov_fdpe_C_PRE)     -0.359    14.897    col/moveCount_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                  7.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 col/moveCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.573%)  route 0.385ns (67.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    col/clk
    SLICE_X75Y64         FDRE                                         r  col/moveCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y64         FDRE (Prop_fdre_C_Q)         0.141     1.653 f  col/moveCount_reg[5]/Q
                         net (fo=2, routed)           0.170     1.823    col/moveCount_reg__0[5]
    SLICE_X75Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.868 f  col/moveCount_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.215     2.083    col/moveCount_reg[5]_LDC_i_1_n_0
    SLICE_X77Y62         FDPE                                         f  col/moveCount_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.866     2.031    col/clk
    SLICE_X77Y62         FDPE                                         r  col/moveCount_reg[5]_P/C
                         clock pessimism             -0.502     1.528    
    SLICE_X77Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.433    col/moveCount_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 col/moveCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.910%)  route 0.436ns (70.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    col/clk
    SLICE_X75Y64         FDRE                                         r  col/moveCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y64         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  col/moveCount_reg[4]/Q
                         net (fo=2, routed)           0.102     1.756    col/moveCount_reg__0[4]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.801 f  col/moveCount_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.334     2.134    col/moveCount_reg[4]_LDC_i_2_n_0
    SLICE_X74Y63         FDCE                                         f  col/moveCount_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.030    col/clk
    SLICE_X74Y63         FDCE                                         r  col/moveCount_reg[4]_C/C
                         clock pessimism             -0.502     1.527    
    SLICE_X74Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    col/moveCount_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 col/moveCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[13]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.837%)  route 0.459ns (71.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.511    col/clk
    SLICE_X75Y66         FDRE                                         r  col/moveCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  col/moveCount_reg[13]/Q
                         net (fo=2, routed)           0.145     1.798    col/moveCount_reg__0[13]
    SLICE_X76Y66         LUT2 (Prop_lut2_I1_O)        0.045     1.843 f  col/moveCount_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.314     2.156    col/moveCount_reg[13]_LDC_i_2_n_0
    SLICE_X74Y66         FDCE                                         f  col/moveCount_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     2.028    col/clk
    SLICE_X74Y66         FDCE                                         r  col/moveCount_reg[13]_C/C
                         clock pessimism             -0.503     1.524    
    SLICE_X74Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    col/moveCount_reg[13]_C
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 col/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.608%)  route 0.442ns (70.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.602     1.521    col/clk
    SLICE_X83Y63         FDRE                                         r  col/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  col/counter2_reg[1]/Q
                         net (fo=2, routed)           0.115     1.778    col/counter2_reg__0[1]
    SLICE_X83Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.823 f  col/counter2_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.327     2.150    col/counter2_reg[1]_LDC_i_2_n_0
    SLICE_X83Y62         FDCE                                         f  col/counter2_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.874     2.039    col/clk
    SLICE_X83Y62         FDCE                                         r  col/counter2_reg[1]_C/C
                         clock pessimism             -0.501     1.537    
    SLICE_X83Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.445    col/counter2_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 col/moveCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[18]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.333%)  route 0.470ns (71.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.510    col/clk
    SLICE_X75Y67         FDRE                                         r  col/moveCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y67         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  col/moveCount_reg[18]/Q
                         net (fo=2, routed)           0.104     1.755    col/moveCount_reg__0[18]
    SLICE_X77Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.800 f  col/moveCount_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.367     2.167    col/moveCount_reg[18]_LDC_i_2_n_0
    SLICE_X76Y69         FDCE                                         f  col/moveCount_reg[18]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     2.025    col/clk
    SLICE_X76Y69         FDCE                                         r  col/moveCount_reg[18]_C/C
                         clock pessimism             -0.502     1.522    
    SLICE_X76Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    col/moveCount_reg[18]_C
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 col/moveCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.613%)  route 0.464ns (71.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    col/clk
    SLICE_X75Y63         FDRE                                         r  col/moveCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  col/moveCount_reg[2]/Q
                         net (fo=2, routed)           0.065     1.719    col/moveCount_reg__0[2]
    SLICE_X74Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.764 f  col/moveCount_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.399     2.162    col/moveCount_reg[2]_LDC_i_2_n_0
    SLICE_X75Y59         FDCE                                         f  col/moveCount_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.869     2.034    col/clk
    SLICE_X75Y59         FDCE                                         r  col/moveCount_reg[2]_C/C
                         clock pessimism             -0.502     1.531    
    SLICE_X75Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    col/moveCount_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 col/moveCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[17]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.812%)  route 0.483ns (72.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.510    col/clk
    SLICE_X75Y67         FDRE                                         r  col/moveCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y67         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  col/moveCount_reg[17]/Q
                         net (fo=2, routed)           0.063     1.715    col/moveCount_reg__0[17]
    SLICE_X74Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.760 f  col/moveCount_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.420     2.179    col/moveCount_reg[17]_LDC_i_2_n_0
    SLICE_X74Y70         FDCE                                         f  col/moveCount_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     2.024    col/clk
    SLICE_X74Y70         FDCE                                         r  col/moveCount_reg[17]_C/C
                         clock pessimism             -0.502     1.521    
    SLICE_X74Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.454    col/moveCount_reg[17]_C
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 col/moveCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/moveCount_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.687%)  route 0.462ns (71.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.512    col/clk
    SLICE_X75Y63         FDRE                                         r  col/moveCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_fdre_C_Q)         0.141     1.653 f  col/moveCount_reg[2]/Q
                         net (fo=2, routed)           0.067     1.721    col/moveCount_reg__0[2]
    SLICE_X74Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.766 f  col/moveCount_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.395     2.161    col/moveCount_reg[2]_LDC_i_1_n_0
    SLICE_X75Y60         FDPE                                         f  col/moveCount_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.868     2.033    col/clk
    SLICE_X75Y60         FDPE                                         r  col/moveCount_reg[2]_P/C
                         clock pessimism             -0.502     1.530    
    SLICE_X75Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    col/moveCount_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 col/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.668%)  route 0.463ns (71.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.602     1.521    col/clk
    SLICE_X83Y63         FDRE                                         r  col/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  col/counter2_reg[0]/Q
                         net (fo=2, routed)           0.283     1.946    col/counter2_reg__0[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.991 f  col/counter2_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.180     2.170    col/counter2_reg[0]_LDC_i_2_n_0
    SLICE_X82Y63         FDCE                                         f  col/counter2_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.873     2.038    col/clk
    SLICE_X82Y63         FDCE                                         r  col/counter2_reg[0]_C/C
                         clock pessimism             -0.503     1.534    
    SLICE_X82Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    col/counter2_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 col/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col/counter2_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.502%)  route 0.467ns (71.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.602     1.521    col/clk
    SLICE_X83Y63         FDRE                                         r  col/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  col/counter2_reg[1]/Q
                         net (fo=2, routed)           0.112     1.775    col/counter2_reg__0[1]
    SLICE_X83Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.820 f  col/counter2_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.354     2.174    col/counter2_reg[1]_LDC_i_1_n_0
    SLICE_X83Y61         FDPE                                         f  col/counter2_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.876     2.041    col/clk
    SLICE_X83Y61         FDPE                                         r  col/counter2_reg[1]_P/C
                         clock pessimism             -0.501     1.539    
    SLICE_X83Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    col/counter2_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.730    





