
// Generated by Cadence Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1

// Verification Directory fv/dsc_mul_top 

module det_stoch_mul(a, b, y);
  input a, b;
  output y;
  wire a, b;
  wire y;
  AND2X1 g8(.A (b), .B (a), .Y (y));
endmodule

module comp_1b(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_1(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_2(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_3(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED), .a_larger
       (agt_16));
  comp_1b_1 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_2 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger (agt));
  comp_1b_3 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  INVX1 g13(.A (agt_9), .Y (n_5));
  OAI21X1 g73(.A (n_6), .B (n_1), .C (n_5), .Y (a_gt_b));
  AOI21X1 g74(.A (e_13), .B (n_3), .C (agt), .Y (n_4));
  INVX1 g75(.A (n_0), .Y (n_3));
  AOI21X1 g76(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_2));
  BUFX2 drc_bufs(.A (n_4), .Y (n_1));
  BUFX2 drc_bufs77(.A (n_2), .Y (n_0));
endmodule

module counter_WIDTH4(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [3:0] out;
  output overflow;
  wire clk, en, rst;
  wire [3:0] out;
  wire overflow;
  wire n_0, n_7, n_8, n_9, n_10, n_11, n_12, n_13;
  wire n_14, n_15, n_16, n_17, n_18, n_19, n_20, n_21;
  wire n_26, n_27, n_28, n_29;
  DFFSR \out_reg[3] (.R (n_7), .S (1'b1), .CLK (clk), .D (n_19), .Q
       (n_26));
  DFFSR overflow_reg(.R (n_7), .S (1'b1), .CLK (clk), .D (n_21), .Q
       (overflow));
  INVX1 g65(.A (n_20), .Y (n_21));
  MUX2X1 g66(.A (n_16), .B (overflow), .S (en), .Y (n_20));
  INVX1 g67(.A (n_18), .Y (n_19));
  MUX2X1 g68(.A (n_17), .B (out[3]), .S (en), .Y (n_18));
  DFFSR \out_reg[2] (.R (n_7), .S (1'b1), .CLK (clk), .D (n_15), .Q
       (n_27));
  HAX1 g70(.A (out[3]), .B (n_12), .YC (n_16), .YS (n_17));
  INVX1 g71(.A (n_14), .Y (n_15));
  MUX2X1 g72(.A (n_13), .B (out[2]), .S (en), .Y (n_14));
  DFFSR \out_reg[1] (.R (n_7), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_28));
  HAX1 g74(.A (out[2]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g75(.A (n_10), .Y (n_11));
  MUX2X1 g76(.A (n_9), .B (out[1]), .S (en), .Y (n_10));
  DFFSR \out_reg[0] (.R (n_7), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_29));
  HAX1 g78(.A (out[1]), .B (out[0]), .YC (n_8), .YS (n_9));
  INVX1 g81(.A (rst), .Y (n_7));
  BUFX2 drc_bufs101(.A (n_29), .Y (out[0]));
  BUFX2 drc_bufs103(.A (n_26), .Y (out[3]));
  BUFX2 drc_bufs104(.A (n_27), .Y (out[2]));
  BUFX2 drc_bufs105(.A (n_28), .Y (out[1]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
endmodule

module prg_4b(clk, rst, en, bin_in, sn_out, ctr_overflow);
  input clk, rst, en;
  input [3:0] bin_in;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [3:0] bin_in;
  wire sn_out, ctr_overflow;
  wire [3:0] ctr4_out;
  comp_4b comp4(.a_gt_b (sn_out), .a (bin_in), .b (ctr4_out));
  counter_WIDTH4 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (ctr_overflow));
endmodule

module comp_1b_4(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_5(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_6(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_7(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_1(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED0, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_4 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED0),
       .a_larger (agt_16));
  comp_1b_5 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_6 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger (agt));
  comp_1b_7 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  INVX1 g13(.A (agt_9), .Y (n_5));
  OAI21X1 g73(.A (n_6), .B (n_1), .C (n_5), .Y (a_gt_b));
  AOI21X1 g74(.A (e_13), .B (n_3), .C (agt), .Y (n_4));
  INVX1 g75(.A (n_0), .Y (n_3));
  AOI21X1 g76(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_2));
  BUFX2 drc_bufs(.A (n_4), .Y (n_1));
  BUFX2 drc_bufs77(.A (n_2), .Y (n_0));
endmodule

module counter_WIDTH4_1(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [3:0] out;
  output overflow;
  wire clk, en, rst;
  wire [3:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_11, n_12, n_14, n_15, n_16, n_17, n_26, n_27;
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_27), .Q
       (n_14));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_12), .Q
       (n_15));
  INVX1 g72(.A (n_11), .Y (n_12));
  MUX2X1 g73(.A (n_9), .B (out[2]), .S (en), .Y (n_11));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_16));
  HAX1 g76(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g77(.A (n_6), .Y (n_7));
  MUX2X1 g78(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_17));
  HAX1 g80(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g85(.A (rst), .Y (n_3));
  BUFX2 drc_bufs101(.A (n_17), .Y (out[0]));
  BUFX2 drc_bufs102(.A (n_14), .Y (out[3]));
  BUFX2 drc_bufs103(.A (n_15), .Y (out[2]));
  BUFX2 drc_bufs104(.A (n_16), .Y (out[1]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g109(.A (n_26), .B (out[3]), .Y (n_27));
  AND2X1 g3(.A (n_8), .B (en), .Y (n_26));
endmodule

module prg_4b_1(clk, rst, en, bin_in, sn_out, ctr_overflow);
  input clk, rst, en;
  input [3:0] bin_in;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [3:0] bin_in;
  wire sn_out, ctr_overflow;
  wire [3:0] ctr4_out;
  wire n_1;
  comp_4b_1 comp4(.a_gt_b (sn_out), .a (bin_in), .b (ctr4_out));
  counter_WIDTH4_1 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (n_1));
endmodule

module counter_WIDTH8(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [7:0] out;
  output overflow;
  wire clk, en, rst;
  wire [7:0] out;
  wire overflow;
  wire n_0, n_11, n_12, n_13, n_14, n_15, n_16, n_17;
  wire n_18, n_19, n_20, n_21, n_22, n_23, n_24, n_25;
  wire n_26, n_27, n_28, n_29, n_30, n_31, n_32, n_33;
  wire n_34, n_35, n_36, n_37, n_38, n_39, n_40, n_41;
  wire n_42, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51;
  DFFSR \out_reg[7] (.R (n_11), .S (1'b1), .CLK (clk), .D (n_41), .Q
       (n_44));
  DFFSR overflow_reg(.R (n_11), .S (1'b1), .CLK (clk), .D (n_39), .Q
       (n_42));
  INVX1 g143(.A (n_40), .Y (n_41));
  MUX2X1 g144(.A (n_37), .B (out[7]), .S (en), .Y (n_40));
  INVX1 g145(.A (n_38), .Y (n_39));
  MUX2X1 g146(.A (n_36), .B (overflow), .S (en), .Y (n_38));
  DFFSR \out_reg[6] (.R (n_11), .S (1'b1), .CLK (clk), .D (n_35), .Q
       (n_45));
  HAX1 g148(.A (out[7]), .B (n_32), .YC (n_36), .YS (n_37));
  INVX1 g149(.A (n_34), .Y (n_35));
  MUX2X1 g150(.A (n_33), .B (out[6]), .S (en), .Y (n_34));
  DFFSR \out_reg[5] (.R (n_11), .S (1'b1), .CLK (clk), .D (n_31), .Q
       (n_46));
  HAX1 g152(.A (out[6]), .B (n_28), .YC (n_32), .YS (n_33));
  INVX1 g153(.A (n_30), .Y (n_31));
  MUX2X1 g154(.A (n_29), .B (out[5]), .S (en), .Y (n_30));
  DFFSR \out_reg[4] (.R (n_11), .S (1'b1), .CLK (clk), .D (n_27), .Q
       (n_47));
  HAX1 g156(.A (out[5]), .B (n_24), .YC (n_28), .YS (n_29));
  INVX1 g157(.A (n_26), .Y (n_27));
  MUX2X1 g158(.A (n_25), .B (out[4]), .S (en), .Y (n_26));
  DFFSR \out_reg[3] (.R (n_11), .S (1'b1), .CLK (clk), .D (n_23), .Q
       (n_48));
  HAX1 g160(.A (out[4]), .B (n_20), .YC (n_24), .YS (n_25));
  INVX1 g161(.A (n_22), .Y (n_23));
  MUX2X1 g162(.A (n_21), .B (out[3]), .S (en), .Y (n_22));
  DFFSR \out_reg[2] (.R (n_11), .S (1'b1), .CLK (clk), .D (n_19), .Q
       (n_49));
  HAX1 g164(.A (out[3]), .B (n_16), .YC (n_20), .YS (n_21));
  INVX1 g165(.A (n_18), .Y (n_19));
  MUX2X1 g166(.A (n_17), .B (out[2]), .S (en), .Y (n_18));
  DFFSR \out_reg[1] (.R (n_11), .S (1'b1), .CLK (clk), .D (n_15), .Q
       (n_50));
  HAX1 g168(.A (out[2]), .B (n_12), .YC (n_16), .YS (n_17));
  INVX1 g169(.A (n_14), .Y (n_15));
  MUX2X1 g170(.A (n_13), .B (out[1]), .S (en), .Y (n_14));
  DFFSR \out_reg[0] (.R (n_11), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_51));
  HAX1 g172(.A (out[1]), .B (out[0]), .YC (n_12), .YS (n_13));
  INVX1 g174(.A (rst), .Y (n_11));
  BUFX2 drc_bufs211(.A (n_51), .Y (out[0]));
  BUFX2 drc_bufs212(.A (n_42), .Y (overflow));
  BUFX2 drc_bufs213(.A (n_44), .Y (out[7]));
  BUFX2 drc_bufs214(.A (n_45), .Y (out[6]));
  BUFX2 drc_bufs215(.A (n_46), .Y (out[5]));
  BUFX2 drc_bufs216(.A (n_47), .Y (out[4]));
  BUFX2 drc_bufs217(.A (n_48), .Y (out[3]));
  BUFX2 drc_bufs218(.A (n_49), .Y (out[2]));
  BUFX2 drc_bufs219(.A (n_50), .Y (out[1]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
endmodule

module dsc_mul_top(clk, rst, en, input_bin_a, input_bin_b, bin_out,
     bin_out_overflow);
  input clk, rst, en;
  input [3:0] input_bin_a, input_bin_b;
  output [7:0] bin_out;
  output bin_out_overflow;
  wire clk, rst, en;
  wire [3:0] input_bin_a, input_bin_b;
  wire [7:0] bin_out;
  wire bin_out_overflow;
  wire ctr4_overflow_a, ctr4_overflow_b, sn_mul_out, sn_out_a, sn_out_b;
  det_stoch_mul dut_mul(.a (sn_out_a), .b (sn_out_b), .y (sn_mul_out));
  prg_4b dut_prg4b_a(.clk (clk), .rst (rst), .en (en), .bin_in
       (input_bin_a), .sn_out (sn_out_a), .ctr_overflow
       (ctr4_overflow_a));
  prg_4b_1 dut_prg4b_b(.clk (ctr4_overflow_a), .rst (rst), .en (en),
       .bin_in (input_bin_b), .sn_out (sn_out_b), .ctr_overflow
       (ctr4_overflow_b));
  counter_WIDTH8 stoch2bin_out(.out (bin_out), .clk (clk), .en
       (sn_mul_out), .rst (rst), .overflow (bin_out_overflow));
endmodule

