// Seed: 4265478352
module module_0 (
    input  wand module_0,
    output tri1 id_1,
    input  wand id_2
);
  logic id_4, id_5, id_6;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_14 = 0;
  assign module_1.id_1   = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri0 id_4
    , id_6
);
  assign id_3 = -1'h0;
  bufif1 primCall (id_0, id_1, id_6);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
endmodule
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    output uwire id_4,
    input wand id_5,
    input wand module_2,
    output wand id_7,
    output wand id_8,
    input uwire id_9,
    output uwire id_10
    , id_16,
    input wor id_11,
    output tri id_12,
    input wor id_13,
    output supply0 id_14
);
  assign id_0  = id_3;
  assign id_12 = id_5;
endmodule
