-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_mask_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_mask_stream_num_data_valid : IN STD_LOGIC_VECTOR (15 downto 0);
    x_mask_stream_fifo_cap : IN STD_LOGIC_VECTOR (15 downto 0);
    x_mask_stream_full_n : IN STD_LOGIC;
    x_mask_stream_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    x_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_0_ce0 : OUT STD_LOGIC;
    mask_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_1_ce0 : OUT STD_LOGIC;
    mask_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_2_ce0 : OUT STD_LOGIC;
    mask_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mask_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    mask_3_ce0 : OUT STD_LOGIC;
    mask_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_FF7FFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111011111111111111111111111";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal x_stream_full_n : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln413_fu_222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal x_mask_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln413_reg_425 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln413_reg_425_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln413_reg_425_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln413_reg_425_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln413_reg_425_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln415_fu_256_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln415_reg_429 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln421_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_reg_475 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_reg_475_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_reg_475_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_reg_475_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_reg_475_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_reg_475_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_val_fu_271_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_val_reg_480 : STD_LOGIC_VECTOR (31 downto 0);
    signal mask_val_fu_284_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal mask_val_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_mask_val_reg_491 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_mask_val_reg_491_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_load_1_reg_498 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln421_1_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_1_reg_505 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_2_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_2_reg_510 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_fu_244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal max_val_fu_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_2_fu_391_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_max_val_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_max_val_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_init_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_init_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_init_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_init_pp0_iter5_reg : STD_LOGIC;
    signal i_fu_76 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln413_fu_228_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_i_8 : STD_LOGIC_VECTOR (10 downto 0);
    signal bitcast_ln418_fu_305_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal lshr_ln_fu_234_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_309_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln421_fu_319_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln421_fu_335_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_338_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln421_1_fu_348_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln421_4_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln421_3_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln421_1_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln421_2_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln421_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln421_1_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln421_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_201_ce : STD_LOGIC;
    signal grp_fu_205_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_return_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_261 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component activation_accelerator_mux_42_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    fmul_32ns_32ns_32_3_max_dsp_1_U183 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_val_reg_480,
        din1 => mask_val_reg_486,
        ce => grp_fu_201_ce,
        dout => grp_fu_201_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U184 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_mask_val_reg_491,
        din1 => ap_sig_allocacmp_max_val_load_1,
        ce => grp_fu_205_ce,
        opcode => ap_const_lv5_2,
        dout => grp_fu_205_p2);

    mux_42_32_1_1_U185 : component activation_accelerator_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => x_0_q0,
        din1 => x_1_q0,
        din2 => x_2_q0,
        din3 => x_3_q0,
        din4 => trunc_ln415_reg_429,
        dout => x_val_fu_271_p6);

    mux_42_32_1_1_U186 : component activation_accelerator_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => mask_0_q0,
        din1 => mask_1_q0,
        din2 => mask_2_q0,
        din3 => mask_3_q0,
        din4 => trunc_ln415_reg_429,
        dout => mask_val_fu_284_p6);

    flow_control_loop_pipe_U : component activation_accelerator_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln413_reg_425_pp0_iter4_reg = ap_const_lv1_1))) then 
                    ap_return_preg <= ap_sig_allocacmp_max_val_load;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_261)) then
                if ((icmp_ln413_fu_222_p2 = ap_const_lv1_0)) then 
                    i_fu_76 <= add_ln413_fu_228_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_76 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    max_val_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_loop_init_pp0_iter5_reg = ap_const_logic_1))) then 
                    max_val_fu_72 <= ap_const_lv32_FF7FFFFF;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    max_val_fu_72 <= max_val_2_fu_391_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_init_pp0_iter1_reg <= ap_loop_init;
                ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
                icmp_ln413_reg_425 <= icmp_ln413_fu_222_p2;
                icmp_ln413_reg_425_pp0_iter1_reg <= icmp_ln413_reg_425;
                icmp_ln421_reg_475_pp0_iter1_reg <= icmp_ln421_reg_475;
                mask_val_reg_486 <= mask_val_fu_284_p6;
                x_val_reg_480 <= x_val_fu_271_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_init_pp0_iter3_reg <= ap_loop_init_pp0_iter2_reg;
                ap_loop_init_pp0_iter4_reg <= ap_loop_init_pp0_iter3_reg;
                ap_loop_init_pp0_iter5_reg <= ap_loop_init_pp0_iter4_reg;
                icmp_ln413_reg_425_pp0_iter2_reg <= icmp_ln413_reg_425_pp0_iter1_reg;
                icmp_ln413_reg_425_pp0_iter3_reg <= icmp_ln413_reg_425_pp0_iter2_reg;
                icmp_ln413_reg_425_pp0_iter4_reg <= icmp_ln413_reg_425_pp0_iter3_reg;
                icmp_ln421_1_reg_505 <= icmp_ln421_1_fu_323_p2;
                icmp_ln421_2_reg_510 <= icmp_ln421_2_fu_329_p2;
                icmp_ln421_reg_475_pp0_iter2_reg <= icmp_ln421_reg_475_pp0_iter1_reg;
                icmp_ln421_reg_475_pp0_iter3_reg <= icmp_ln421_reg_475_pp0_iter2_reg;
                icmp_ln421_reg_475_pp0_iter4_reg <= icmp_ln421_reg_475_pp0_iter3_reg;
                icmp_ln421_reg_475_pp0_iter5_reg <= icmp_ln421_reg_475_pp0_iter4_reg;
                max_val_load_1_reg_498 <= ap_sig_allocacmp_max_val_load_1;
                x_mask_val_reg_491 <= grp_fu_201_p2;
                x_mask_val_reg_491_pp0_iter5_reg <= x_mask_val_reg_491;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln413_fu_222_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln421_reg_475 <= icmp_ln421_fu_260_p2;
                trunc_ln415_reg_429 <= trunc_ln415_fu_256_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln413_fu_228_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_8) + unsigned(ap_const_lv11_1));
    and_ln421_1_fu_380_p2 <= (grp_fu_205_p2 and and_ln421_fu_374_p2);
    and_ln421_fu_374_p2 <= (or_ln421_2_fu_368_p2 and or_ln421_1_fu_352_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_enable_reg_pp0_iter5, ap_done_reg, x_mask_stream_full_n, x_stream_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_00001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((x_stream_full_n = ap_const_logic_0) or (x_mask_stream_full_n = ap_const_logic_0))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter5, ap_done_reg, x_mask_stream_full_n, x_stream_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((x_stream_full_n = ap_const_logic_0) or (x_mask_stream_full_n = ap_const_logic_0))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter5, ap_done_reg, x_mask_stream_full_n, x_stream_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((x_stream_full_n = ap_const_logic_0) or (x_mask_stream_full_n = ap_const_logic_0))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, ap_done_reg, x_mask_stream_full_n, x_stream_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((x_stream_full_n = ap_const_logic_0) or (x_mask_stream_full_n = ap_const_logic_0))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter5_assign_proc : process(x_mask_stream_full_n, x_stream_full_n)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((x_stream_full_n = ap_const_logic_0) or (x_mask_stream_full_n = ap_const_logic_0));
    end process;

        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_261_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_261 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln413_fu_222_p2, ap_start_int)
    begin
        if (((icmp_ln413_fu_222_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln413_reg_425_pp0_iter4_reg, ap_sig_allocacmp_max_val_load, ap_return_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln413_reg_425_pp0_iter4_reg = ap_const_lv1_1))) then 
            ap_return <= ap_sig_allocacmp_max_val_load;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    ap_sig_allocacmp_i_8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_76, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_8 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_i_8 <= i_fu_76;
        end if; 
    end process;


    ap_sig_allocacmp_max_val_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, max_val_fu_72, max_val_2_fu_391_p3, ap_loop_init_pp0_iter5_reg)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_loop_init_pp0_iter5_reg = ap_const_logic_1))) then 
                ap_sig_allocacmp_max_val_load <= ap_const_lv32_FF7FFFFF;
            elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                ap_sig_allocacmp_max_val_load <= max_val_2_fu_391_p3;
            else 
                ap_sig_allocacmp_max_val_load <= max_val_fu_72;
            end if;
        else 
            ap_sig_allocacmp_max_val_load <= max_val_fu_72;
        end if; 
    end process;


    ap_sig_allocacmp_max_val_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, max_val_fu_72, max_val_2_fu_391_p3, ap_loop_init_pp0_iter5_reg)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_loop_init_pp0_iter5_reg = ap_const_logic_1))) then 
                ap_sig_allocacmp_max_val_load_1 <= ap_const_lv32_FF7FFFFF;
            elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                ap_sig_allocacmp_max_val_load_1 <= max_val_2_fu_391_p3;
            else 
                ap_sig_allocacmp_max_val_load_1 <= max_val_fu_72;
            end if;
        else 
            ap_sig_allocacmp_max_val_load_1 <= max_val_fu_72;
        end if; 
    end process;

    bitcast_ln418_fu_305_p1 <= x_mask_val_reg_491;
    bitcast_ln421_fu_335_p1 <= max_val_load_1_reg_498;

    grp_fu_201_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_201_ce <= ap_const_logic_1;
        else 
            grp_fu_201_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_205_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_205_ce <= ap_const_logic_1;
        else 
            grp_fu_205_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln413_fu_222_p2 <= "1" when (ap_sig_allocacmp_i_8 = ap_const_lv11_400) else "0";
    icmp_ln421_1_fu_323_p2 <= "0" when (tmp_fu_309_p4 = ap_const_lv8_FF) else "1";
    icmp_ln421_2_fu_329_p2 <= "1" when (trunc_ln421_fu_319_p1 = ap_const_lv23_0) else "0";
    icmp_ln421_3_fu_356_p2 <= "0" when (tmp_1_fu_338_p4 = ap_const_lv8_FF) else "1";
    icmp_ln421_4_fu_362_p2 <= "1" when (trunc_ln421_1_fu_348_p1 = ap_const_lv23_0) else "0";
    icmp_ln421_fu_260_p2 <= "1" when (ap_sig_allocacmp_i_8 = ap_const_lv11_0) else "0";
    lshr_ln_fu_234_p4 <= ap_sig_allocacmp_i_8(9 downto 2);
    mask_0_address0 <= zext_ln415_fu_244_p1(8 - 1 downto 0);

    mask_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mask_0_ce0 <= ap_const_logic_1;
        else 
            mask_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mask_1_address0 <= zext_ln415_fu_244_p1(8 - 1 downto 0);

    mask_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mask_1_ce0 <= ap_const_logic_1;
        else 
            mask_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mask_2_address0 <= zext_ln415_fu_244_p1(8 - 1 downto 0);

    mask_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mask_2_ce0 <= ap_const_logic_1;
        else 
            mask_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mask_3_address0 <= zext_ln415_fu_244_p1(8 - 1 downto 0);

    mask_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mask_3_ce0 <= ap_const_logic_1;
        else 
            mask_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_val_2_fu_391_p3 <= 
        x_mask_val_reg_491_pp0_iter5_reg when (or_ln421_fu_386_p2(0) = '1') else 
        max_val_load_1_reg_498;
    or_ln421_1_fu_352_p2 <= (icmp_ln421_2_reg_510 or icmp_ln421_1_reg_505);
    or_ln421_2_fu_368_p2 <= (icmp_ln421_4_fu_362_p2 or icmp_ln421_3_fu_356_p2);
    or_ln421_fu_386_p2 <= (icmp_ln421_reg_475_pp0_iter5_reg or and_ln421_1_fu_380_p2);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_338_p4 <= bitcast_ln421_fu_335_p1(30 downto 23);
    tmp_fu_309_p4 <= bitcast_ln418_fu_305_p1(30 downto 23);
    trunc_ln415_fu_256_p1 <= ap_sig_allocacmp_i_8(2 - 1 downto 0);
    trunc_ln421_1_fu_348_p1 <= bitcast_ln421_fu_335_p1(23 - 1 downto 0);
    trunc_ln421_fu_319_p1 <= bitcast_ln418_fu_305_p1(23 - 1 downto 0);
    x_0_address0 <= zext_ln415_fu_244_p1(8 - 1 downto 0);

    x_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce0 <= ap_const_logic_1;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln415_fu_244_p1(8 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln415_fu_244_p1(8 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln415_fu_244_p1(8 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_mask_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, x_mask_stream_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            x_mask_stream_blk_n <= x_mask_stream_full_n;
        else 
            x_mask_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    x_mask_stream_din <= bitcast_ln418_fu_305_p1;

    x_mask_stream_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            x_mask_stream_write <= ap_const_logic_1;
        else 
            x_mask_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    x_stream_full_n <= ap_const_logic_1;
    zext_ln415_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_234_p4),64));
end behav;
