/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:03:12 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 11008
License: Customer

Current time: 	Mon Mar 09 15:18:35 SGT 2020
Time zone: 	Singapore Time (Asia/Singapore)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1536x864
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 218 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	C:/Xilinx/Vivado/2018.2/tps/win64/jre
Java executable location: 	C:/Xilinx/Vivado/2018.2/tps/win64/jre/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	raman
User home directory: C:/Users/raman
User working directory: C:/Users/raman/Desktop/EE Project/EE2026-FPGA-Project
User country: 	SG
User language: 	en
User locale: 	en_SG

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2018.2
RDI_DATADIR: C:/Xilinx/Vivado/2018.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: C:/Users/raman/AppData/Roaming/Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: C:/Users/raman/AppData/Roaming/Xilinx/Vivado/2018.2/
Vivado layouts directory: C:/Users/raman/AppData/Roaming/Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/raman/Desktop/EE Project/EE2026-FPGA-Project/vivado.log
Vivado journal file location: 	C:/Users/raman/Desktop/EE Project/EE2026-FPGA-Project/vivado.jou
Engine tmp dir: 	C:/Users/raman/Desktop/EE Project/EE2026-FPGA-Project/.Xil/Vivado-11008-LAPTOP-POFBC7DQ

Xilinx Environment Variables
----------------------------
XILINX: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2018.2
XILINX_SDK: C:/Xilinx/SDK/2018.2
XILINX_VIVADO: C:/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2018.2


GUI allocated memory:	204 MB
GUI max memory:		3,052 MB
Engine allocated memory: 530 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// bx (ck):  Open Project : addNotify
// Opening Vivado Project: C:\Users\raman\Desktop\EE Project\EE2026-FPGA-Project\SoundDisplay.xpr. Version: Vivado v2018.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// [GUI Memory]: 49 MB (+49097kb) [00:00:07]
// [Engine Memory]: 491 MB (+363866kb) [00:00:07]
// Tcl Message: open_project {C:/Users/raman/Desktop/EE Project/EE2026-FPGA-Project/SoundDisplay.xpr} 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: open_project {C:/Users/raman/Desktop/EE Project/EE2026-FPGA-Project/SoundDisplay.xpr} 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'C:/Users/wiraa/Documents/School/EE2026/Verilog/SoundDisplay/SoundDisplay' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// [GUI Memory]: 65 MB (+14309kb) [00:00:10]
// [Engine Memory]: 542 MB (+27282kb) [00:00:10]
// [GUI Memory]: 70 MB (+1563kb) [00:00:10]
// [GUI Memory]: 75 MB (+920kb) [00:00:11]
// [Engine Memory]: 583 MB (+14388kb) [00:00:11]
// [GUI Memory]: 80 MB (+2092kb) [00:00:11]
// HMemoryUtils.trashcanNow. Engine heap size: 589 MB. GUI used memory: 42 MB. Current time: 3/9/20 3:18:38 PM SGT
// Project name: SoundDisplay; location: C:/Users/raman/Desktop/EE Project/EE2026-FPGA-Project; part: xc7a35tcpg236-1
dismissDialog("Open Project"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
// PAPropertyPanels.initPanels (clk_voice.v) elapsed time: 0.2s
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Top_Student (Top_Student.v), c0 : clk_voice (clk_voice.v)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Top_Student (Top_Student.v), c0 : clk_voice (clk_voice.v)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Add Sources]", 2, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
// [Engine Memory]: 622 MB (+10051kb) [00:00:30]
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "clk_oled"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 9 seconds
dismissDialog("Add Sources"); // c (ck)
// Tcl Message: close [ open {C:/Users/raman/Desktop/EE Project/EE2026-FPGA-Project/SoundDisplay.srcs/sources_1/new/clk_oled.v} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/raman/Desktop/EE Project/EE2026-FPGA-Project/SoundDisplay.srcs/sources_1/new/clk_oled.v}} 
// I (ck): Define Module: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_oled (clk_oled.v)]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_oled (clk_oled.v)]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "clk_voice.v", 1); // k (j, ck)
selectCodeEditor("clk_voice.v", 31, 146); // ce (w, ck)
typeControlKey((HResource) null, "clk_voice.v", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "clk_oled.v", 2); // k (j, ck)
typeControlKey((HResource) null, "clk_oled.v", 'v'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "clk_voice.v", 1); // k (j, ck)
selectCodeEditor("clk_voice.v", 201, 103); // ce (w, ck)
selectCodeEditor("clk_voice.v", 246, 109); // ce (w, ck)
typeControlKey((HResource) null, "clk_voice.v", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "clk_oled.v", 2); // k (j, ck)
selectCodeEditor("clk_oled.v", 35, 133); // ce (w, ck)
typeControlKey((HResource) null, "clk_oled.v", 'v'); // ce (w, ck)
selectCodeEditor("clk_oled.v", 143, 172); // ce (w, ck)
// [GUI Memory]: 86 MB (+2311kb) [00:01:26]
typeControlKey((HResource) null, "clk_oled.v", 'c'); // ce (w, ck)
typeControlKey((HResource) null, "clk_oled.v", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "clk_oled.v", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "clk_oled.v", 'v'); // ce (w, ck)
// Elapsed time: 109 seconds
selectCodeEditor("clk_oled.v", 249, 263); // ce (w, ck)
// Elapsed time: 38 seconds
selectCodeEditor("clk_oled.v", 360, 303); // ce (w, ck)
selectCodeEditor("clk_oled.v", 418, 275); // ce (w, ck)
selectCodeEditor("clk_oled.v", 284, 310); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
