INFO-FLOW: Workspace C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1 opened at Mon Nov 22 00:03:37 +0530 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 0.851 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.045 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.283 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.182 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file matmult.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'dmm_16x64/matmult_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dmm_16x64/matmult_top.cpp as C++
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       is_encrypted dmm_16x64/matmult_top.cpp 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "dmm_16x64/matmult_top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E dmm_16x64/matmult_top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp
Command       clang done; 1.821 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.732 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp"  -o "C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/useless.bc
Command       clang done; 1.967 sec.
INFO-FLOW: Done: GCC PP time: 4.5 seconds per iteration
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp std=gnu++98 -directive=C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.609 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp std=gnu++98 -directive=C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.607 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/xilinx-dataflow-lawyer.matmult_top.pp.0.cpp.diag.yml C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/xilinx-dataflow-lawyer.matmult_top.pp.0.cpp.out.log 2> C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/xilinx-dataflow-lawyer.matmult_top.pp.0.cpp.err.log 
Command       ap_eval done; 0.611 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/tidy-3.1.matmult_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/tidy-3.1.matmult_top.pp.0.cpp.out.log 2> C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/tidy-3.1.matmult_top.pp.0.cpp.err.log 
Command         ap_eval done; 1.345 sec.
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/xilinx-legacy-rewriter.matmult_top.pp.0.cpp.out.log 2> C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/xilinx-legacy-rewriter.matmult_top.pp.0.cpp.err.log 
Command         ap_eval done; 0.457 sec.
Command       tidy_31 done; 1.835 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.34 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.bc
Command       clang done; 2.004 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/matmult_top.g.bc -hls-opt -except-internalize dmatmult -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 3.159 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.078 ; gain = 862.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.078 ; gain = 862.262
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.pp.bc -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.123 sec.
Execute         llvm-ld C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.617 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dmatmult -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.g.0.bc -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'cmpx_mult<std::complex<float>, float>' into 'kernel_mmult<std::complex<float>, float>' (dmm_16x64/matmult_top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'cmpx_add<std::complex<float>, float>' into 'kernel_mmult<std::complex<float>, float>' (dmm_16x64/matmult_top.cpp:46).
Command         transform done; 0.314 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 955.078 ; gain = 862.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.g.1.bc -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.2' into 'kernel_mmult<std::complex<float>, float>' (dmm_16x64/matmult_top.cpp:23->dmm_16x64/matmult_top.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.2' into 'kernel_mmult<std::complex<float>, float>' (dmm_16x64/matmult_top.cpp:24->dmm_16x64/matmult_top.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'dmatmult' (dmm_16x64/matmult_top.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.1' into 'dmatmult' (dmm_16x64/matmult_top.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'dmatmult' (dmm_16x64/matmult_top.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'dmatmult' (dmm_16x64/matmult_top.cpp:93) automatically.
Command         transform done; 0.315 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 955.078 ; gain = 862.262
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.g.1.bc to C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.o.1.bc -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (dmm_16x64/matmult_top.cpp:40) in function 'kernel_mmult<std::complex<float>, float>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (dmm_16x64/matmult_top.cpp:44) in function 'kernel_mmult<std::complex<float>, float>' completely with a factor of 64.
INFO: [XFORM 203-101] Partitioning array 'rxmat._M_real'  in dimension 2 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'rxmat._M_imag'  in dimension 2 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'xmat._M_real'  in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'xmat._M_imag'  in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_real'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_imag'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_real.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_real.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_real.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_real.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_real.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_real.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_real.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_real.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_imag.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_imag.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_imag.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_imag.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_imag.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_imag.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_imag.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_vector._M_imag.7' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_real.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_real.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_real.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_real.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_real.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_real.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_real.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_real.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_imag.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_imag.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_imag.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_imag.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_imag.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_imag.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_imag.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_vector._M_imag.7' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'kernel_mmult<std::complex<float>, float>' (dmm_16x64/matmult_top.cpp:23->dmm_16x64/matmult_top.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'kernel_mmult<std::complex<float>, float>' (dmm_16x64/matmult_top.cpp:24->dmm_16x64/matmult_top.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'dmatmult' (dmm_16x64/matmult_top.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'dmatmult' (dmm_16x64/matmult_top.cpp:81) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.0' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.1' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.2' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.3' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.4' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.5' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.6' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.7' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.8' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.9' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.10' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.11' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.12' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.13' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.14' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.15' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.16' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.17' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.18' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.19' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.20' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.21' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.22' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.23' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.24' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.25' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.26' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.27' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.28' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.29' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.30' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.31' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.0' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.1' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.2' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.3' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.4' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.5' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.6' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.7' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.8' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.9' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.10' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.11' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.12' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.13' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.14' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.15' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.16' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.17' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.18' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.19' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.20' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.21' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.22' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.23' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.24' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.25' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.26' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.27' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.28' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.29' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.30' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.31' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:78:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.0' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.1' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.2' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.3' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.4' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.5' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.6' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.7' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.8' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.9' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.10' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.11' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.12' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.13' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.14' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.15' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.16' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.17' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.18' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.19' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.20' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.21' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.22' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.23' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.24' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.25' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.26' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.27' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.28' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.29' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.30' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.31' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.0' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.1' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.2' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.3' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.4' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.5' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.6' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.7' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.8' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.9' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.10' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.11' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.12' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.13' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.14' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.15' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.16' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.17' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.18' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.19' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.20' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.21' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.22' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.23' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.24' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.25' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.26' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.27' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.28' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.29' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.30' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.31' in function 'dmatmult' (dmm_16x64/matmult_top.cpp:90:12).
Command         transform done; 3.331 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.437 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 955.078 ; gain = 862.262
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.o.2.bc -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'kernel_mmult<std::complex<float>, float>' to 'kernel_mmult' (dmm_16x64/matmult_top.cpp:17:27)
INFO: [HLS 200-472] Inferring partial write operation for 'rxmat._M_real.0' (dmm_16x64/matmult_top.cpp:78:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rxmat._M_imag.0' (dmm_16x64/matmult_top.cpp:81:9)
INFO: [HLS 200-472] Inferring partial write operation for 'xmat._M_real.0' (dmm_16x64/matmult_top.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'xmat._M_imag.0' (dmm_16x64/matmult_top.cpp:93:12)
Command         transform done; 1.676 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 955.078 ; gain = 862.262
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.878 sec.
Command     elaborate done; 21.996 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dmatmult' ...
Execute       ap_set_top_model dmatmult 
Execute       get_model_list dmatmult -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dmatmult 
Execute       preproc_iomode -model kernel_mmult 
Execute       get_model_list dmatmult -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel_mmult dmatmult
INFO-FLOW: Configuring Module : kernel_mmult ...
Execute       set_default_model kernel_mmult 
Execute       apply_spec_resource_limit kernel_mmult 
INFO-FLOW: Configuring Module : dmatmult ...
Execute       set_default_model dmatmult 
Execute       apply_spec_resource_limit dmatmult 
INFO-FLOW: Model list for preprocess: kernel_mmult dmatmult
INFO-FLOW: Preprocessing Module: kernel_mmult ...
Execute       set_default_model kernel_mmult 
Execute       cdfg_preprocess -model kernel_mmult 
Execute       rtl_gen_preprocess kernel_mmult 
INFO-FLOW: Preprocessing Module: dmatmult ...
Execute       set_default_model dmatmult 
Execute       cdfg_preprocess -model dmatmult 
Execute       rtl_gen_preprocess dmatmult 
INFO-FLOW: Model list for synthesis: kernel_mmult dmatmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_mmult 
Execute       schedule -model kernel_mmult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.756 sec.
INFO: [HLS 200-111]  Elapsed time: 27.83 seconds; current allocated memory: 152.753 MB.
Execute       syn_report -verbosereport -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.verbose.sched.rpt 
Command       syn_report done; 1.556 sec.
Execute       db_write -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.sched.adb -f 
Command       db_write done; 0.335 sec.
INFO-FLOW: Finish scheduling kernel_mmult.
Execute       set_default_model kernel_mmult 
Execute       bind -model kernel_mmult 
BIND OPTION: model=kernel_mmult
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.959 sec.
INFO: [HLS 200-111]  Elapsed time: 2.895 seconds; current allocated memory: 162.732 MB.
Execute       syn_report -verbosereport -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.verbose.bind.rpt 
Command       syn_report done; 2.526 sec.
Execute       db_write -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.bind.adb -f 
Command       db_write done; 0.41 sec.
INFO-FLOW: Finish binding kernel_mmult.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dmatmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dmatmult 
Execute       schedule -model dmatmult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.212 sec.
INFO: [HLS 200-111]  Elapsed time: 3.225 seconds; current allocated memory: 165.349 MB.
Execute       syn_report -verbosereport -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.verbose.sched.rpt 
Command       syn_report done; 0.143 sec.
Execute       db_write -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.sched.adb -f 
Command       db_write done; 0.107 sec.
INFO-FLOW: Finish scheduling dmatmult.
Execute       set_default_model dmatmult 
Execute       bind -model dmatmult 
BIND OPTION: model=dmatmult
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.703 sec.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 169.202 MB.
Execute       syn_report -verbosereport -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.verbose.bind.rpt 
Command       syn_report done; 1.451 sec.
Execute       db_write -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.bind.adb -f 
Command       db_write done; 0.125 sec.
INFO-FLOW: Finish binding dmatmult.
Execute       get_model_list dmatmult -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess kernel_mmult 
Execute       rtl_gen_preprocess dmatmult 
INFO-FLOW: Model list for RTL generation: kernel_mmult dmatmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kernel_mmult -vendor xilinx -mg_file C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dmatmult_fsub_32ns_32ns_32_4_full_dsp_1' to 'dmatmult_fsub_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_fadd_32ns_32ns_32_4_full_dsp_1' to 'dmatmult_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_fmul_32ns_32ns_32_2_max_dsp_1' to 'dmatmult_fmul_32ndEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_mmult' is 80879 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmatmult_fadd_32ncud': 192 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmatmult_fmul_32ndEe': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmatmult_fsub_32nbkb': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mmult'.
Command       create_rtl_model done; 4.435 sec.
INFO: [HLS 200-111]  Elapsed time: 6.103 seconds; current allocated memory: 195.340 MB.
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_mmult -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/syn/systemc/kernel_mmult -synmodules kernel_mmult dmatmult 
Execute       gen_rtl kernel_mmult -style xilinx -f -lang vhdl -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/syn/vhdl/kernel_mmult 
Execute       gen_rtl kernel_mmult -style xilinx -f -lang vlog -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/syn/verilog/kernel_mmult 
Execute       syn_report -csynth -model kernel_mmult -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/syn/report/kernel_mmult_csynth.rpt 
Command       syn_report done; 0.825 sec.
Execute       syn_report -rtlxml -model kernel_mmult -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/syn/report/kernel_mmult_csynth.xml 
Command       syn_report done; 0.412 sec.
Execute       syn_report -verbosereport -model kernel_mmult -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.verbose.rpt 
Command       syn_report done; 2.955 sec.
Execute       db_write -model kernel_mmult -f -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.adb 
Command       db_write done; 1.057 sec.
Execute       gen_tb_info kernel_mmult -p C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dmatmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dmatmult -vendor xilinx -mg_file C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dmatmult/in_stream_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dmatmult/in_stream_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dmatmult/in_stream_V_strb_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dmatmult/in_stream_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dmatmult/out_stream_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dmatmult/out_stream_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dmatmult/out_stream_V_strb_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dmatmult/out_stream_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dmatmult' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_real_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_vector_M_imag_7_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_0' to 'dmatmult_rxmat_M_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_1' to 'dmatmult_rxmat_M_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_2' to 'dmatmult_rxmat_M_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_3' to 'dmatmult_rxmat_M_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_4' to 'dmatmult_rxmat_M_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_5' to 'dmatmult_rxmat_M_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_6' to 'dmatmult_rxmat_M_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_7' to 'dmatmult_rxmat_M_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_8' to 'dmatmult_rxmat_M_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_9' to 'dmatmult_rxmat_M_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_10' to 'dmatmult_rxmat_M_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_11' to 'dmatmult_rxmat_M_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_12' to 'dmatmult_rxmat_M_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_13' to 'dmatmult_rxmat_M_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_14' to 'dmatmult_rxmat_M_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_15' to 'dmatmult_rxmat_M_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_16' to 'dmatmult_rxmat_M_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_17' to 'dmatmult_rxmat_M_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_18' to 'dmatmult_rxmat_M_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_19' to 'dmatmult_rxmat_M_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_20' to 'dmatmult_rxmat_M_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_21' to 'dmatmult_rxmat_M_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_22' to 'dmatmult_rxmat_M_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_23' to 'dmatmult_rxmat_M_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_24' to 'dmatmult_rxmat_M_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_25' to 'dmatmult_rxmat_M_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_26' to 'dmatmult_rxmat_M_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_27' to 'dmatmult_rxmat_M_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_28' to 'dmatmult_rxmat_M_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_29' to 'dmatmult_rxmat_M_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_30' to 'dmatmult_rxmat_M_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_real_31' to 'dmatmult_rxmat_M_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_0' to 'dmatmult_rxmat_M_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_1' to 'dmatmult_rxmat_M_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_2' to 'dmatmult_rxmat_M_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_3' to 'dmatmult_rxmat_M_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_4' to 'dmatmult_rxmat_M_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_5' to 'dmatmult_rxmat_M_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_6' to 'dmatmult_rxmat_M_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_7' to 'dmatmult_rxmat_M_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_8' to 'dmatmult_rxmat_M_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_9' to 'dmatmult_rxmat_M_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_10' to 'dmatmult_rxmat_M_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_11' to 'dmatmult_rxmat_M_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_12' to 'dmatmult_rxmat_M_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_13' to 'dmatmult_rxmat_M_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_14' to 'dmatmult_rxmat_M_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_15' to 'dmatmult_rxmat_M_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_16' to 'dmatmult_rxmat_M_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_17' to 'dmatmult_rxmat_M_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_18' to 'dmatmult_rxmat_M_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_19' to 'dmatmult_rxmat_M_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_20' to 'dmatmult_rxmat_M_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_21' to 'dmatmult_rxmat_M_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_22' to 'dmatmult_rxmat_M_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_23' to 'dmatmult_rxmat_M_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_24' to 'dmatmult_rxmat_M_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_25' to 'dmatmult_rxmat_M_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_26' to 'dmatmult_rxmat_M_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_27' to 'dmatmult_rxmat_M_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_28' to 'dmatmult_rxmat_M_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_29' to 'dmatmult_rxmat_M_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_30' to 'dmatmult_rxmat_M_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_rxmat_M_imag_31' to 'dmatmult_rxmat_M_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_0' to 'dmatmult_xmat_M_rbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_1' to 'dmatmult_xmat_M_rbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_2' to 'dmatmult_xmat_M_rbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_3' to 'dmatmult_xmat_M_rbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_4' to 'dmatmult_xmat_M_rbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_5' to 'dmatmult_xmat_M_rbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_6' to 'dmatmult_xmat_M_rbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_7' to 'dmatmult_xmat_M_rbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_8' to 'dmatmult_xmat_M_rbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_9' to 'dmatmult_xmat_M_rbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_10' to 'dmatmult_xmat_M_rbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_11' to 'dmatmult_xmat_M_rbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_12' to 'dmatmult_xmat_M_rbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_13' to 'dmatmult_xmat_M_rbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_14' to 'dmatmult_xmat_M_rbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_15' to 'dmatmult_xmat_M_rbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_16' to 'dmatmult_xmat_M_rbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_17' to 'dmatmult_xmat_M_rbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_18' to 'dmatmult_xmat_M_rbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_19' to 'dmatmult_xmat_M_rbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_20' to 'dmatmult_xmat_M_rbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_21' to 'dmatmult_xmat_M_rbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_22' to 'dmatmult_xmat_M_rbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_23' to 'dmatmult_xmat_M_rbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_24' to 'dmatmult_xmat_M_rbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_25' to 'dmatmult_xmat_M_rbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_26' to 'dmatmult_xmat_M_rbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_27' to 'dmatmult_xmat_M_rbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_28' to 'dmatmult_xmat_M_rbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_29' to 'dmatmult_xmat_M_rbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_30' to 'dmatmult_xmat_M_rbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_real_31' to 'dmatmult_xmat_M_rbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_0' to 'dmatmult_xmat_M_ibMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_1' to 'dmatmult_xmat_M_ibNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_2' to 'dmatmult_xmat_M_ibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_3' to 'dmatmult_xmat_M_ibPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_4' to 'dmatmult_xmat_M_ibQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_5' to 'dmatmult_xmat_M_ibRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_6' to 'dmatmult_xmat_M_ibSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_7' to 'dmatmult_xmat_M_ibTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_8' to 'dmatmult_xmat_M_ibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_9' to 'dmatmult_xmat_M_ibVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_10' to 'dmatmult_xmat_M_ibWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_11' to 'dmatmult_xmat_M_ibXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_12' to 'dmatmult_xmat_M_ibYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_13' to 'dmatmult_xmat_M_ibZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_14' to 'dmatmult_xmat_M_ib0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_15' to 'dmatmult_xmat_M_ib1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_16' to 'dmatmult_xmat_M_ib2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_17' to 'dmatmult_xmat_M_ib3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_18' to 'dmatmult_xmat_M_ib4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_19' to 'dmatmult_xmat_M_ib5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_20' to 'dmatmult_xmat_M_ib6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_21' to 'dmatmult_xmat_M_ib7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_22' to 'dmatmult_xmat_M_ib8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_23' to 'dmatmult_xmat_M_ib9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_24' to 'dmatmult_xmat_M_icau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_25' to 'dmatmult_xmat_M_icbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_26' to 'dmatmult_xmat_M_iccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_27' to 'dmatmult_xmat_M_icdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_28' to 'dmatmult_xmat_M_iceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_29' to 'dmatmult_xmat_M_icfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_30' to 'dmatmult_xmat_M_icgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dmatmult_xmat_M_imag_31' to 'dmatmult_xmat_M_ichv' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'dmatmult_mux_165_32_1_1' to 'dmatmult_mux_165_civ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dmatmult_mux_165_civ': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dmatmult'.
Command       create_rtl_model done; 3.082 sec.
INFO: [HLS 200-111]  Elapsed time: 10.93 seconds; current allocated memory: 230.570 MB.
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl dmatmult -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/syn/systemc/dmatmult -synmodules kernel_mmult dmatmult 
Execute       gen_rtl dmatmult -istop -style xilinx -f -lang vhdl -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/syn/vhdl/dmatmult 
Command       gen_rtl done; 0.338 sec.
Execute       gen_rtl dmatmult -istop -style xilinx -f -lang vlog -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/syn/verilog/dmatmult 
Command       gen_rtl done; 0.174 sec.
Execute       syn_report -csynth -model dmatmult -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/syn/report/dmatmult_csynth.rpt 
Command       syn_report done; 0.182 sec.
Execute       syn_report -rtlxml -model dmatmult -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/syn/report/dmatmult_csynth.xml 
Command       syn_report done; 0.167 sec.
Execute       syn_report -verbosereport -model dmatmult -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.verbose.rpt 
Command       syn_report done; 1.635 sec.
Execute       db_write -model dmatmult -f -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.adb 
Command       db_write done; 0.372 sec.
Execute       gen_tb_info dmatmult -p C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult 
Execute       export_constraint_db -f -tool general -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.constraint.tcl 
Execute       syn_report -designview -model dmatmult -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.design.xml 
Command       syn_report done; 1.16 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dmatmult -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dmatmult -o C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dmatmult 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain dmatmult 
INFO-FLOW: Model list for RTL component generation: kernel_mmult dmatmult
INFO-FLOW: Handling components in module [kernel_mmult] ... 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
INFO-FLOW: Found component dmatmult_fsub_32nbkb.
INFO-FLOW: Append model dmatmult_fsub_32nbkb
INFO-FLOW: Found component dmatmult_fadd_32ncud.
INFO-FLOW: Append model dmatmult_fadd_32ncud
INFO-FLOW: Found component dmatmult_fmul_32ndEe.
INFO-FLOW: Append model dmatmult_fmul_32ndEe
INFO-FLOW: Handling components in module [dmatmult] ... 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
INFO-FLOW: Found component dmatmult_mux_165_civ.
INFO-FLOW: Append model dmatmult_mux_165_civ
INFO-FLOW: Found component dmatmult_rxmat_M_eOg.
INFO-FLOW: Append model dmatmult_rxmat_M_eOg
INFO-FLOW: Found component dmatmult_control_s_axi.
INFO-FLOW: Append model dmatmult_control_s_axi
INFO-FLOW: Append model kernel_mmult
INFO-FLOW: Append model dmatmult
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dmatmult_fsub_32nbkb dmatmult_fadd_32ncud dmatmult_fmul_32ndEe dmatmult_mux_165_civ dmatmult_rxmat_M_eOg dmatmult_control_s_axi kernel_mmult dmatmult
INFO-FLOW: To file: write model dmatmult_fsub_32nbkb
INFO-FLOW: To file: write model dmatmult_fadd_32ncud
INFO-FLOW: To file: write model dmatmult_fmul_32ndEe
INFO-FLOW: To file: write model dmatmult_mux_165_civ
INFO-FLOW: To file: write model dmatmult_rxmat_M_eOg
INFO-FLOW: To file: write model dmatmult_control_s_axi
INFO-FLOW: To file: write model kernel_mmult
INFO-FLOW: To file: write model dmatmult
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model dmatmult -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.78 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.117 sec.
Command       ap_source done; 0.117 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.202 sec.
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dmatmult_rxmat_M_eOg_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.119 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.123 sec.
Command       ap_source done; 0.123 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=dmatmult xml_exists=0
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.149 sec.
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.constraint.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=8 #gSsdmPorts=16
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.dataonly.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.dataonly.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.dataonly.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.constraint.tcl 
Execute       sc_get_clocks dmatmult 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/impl/misc/dmatmult_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/impl/misc/dmatmult_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/impl/misc/dmatmult_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.tbgen.tcl 
Execute       source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 955.078 ; gain = 862.262
INFO: [VHDL 208-304] Generating VHDL RTL for dmatmult.
INFO: [VLOG 209-307] Generating Verilog RTL for dmatmult.
Command     autosyn done; 35.045 sec.
Command   csynth_design done; 57.052 sec.
Command ap_source done; 58.543 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1 opened at Mon Nov 22 00:05:02 +0530 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.124 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 0.874 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.121 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.372 sec.
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.126 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     ap_source done; 0.128 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=dmatmult xml_exists=1
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command     ap_source done; 0.142 sec.
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command     ap_source done; 0.186 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.constraint.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=16
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.dataonly.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.dataonly.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=dmatmult
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=dmatmult
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.constraint.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow syn -rtl verilog
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command     ap_source done; 0.137 sec.
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.constraint.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
INFO-FLOW: DBG:CMD: auto_impl: vlog syn exec C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/impl/verilog/implsyn.bat
INFO-FLOW: Workspace C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1 opened at Mon Nov 22 00:09:41 +0530 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.157 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.318 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.517 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.843 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=dmatmult xml_exists=1
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command     ap_source done; 0.123 sec.
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command     ap_source done; 0.147 sec.
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/kernel_mmult.compgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.constraint.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=16
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.dataonly.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.compgen.dataonly.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=dmatmult
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=dmatmult
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.constraint.tcl 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/dmatmult.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.121 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/sidjha/Documents/BTP/FPGA-IP/Gold-Ref-DMM/dmm_16x64/solution1/impl/ip/pack.bat
Command   export_design done; 18.523 sec.
Command ap_source done; 20.38 sec.
Execute cleanup_all 
