/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */
//[File]            : conn_bus_cr.h
//[Revision time]   : Tue Apr 13 11:06:32 2021

#ifndef __CONN_BUS_CR_REGS_H__
#define __CONN_BUS_CR_REGS_H__

//****************************************************************************
//
//                     CONN_BUS_CR CR Definitions                     
//
//****************************************************************************

#define CONN_BUS_CR_BASE                                       (CONN_REG_CONN_INFRA_BUS_CR_ADDR)

#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_0_ADDR        (CONN_BUS_CR_BASE + 0x000) // B000
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_1_ADDR        (CONN_BUS_CR_BASE + 0x004) // B004
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_2_ADDR        (CONN_BUS_CR_BASE + 0x008) // B008
#define CONN_BUS_CR_CONN_INFRA_OFF2ON_DET_CTL_ADDR             (CONN_BUS_CR_BASE + 0x010) // B010
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_STATUS_ADDR     (CONN_BUS_CR_BASE + 0x020) // B020
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_ADDR       (CONN_BUS_CR_BASE + 0x024) // B024
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_0_ADDR (CONN_BUS_CR_BASE + 0x028) // B028
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_1_ADDR (CONN_BUS_CR_BASE + 0x02C) // B02C
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_2_ADDR (CONN_BUS_CR_BASE + 0x030) // B030
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_0_ADDR (CONN_BUS_CR_BASE + 0x034) // B034
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_1_ADDR (CONN_BUS_CR_BASE + 0x038) // B038
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_2_ADDR (CONN_BUS_CR_BASE + 0x03C) // B03C
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_0_ADDR     (CONN_BUS_CR_BASE + 0x040) // B040
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_1_ADDR     (CONN_BUS_CR_BASE + 0x044) // B044
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_2_ADDR     (CONN_BUS_CR_BASE + 0x048) // B048
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_0_ADDR   (CONN_BUS_CR_BASE + 0x04C) // B04C
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_1_ADDR   (CONN_BUS_CR_BASE + 0x050) // B050
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_2_ADDR   (CONN_BUS_CR_BASE + 0x054) // B054
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_3_ADDR   (CONN_BUS_CR_BASE + 0x058) // B058
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_4_ADDR   (CONN_BUS_CR_BASE + 0x05C) // B05C
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_5_ADDR   (CONN_BUS_CR_BASE + 0x060) // B060
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_6_ADDR   (CONN_BUS_CR_BASE + 0x064) // B064
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_EMI_PATH_ADDR_START_ADDR (CONN_BUS_CR_BASE + 0x070) // B070
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_EMI_PATH_ADDR_END_ADDR  (CONN_BUS_CR_BASE + 0x074) // B074
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_ADDR            (CONN_BUS_CR_BASE + 0x080) // B080
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR       (CONN_BUS_CR_BASE + 0x100) // B100
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_ADDR                   (CONN_BUS_CR_BASE + 0x110) // B110
#define CONN_BUS_CR_M1_ASYNC_CFG_ADDR                          (CONN_BUS_CR_BASE + 0x114) // B114
#define CONN_BUS_CR_M2_GALS_CTRL_ADDR                          (CONN_BUS_CR_BASE + 0x118) // B118
#define CONN_BUS_CR_M3_GALS_CTRL_ADDR                          (CONN_BUS_CR_BASE + 0x11C) // B11C
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_ADDR                (CONN_BUS_CR_BASE + 0x120) // B120
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR                   (CONN_BUS_CR_BASE + 0x300) // B300
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR                   (CONN_BUS_CR_BASE + 0x304) // B304
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR              (CONN_BUS_CR_BASE + 0x308) // B308
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR              (CONN_BUS_CR_BASE + 0x30C) // B30C
#define CONN_BUS_CR_CONN2AP_GALS_DBG_ADDR                      (CONN_BUS_CR_BASE + 0x320) // B320
#define CONN_BUS_CR_M2_TO_CONN_GALS_DBG_ADDR                   (CONN_BUS_CR_BASE + 0x324) // B324
#define CONN_BUS_CR_CONN_TO_M2_GALS_DBG_ADDR                   (CONN_BUS_CR_BASE + 0x328) // B328
#define CONN_BUS_CR_M3_TO_CONN_GALS_DBG_ADDR                   (CONN_BUS_CR_BASE + 0x32C) // B32C
#define CONN_BUS_CR_CONN_TO_M3_GALS_DBG_ADDR                   (CONN_BUS_CR_BASE + 0x330) // B330
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_DBG_ADDR                 (CONN_BUS_CR_BASE + 0x334) // B334
#define CONN_BUS_CR_CONN2AP_REMAP_BYPASS_ADDR_ADDR             (CONN_BUS_CR_BASE + 0x350) // B350
#define CONN_BUS_CR_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_ADDR       (CONN_BUS_CR_BASE + 0x354) // B354
#define CONN_BUS_CR_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_ADDR     (CONN_BUS_CR_BASE + 0x358) // B358
#define CONN_BUS_CR_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_ADDR  (CONN_BUS_CR_BASE + 0x35C) // B35C
#define CONN_BUS_CR_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_ADDR       (CONN_BUS_CR_BASE + 0x360) // B360
#define CONN_BUS_CR_CONN2AP_REMAP_WF_PERI_BASE_ADDR_ADDR       (CONN_BUS_CR_BASE + 0x364) // B364
#define CONN_BUS_CR_CONN2AP_REMAP_BT_PERI_BASE_ADDR_ADDR       (CONN_BUS_CR_BASE + 0x368) // B368
#define CONN_BUS_CR_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_ADDR      (CONN_BUS_CR_BASE + 0x36C) // B36C
#define CONN_BUS_CR_SCPSYS_SRAM_BASE_ADDR_ADDR                 (CONN_BUS_CR_BASE + 0x370) // B370
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR                   (CONN_BUS_CR_BASE + 0x374) // B374
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_0_ADDR        (CONN_BUS_CR_BASE + 0x378) // B378
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_0_ADDR          (CONN_BUS_CR_BASE + 0x37C) // B37C
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_1_ADDR        (CONN_BUS_CR_BASE + 0x380) // B380
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_1_ADDR          (CONN_BUS_CR_BASE + 0x384) // B384
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_2_ADDR        (CONN_BUS_CR_BASE + 0x388) // B388
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_2_ADDR          (CONN_BUS_CR_BASE + 0x38C) // B38C
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_3_ADDR        (CONN_BUS_CR_BASE + 0x390) // B390
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_3_ADDR          (CONN_BUS_CR_BASE + 0x394) // B394
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_4_ADDR        (CONN_BUS_CR_BASE + 0x398) // B398
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_4_ADDR          (CONN_BUS_CR_BASE + 0x39C) // B39C
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_0_ADDR        (CONN_BUS_CR_BASE + 0x3A0) // B3A0
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_0_ADDR          (CONN_BUS_CR_BASE + 0x3A4) // B3A4
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_1_ADDR        (CONN_BUS_CR_BASE + 0x3A8) // B3A8
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_1_ADDR          (CONN_BUS_CR_BASE + 0x3AC) // B3AC
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_2_ADDR        (CONN_BUS_CR_BASE + 0x3B0) // B3B0
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_2_ADDR          (CONN_BUS_CR_BASE + 0x3B4) // B3B4
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_3_ADDR        (CONN_BUS_CR_BASE + 0x3B8) // B3B8
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_3_ADDR          (CONN_BUS_CR_BASE + 0x3BC) // B3BC
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_4_ADDR        (CONN_BUS_CR_BASE + 0x3C0) // B3C0
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_4_ADDR          (CONN_BUS_CR_BASE + 0x3C4) // B3C4
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_0_ADDR        (CONN_BUS_CR_BASE + 0x3C8) // B3C8
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_0_ADDR          (CONN_BUS_CR_BASE + 0x3CC) // B3CC
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_1_ADDR        (CONN_BUS_CR_BASE + 0x3D0) // B3D0
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_1_ADDR          (CONN_BUS_CR_BASE + 0x3D4) // B3D4
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_2_ADDR        (CONN_BUS_CR_BASE + 0x3D8) // B3D8
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_2_ADDR          (CONN_BUS_CR_BASE + 0x3DC) // B3DC
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_3_ADDR        (CONN_BUS_CR_BASE + 0x3E0) // B3E0
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_3_ADDR          (CONN_BUS_CR_BASE + 0x3E4) // B3E4
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_4_ADDR        (CONN_BUS_CR_BASE + 0x3E8) // B3E8
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_4_ADDR          (CONN_BUS_CR_BASE + 0x3EC) // B3EC
#define CONN_BUS_CR_EASY_SECURITY_WF_IRQ_CLR_ADDR              (CONN_BUS_CR_BASE + 0x3F0) // B3F0
#define CONN_BUS_CR_EASY_SECURITY_BGF_IRQ_CLR_ADDR             (CONN_BUS_CR_BASE + 0x3F4) // B3F4
#define CONN_BUS_CR_EASY_SECURITY_M3_IRQ_CLR_ADDR              (CONN_BUS_CR_BASE + 0x3F8) // B3F8
#define CONN_BUS_CR_EASY_SECURITY_M1_HADDR_LATCH_CLR_ADDR      (CONN_BUS_CR_BASE + 0x3FC) // B3FC
#define CONN_BUS_CR_EASY_SECURITY_M2_HADDR_LATCH_CLR_ADDR      (CONN_BUS_CR_BASE + 0x400) // B400
#define CONN_BUS_CR_EASY_SECURITY_M3_HADDR_LATCH_CLR_ADDR      (CONN_BUS_CR_BASE + 0x404) // B404
#define CONN_BUS_CR_EASY_SECURITY_M1_HADDR_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x408) // B408
#define CONN_BUS_CR_EASY_SECURITY_M2_HADDR_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x40C) // B40C
#define CONN_BUS_CR_EASY_SECURITY_M3_HADDR_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x410) // B410




/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_IDLE_CTRL_0 (0x1804B000 + 0x000)---

    OFF_BUS_IDLE_MASK_0[31..0]   - (RW) conn_infra off bus idle mask

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_0_OFF_BUS_IDLE_MASK_0_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_0_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_0_OFF_BUS_IDLE_MASK_0_MASK 0xFFFFFFFF                // OFF_BUS_IDLE_MASK_0[31..0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_0_OFF_BUS_IDLE_MASK_0_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_IDLE_CTRL_1 (0x1804B000 + 0x004)---

    OFF_BUS_IDLE_MASK_1[1..0]    - (RW) conn_infra off bus idle mask
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_1_OFF_BUS_IDLE_MASK_1_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_1_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_1_OFF_BUS_IDLE_MASK_1_MASK 0x00000003                // OFF_BUS_IDLE_MASK_1[1..0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_1_OFF_BUS_IDLE_MASK_1_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_IDLE_CTRL_2 (0x1804B000 + 0x008)---

    OFF_BUS_IDLE_DEBOUNCE[4..0]  - (RW) conn_infra off bus idle debounce
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_2_OFF_BUS_IDLE_DEBOUNCE_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_2_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_2_OFF_BUS_IDLE_DEBOUNCE_MASK 0x0000001F                // OFF_BUS_IDLE_DEBOUNCE[4..0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_IDLE_CTRL_2_OFF_BUS_IDLE_DEBOUNCE_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF2ON_DET_CTL (0x1804B000 + 0x010)---

    OFF2ON_DET_DEBOUNCE[5..0]    - (RW) conn_infra off to on bus access detect deaounce
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF2ON_DET_CTL_OFF2ON_DET_DEBOUNCE_ADDR CONN_BUS_CR_CONN_INFRA_OFF2ON_DET_CTL_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF2ON_DET_CTL_OFF2ON_DET_DEBOUNCE_MASK 0x0000003F                // OFF2ON_DET_DEBOUNCE[5..0]
#define CONN_BUS_CR_CONN_INFRA_OFF2ON_DET_CTL_OFF2ON_DET_DEBOUNCE_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_TIMEOUT_STATUS (0x1804B000 + 0x020)---

    TIMEOUT_STATUS[3..0]         - (RO) 1'b1 : timeout
                                     [0]: conn to apb module or subsys or conn2ap timeout
                                     [1]: wfdma or icap to ap timeout
                                     [2]: conn2ap timeout timeout
                                     [3]: conn to apb module or subsys timeout
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_STATUS_TIMEOUT_STATUS_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_STATUS_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_STATUS_TIMEOUT_STATUS_MASK 0x0000000F                // TIMEOUT_STATUS[3..0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_STATUS_TIMEOUT_STATUS_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_TIMEOUT_CTRL (0x1804B000 + 0x024)---

    TIMEOUT_ENABLE[0]            - (RW) 1'b1:conn_infra off bus timeout function
    TIMEOUT_CLEAR[1]             - (RW) write 1'b0 after write 1'b1 to clear timeout information
    FORCE_RESPONSE_HIGH[2]       - (RW) force bus response ready high
    TIMEOUT_TIME_SETTING[10..3]  - (RW) timeout timming setting with xtal clock counter
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_TIMEOUT_TIME_SETTING_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_TIMEOUT_TIME_SETTING_MASK 0x000007F8                // TIMEOUT_TIME_SETTING[10..3]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_TIMEOUT_TIME_SETTING_SHFT 3
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_FORCE_RESPONSE_HIGH_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_FORCE_RESPONSE_HIGH_MASK 0x00000004                // FORCE_RESPONSE_HIGH[2]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_FORCE_RESPONSE_HIGH_SHFT 2
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_TIMEOUT_CLEAR_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_TIMEOUT_CLEAR_MASK 0x00000002                // TIMEOUT_CLEAR[1]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_TIMEOUT_CLEAR_SHFT 1
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_TIMEOUT_ENABLE_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_TIMEOUT_ENABLE_MASK 0x00000001                // TIMEOUT_ENABLE[0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_TIMEOUT_CTRL_TIMEOUT_ENABLE_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_0 (0x1804B000 + 0x028)---

    APB_TIMEOUT_INFO[31..0]      - (RO) depends on timeout apb slave will mapping to different psel and pwrite information

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_0_APB_TIMEOUT_INFO_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_0_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_0_APB_TIMEOUT_INFO_MASK 0xFFFFFFFF                // APB_TIMEOUT_INFO[31..0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_0_APB_TIMEOUT_INFO_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_1 (0x1804B000 + 0x02C)---

    APB_TIMEOUT_ADDR[31..0]      - (RO) timeout address

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_1_APB_TIMEOUT_ADDR_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_1_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_1_APB_TIMEOUT_ADDR_MASK 0xFFFFFFFF                // APB_TIMEOUT_ADDR[31..0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_1_APB_TIMEOUT_ADDR_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_2 (0x1804B000 + 0x030)---

    APB_TIMEOUT_WRITE_DATA[31..0] - (RO) timeout write data if write

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_2_APB_TIMEOUT_WRITE_DATA_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_2_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_2_APB_TIMEOUT_WRITE_DATA_MASK 0xFFFFFFFF                // APB_TIMEOUT_WRITE_DATA[31..0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_APB_TIMEOUT_INFO_2_APB_TIMEOUT_WRITE_DATA_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_0 (0x1804B000 + 0x034)---

    AHB_TIMEOUT_INFO[31..0]      - (RO) [5:0]id
                                     [8:6]hburst
                                     [12:9]hprot
                                     [13]hsel
                                     [15:14]hsize
                                     [19:16]hstrobe
                                     [21:20]htrans
                                     [22]hwrite
                                     [23]lave_rdy
                                     [31:24]0

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_0_AHB_TIMEOUT_INFO_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_0_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_0_AHB_TIMEOUT_INFO_MASK 0xFFFFFFFF                // AHB_TIMEOUT_INFO[31..0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_0_AHB_TIMEOUT_INFO_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_1 (0x1804B000 + 0x038)---

    AHB_TIMEOUT_ADDR[31..0]      - (RO) timeout address

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_1_AHB_TIMEOUT_ADDR_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_1_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_1_AHB_TIMEOUT_ADDR_MASK 0xFFFFFFFF                // AHB_TIMEOUT_ADDR[31..0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_1_AHB_TIMEOUT_ADDR_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_2 (0x1804B000 + 0x03C)---

    AHB_TIMEOUT_WRITE_DATA[31..0] - (RO) timeout write data if write

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_2_AHB_TIMEOUT_WRITE_DATA_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_2_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_2_AHB_TIMEOUT_WRITE_DATA_MASK 0xFFFFFFFF                // AHB_TIMEOUT_WRITE_DATA[31..0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_AHB_TIMEOUT_INFO_2_AHB_TIMEOUT_WRITE_DATA_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_CONN2AP_TIMEOUT_INFO_0 (0x1804B000 + 0x040)---

    CONN2AP_TIMEOUT_INFO[31..0]  - (RO) [5:0]id
                                     [8:6]hburst
                                     [12:9]hprot
                                     [13]hsel
                                     [15:14]hsize
                                     [19:16]hstrobe
                                     [21:20]htrans
                                     [22]hwrite
                                     [23]lave_rdy
                                     [31:24]0

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_0_CONN2AP_TIMEOUT_INFO_ADDR CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_0_ADDR
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_0_CONN2AP_TIMEOUT_INFO_MASK 0xFFFFFFFF                // CONN2AP_TIMEOUT_INFO[31..0]
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_0_CONN2AP_TIMEOUT_INFO_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_CONN2AP_TIMEOUT_INFO_1 (0x1804B000 + 0x044)---

    CONN2AP_TIMEOUT_ADDR[31..0]  - (RO) timeout address

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_1_CONN2AP_TIMEOUT_ADDR_ADDR CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_1_ADDR
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_1_CONN2AP_TIMEOUT_ADDR_MASK 0xFFFFFFFF                // CONN2AP_TIMEOUT_ADDR[31..0]
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_1_CONN2AP_TIMEOUT_ADDR_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_CONN2AP_TIMEOUT_INFO_2 (0x1804B000 + 0x048)---

    CONN2AP_TIMEOUT_WRITE_DATA[31..0] - (RO) timeout write data if write

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_2_CONN2AP_TIMEOUT_WRITE_DATA_ADDR CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_2_ADDR
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_2_CONN2AP_TIMEOUT_WRITE_DATA_MASK 0xFFFFFFFF                // CONN2AP_TIMEOUT_WRITE_DATA[31..0]
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_TIMEOUT_INFO_2_CONN2AP_TIMEOUT_WRITE_DATA_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_0 (0x1804B000 + 0x04C)---

    CONN_INFRA_AXI_LAYER_TIMEOUT_IDEL[10..0] - (RO) when conn_infra_off_axi_layer bus timeout latch idle signal
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_0_CONN_INFRA_AXI_LAYER_TIMEOUT_IDEL_ADDR CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_0_ADDR
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_0_CONN_INFRA_AXI_LAYER_TIMEOUT_IDEL_MASK 0x000007FF                // CONN_INFRA_AXI_LAYER_TIMEOUT_IDEL[10..0]
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_0_CONN_INFRA_AXI_LAYER_TIMEOUT_IDEL_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_1 (0x1804B000 + 0x050)---

    CONN_INFRA_AXI_LAYER_TIMEOUT_S1_AR[20..0] - (RO) when conn_infra_off_axi_layer bus timeout latch AXI AR channel (after s1)
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_1_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_AR_ADDR CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_1_ADDR
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_1_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_AR_MASK 0x001FFFFF                // CONN_INFRA_AXI_LAYER_TIMEOUT_S1_AR[20..0]
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_1_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_AR_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_2 (0x1804B000 + 0x054)---

    CONN_INFRA_AXI_LAYER_TIMEOUT_S1_AW[20..0] - (RO) when conn_infra_off_axi_layer bus timeout latch AXI AW channel (after s1)
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_2_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_AW_ADDR CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_2_ADDR
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_2_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_AW_MASK 0x001FFFFF                // CONN_INFRA_AXI_LAYER_TIMEOUT_S1_AW[20..0]
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_2_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_AW_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_3 (0x1804B000 + 0x058)---

    CONN_INFRA_AXI_LAYER_TIMEOUT_S1_B[11..0] - (RO) when conn_infra_off_axi_layer bus timeout latch AXI B channel (after s1)
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_3_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_B_ADDR CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_3_ADDR
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_3_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_B_MASK 0x00000FFF                // CONN_INFRA_AXI_LAYER_TIMEOUT_S1_B[11..0]
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_3_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_B_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_4 (0x1804B000 + 0x05C)---

    CONN_INFRA_AXI_LAYER_TIMEOUT_S1_R[12..0] - (RO) when conn_infra_off_axi_layer bus timeout latch AXI R channel (after s1)
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_4_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_R_ADDR CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_4_ADDR
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_4_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_R_MASK 0x00001FFF                // CONN_INFRA_AXI_LAYER_TIMEOUT_S1_R[12..0]
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_4_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_R_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_5 (0x1804B000 + 0x060)---

    CONN_INFRA_AXI_LAYER_TIMEOUT_S1_W[18..0] - (RO) when conn_infra_off_axi_layer bus timeout latch AXI W channel (after s1)
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_5_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_W_ADDR CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_5_ADDR
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_5_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_W_MASK 0x0007FFFF                // CONN_INFRA_AXI_LAYER_TIMEOUT_S1_W[18..0]
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_5_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_W_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_6 (0x1804B000 + 0x064)---

    CONN_INFRA_AXI_LAYER_TIMEOUT_S1_RW_BUSY_LATCH[1..0] - (RO) when conn_infra_off_axi_layer bus timeout latch AXI W channel (after s1)
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_6_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_RW_BUSY_LATCH_ADDR CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_6_ADDR
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_6_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_RW_BUSY_LATCH_MASK 0x00000003                // CONN_INFRA_AXI_LAYER_TIMEOUT_S1_RW_BUSY_LATCH[1..0]
#define CONN_BUS_CR_CONN_INFRA_AXI_LAYER_TIMEOUT_INFO_6_CONN_INFRA_AXI_LAYER_TIMEOUT_S1_RW_BUSY_LATCH_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_CONN2AP_EMI_PATH_ADDR_START (0x1804B000 + 0x070)---

    CR_CONN2AP_EMI_PATH_ADDRESS_START[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_EMI_PATH_ADDR_START_CR_CONN2AP_EMI_PATH_ADDRESS_START_ADDR CONN_BUS_CR_CONN_INFRA_CONN2AP_EMI_PATH_ADDR_START_ADDR
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_EMI_PATH_ADDR_START_CR_CONN2AP_EMI_PATH_ADDRESS_START_MASK 0xFFFFFFFF                // CR_CONN2AP_EMI_PATH_ADDRESS_START[31..0]
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_EMI_PATH_ADDR_START_CR_CONN2AP_EMI_PATH_ADDRESS_START_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_CONN2AP_EMI_PATH_ADDR_END (0x1804B000 + 0x074)---

    CR_CONN2AP_EMI_PATH_ADDRESS_END[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_EMI_PATH_ADDR_END_CR_CONN2AP_EMI_PATH_ADDRESS_END_ADDR CONN_BUS_CR_CONN_INFRA_CONN2AP_EMI_PATH_ADDR_END_ADDR
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_EMI_PATH_ADDR_END_CR_CONN2AP_EMI_PATH_ADDRESS_END_MASK 0xFFFFFFFF                // CR_CONN2AP_EMI_PATH_ADDRESS_END[31..0]
#define CONN_BUS_CR_CONN_INFRA_CONN2AP_EMI_PATH_ADDR_END_CR_CONN2AP_EMI_PATH_ADDRESS_END_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_DCM_CTL (0x1804B000 + 0x080)---

    HCLK_CK_SLOW_MODE_EN[0]      - (RW) conn_infra slow domain bus hclk ck off mode enable
                                     could mask control by conn_infra_bus_cr_on cr
    HCLK_CK_OFF_MODE_EN[1]       - (RW) conn_infra off domain bus hclk ck off mode enable
                                     could mask control by conn_infra_bus_cr_on cr
    OSC_CK_FR_EN[2]              - (RW) conn_infra off domain bus osc ck free run
                                     could mask control by conn_infra_bus_cr_on cr
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_OSC_CK_FR_EN_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_OSC_CK_FR_EN_MASK 0x00000004                // OSC_CK_FR_EN[2]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_OSC_CK_FR_EN_SHFT 2
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_HCLK_CK_OFF_MODE_EN_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_HCLK_CK_OFF_MODE_EN_MASK 0x00000002                // HCLK_CK_OFF_MODE_EN[1]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_HCLK_CK_OFF_MODE_EN_SHFT 1
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_HCLK_CK_SLOW_MODE_EN_ADDR CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_ADDR
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_HCLK_CK_SLOW_MODE_EN_MASK 0x00000001                // HCLK_CK_SLOW_MODE_EN[0]
#define CONN_BUS_CR_CONN_INFRA_OFF_BUS_DCM_CTL_HCLK_CK_SLOW_MODE_EN_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_LOW_POWER_LAYER_CTRL (0x1804B000 + 0x100)---

    XT1_AXI_CLOCK_GATED_EN[0]    - (RW)  xxx 
    XT1_CLK_READY_ON_DCM[1]      - (RW)  xxx 
    XT1_BUSY_I[2]                - (RW)  xxx 
    XT1_ERROR_FLAG_EN[3]         - (RW)  xxx 
    XT0_IN_ARFLUSH_THRE[5..4]    - (RW)  xxx 
    XT0_IN_AWFLUSH_THRE[7..6]    - (RW)  xxx 
    XT0_WTHRE[10..8]             - (RW)  xxx 
    XT0_REG_AW_FCTRL_EN[11]      - (RW)  xxx 
    XM1_CG_DISABLE[12]           - (RW)  xxx 
    CONN_INFRA_VDNR_LOW_POWER_LAYER_XM1_MI_OUTSTANDING_EXTEND_EN[13] - (RW)  xxx 
    CONN_INFRA_VDNR_LOW_POWER_LAYER_XM1_MI_QOS_ON[14] - (RW)  xxx 
    XM0_CG_DISABLE[15]           - (RW)  xxx 
    XM0_CTRL_BYPASS[16]          - (RW)  xxx 
    XM0_OUTSTANDING_DISABLE[17]  - (RW)  xxx 
    XM0_WAY_INTERLEAVE_EN[19..18] - (RW)  xxx 
    XM0_WAY_EN[21..20]           - (RW)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_WAY_EN_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_WAY_EN_MASK 0x00300000                // XM0_WAY_EN[21..20]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_WAY_EN_SHFT 20
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_WAY_INTERLEAVE_EN_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_WAY_INTERLEAVE_EN_MASK 0x000C0000                // XM0_WAY_INTERLEAVE_EN[19..18]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_WAY_INTERLEAVE_EN_SHFT 18
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_OUTSTANDING_DISABLE_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_OUTSTANDING_DISABLE_MASK 0x00020000                // XM0_OUTSTANDING_DISABLE[17]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_OUTSTANDING_DISABLE_SHFT 17
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_CTRL_BYPASS_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_CTRL_BYPASS_MASK 0x00010000                // XM0_CTRL_BYPASS[16]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_CTRL_BYPASS_SHFT 16
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_CG_DISABLE_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_CG_DISABLE_MASK 0x00008000                // XM0_CG_DISABLE[15]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM0_CG_DISABLE_SHFT 15
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CONN_INFRA_VDNR_LOW_POWER_LAYER_XM1_MI_QOS_ON_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CONN_INFRA_VDNR_LOW_POWER_LAYER_XM1_MI_QOS_ON_MASK 0x00004000                // CONN_INFRA_VDNR_LOW_POWER_LAYER_XM1_MI_QOS_ON[14]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CONN_INFRA_VDNR_LOW_POWER_LAYER_XM1_MI_QOS_ON_SHFT 14
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CONN_INFRA_VDNR_LOW_POWER_LAYER_XM1_MI_OUTSTANDING_EXTEND_EN_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CONN_INFRA_VDNR_LOW_POWER_LAYER_XM1_MI_OUTSTANDING_EXTEND_EN_MASK 0x00002000                // CONN_INFRA_VDNR_LOW_POWER_LAYER_XM1_MI_OUTSTANDING_EXTEND_EN[13]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CONN_INFRA_VDNR_LOW_POWER_LAYER_XM1_MI_OUTSTANDING_EXTEND_EN_SHFT 13
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM1_CG_DISABLE_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM1_CG_DISABLE_MASK 0x00001000                // XM1_CG_DISABLE[12]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XM1_CG_DISABLE_SHFT 12
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_REG_AW_FCTRL_EN_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_REG_AW_FCTRL_EN_MASK 0x00000800                // XT0_REG_AW_FCTRL_EN[11]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_REG_AW_FCTRL_EN_SHFT 11
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_WTHRE_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_WTHRE_MASK 0x00000700                // XT0_WTHRE[10..8]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_WTHRE_SHFT 8
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_IN_AWFLUSH_THRE_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_IN_AWFLUSH_THRE_MASK 0x000000C0                // XT0_IN_AWFLUSH_THRE[7..6]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_IN_AWFLUSH_THRE_SHFT 6
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_IN_ARFLUSH_THRE_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_IN_ARFLUSH_THRE_MASK 0x00000030                // XT0_IN_ARFLUSH_THRE[5..4]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT0_IN_ARFLUSH_THRE_SHFT 4
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_ERROR_FLAG_EN_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_ERROR_FLAG_EN_MASK 0x00000008                // XT1_ERROR_FLAG_EN[3]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_ERROR_FLAG_EN_SHFT 3
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_BUSY_I_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_BUSY_I_MASK 0x00000004                // XT1_BUSY_I[2]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_BUSY_I_SHFT 2
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_CLK_READY_ON_DCM_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_CLK_READY_ON_DCM_MASK 0x00000002                // XT1_CLK_READY_ON_DCM[1]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_CLK_READY_ON_DCM_SHFT 1
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_AXI_CLOCK_GATED_EN_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_AXI_CLOCK_GATED_EN_MASK 0x00000001                // XT1_AXI_CLOCK_GATED_EN[0]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_XT1_AXI_CLOCK_GATED_EN_SHFT 0

/* =====================================================================================

  ---GALS_CONN2AP_CTRL_0 (0x1804B000 + 0x110)---

    R_CONN2AP_CBIP_GALS_SIDEBAND_MST_SYNC_SEL[1..0] - (RW)  xxx 
    R_CONN2AP_CBIP_GALS_SIDEBAND_SLV_SYNC_SEL[3..2] - (RW)  xxx 
    R_CONN2AP_CBIP_GALS_SIDEBAND_IN_AWFLUSH_THRE[5..4] - (RW)  xxx 
    R_CONN2AP_CBIP_GALS_SIDEBAND_IN_ARFLUSH_THRE[7..6] - (RW)  xxx 
    R_CONN2AP_CBIP_GALS_SIDEBAND_SAMPLE_SEL[8] - (RW)  xxx 
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_SAMPLE_SEL_ADDR CONN_BUS_CR_GALS_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_SAMPLE_SEL_MASK 0x00000100                // R_CONN2AP_CBIP_GALS_SIDEBAND_SAMPLE_SEL[8]
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_SAMPLE_SEL_SHFT 8
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_IN_ARFLUSH_THRE_ADDR CONN_BUS_CR_GALS_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_IN_ARFLUSH_THRE_MASK 0x000000C0                // R_CONN2AP_CBIP_GALS_SIDEBAND_IN_ARFLUSH_THRE[7..6]
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_IN_ARFLUSH_THRE_SHFT 6
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_IN_AWFLUSH_THRE_ADDR CONN_BUS_CR_GALS_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_IN_AWFLUSH_THRE_MASK 0x00000030                // R_CONN2AP_CBIP_GALS_SIDEBAND_IN_AWFLUSH_THRE[5..4]
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_IN_AWFLUSH_THRE_SHFT 4
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_SLV_SYNC_SEL_ADDR CONN_BUS_CR_GALS_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_SLV_SYNC_SEL_MASK 0x0000000C                // R_CONN2AP_CBIP_GALS_SIDEBAND_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_SLV_SYNC_SEL_SHFT 2
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_MST_SYNC_SEL_ADDR CONN_BUS_CR_GALS_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_MST_SYNC_SEL_MASK 0x00000003                // R_CONN2AP_CBIP_GALS_SIDEBAND_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_GALS_CONN2AP_CTRL_0_R_CONN2AP_CBIP_GALS_SIDEBAND_MST_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---M1_ASYNC_CFG (0x1804B000 + 0x114)---

    M1_TO_CONN_POST_WRITE_DISABLE[0] - (RW)  xxx 
    M1_TO_CONN_RG_FIFO_THRE[2..1] - (RW)  xxx 
    M1_TO_CONN_FLUSH_THRE[4..3]  - (RW)  xxx 
    M1_TO_CONN_ERR_FLG_EN[5]     - (RW)  xxx 
    CONN_TO_M1_POST_WRITE_DISABLE[6] - (RW)  xxx 
    CONN_TO_M1_RG_FIFO_THRE[8..7] - (RW)  xxx 
    CONN_TO_M1_FLUSH_THRE[10..9] - (RW)  xxx 
    CONN_TO_M1_ERR_FLG_EN[11]    - (RW)  xxx 
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_ERR_FLG_EN_ADDR    CONN_BUS_CR_M1_ASYNC_CFG_ADDR
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_ERR_FLG_EN_MASK    0x00000800                // CONN_TO_M1_ERR_FLG_EN[11]
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_ERR_FLG_EN_SHFT    11
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_FLUSH_THRE_ADDR    CONN_BUS_CR_M1_ASYNC_CFG_ADDR
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_FLUSH_THRE_MASK    0x00000600                // CONN_TO_M1_FLUSH_THRE[10..9]
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_FLUSH_THRE_SHFT    9
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_RG_FIFO_THRE_ADDR  CONN_BUS_CR_M1_ASYNC_CFG_ADDR
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_RG_FIFO_THRE_MASK  0x00000180                // CONN_TO_M1_RG_FIFO_THRE[8..7]
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_RG_FIFO_THRE_SHFT  7
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_POST_WRITE_DISABLE_ADDR CONN_BUS_CR_M1_ASYNC_CFG_ADDR
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_POST_WRITE_DISABLE_MASK 0x00000040                // CONN_TO_M1_POST_WRITE_DISABLE[6]
#define CONN_BUS_CR_M1_ASYNC_CFG_CONN_TO_M1_POST_WRITE_DISABLE_SHFT 6
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_ERR_FLG_EN_ADDR    CONN_BUS_CR_M1_ASYNC_CFG_ADDR
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_ERR_FLG_EN_MASK    0x00000020                // M1_TO_CONN_ERR_FLG_EN[5]
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_ERR_FLG_EN_SHFT    5
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_FLUSH_THRE_ADDR    CONN_BUS_CR_M1_ASYNC_CFG_ADDR
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_FLUSH_THRE_MASK    0x00000018                // M1_TO_CONN_FLUSH_THRE[4..3]
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_FLUSH_THRE_SHFT    3
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_RG_FIFO_THRE_ADDR  CONN_BUS_CR_M1_ASYNC_CFG_ADDR
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_RG_FIFO_THRE_MASK  0x00000006                // M1_TO_CONN_RG_FIFO_THRE[2..1]
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_RG_FIFO_THRE_SHFT  1
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_POST_WRITE_DISABLE_ADDR CONN_BUS_CR_M1_ASYNC_CFG_ADDR
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_POST_WRITE_DISABLE_MASK 0x00000001                // M1_TO_CONN_POST_WRITE_DISABLE[0]
#define CONN_BUS_CR_M1_ASYNC_CFG_M1_TO_CONN_POST_WRITE_DISABLE_SHFT 0

/* =====================================================================================

  ---M2_GALS_CTRL (0x1804B000 + 0x118)---

    M2_TO_CONN_RG_AFIFO_SYNC_SEL[1..0] - (RW)  xxx 
    M2_TO_CONN_POSTWRITE_DIS[2]  - (RW)  xxx 
    M2_TO_CONN_ERROR_FLAG_EN[3]  - (RW)  xxx 
    M2_TO_CONN_MONITOR_MODE[4]   - (RW)  xxx 
    M2_TO_CONN_CMD_CNT_CLR[5]    - (RW)  xxx 
    M2_TO_CONN_AFIFO_SYNC_SEL[7..6] - (RW)  xxx 
    M2_TO_CONN_FLUSH_THRE[9..8]  - (RW)  xxx 
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_FLUSH_THRE_ADDR    CONN_BUS_CR_M2_GALS_CTRL_ADDR
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_FLUSH_THRE_MASK    0x00000300                // M2_TO_CONN_FLUSH_THRE[9..8]
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_FLUSH_THRE_SHFT    8
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_M2_GALS_CTRL_ADDR
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_AFIFO_SYNC_SEL_MASK 0x000000C0                // M2_TO_CONN_AFIFO_SYNC_SEL[7..6]
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_AFIFO_SYNC_SEL_SHFT 6
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_CMD_CNT_CLR_ADDR   CONN_BUS_CR_M2_GALS_CTRL_ADDR
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_CMD_CNT_CLR_MASK   0x00000020                // M2_TO_CONN_CMD_CNT_CLR[5]
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_CMD_CNT_CLR_SHFT   5
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_MONITOR_MODE_ADDR  CONN_BUS_CR_M2_GALS_CTRL_ADDR
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_MONITOR_MODE_MASK  0x00000010                // M2_TO_CONN_MONITOR_MODE[4]
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_MONITOR_MODE_SHFT  4
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_ERROR_FLAG_EN_ADDR CONN_BUS_CR_M2_GALS_CTRL_ADDR
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_ERROR_FLAG_EN_MASK 0x00000008                // M2_TO_CONN_ERROR_FLAG_EN[3]
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_ERROR_FLAG_EN_SHFT 3
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_POSTWRITE_DIS_ADDR CONN_BUS_CR_M2_GALS_CTRL_ADDR
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_POSTWRITE_DIS_MASK 0x00000004                // M2_TO_CONN_POSTWRITE_DIS[2]
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_POSTWRITE_DIS_SHFT 2
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_M2_GALS_CTRL_ADDR
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_RG_AFIFO_SYNC_SEL_MASK 0x00000003                // M2_TO_CONN_RG_AFIFO_SYNC_SEL[1..0]
#define CONN_BUS_CR_M2_GALS_CTRL_M2_TO_CONN_RG_AFIFO_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---M3_GALS_CTRL (0x1804B000 + 0x11C)---

    M3_TO_CONN_RG_AFIFO_SYNC_SEL[1..0] - (RW)  xxx 
    M3_TO_CONN_POSTWRITE_DIS[2]  - (RW)  xxx 
    M3_TO_CONN_ERROR_FLAG_EN[3]  - (RW)  xxx 
    M3_TO_CONN_MONITOR_MODE[4]   - (RW)  xxx 
    M3_TO_CONN_CMD_CNT_CLR[5]    - (RW)  xxx 
    M3_TO_CONN_AFIFO_SYNC_SEL[7..6] - (RW)  xxx 
    M3_TO_CONN_FLUSH_THRE[9..8]  - (RW)  xxx 
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_FLUSH_THRE_ADDR    CONN_BUS_CR_M3_GALS_CTRL_ADDR
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_FLUSH_THRE_MASK    0x00000300                // M3_TO_CONN_FLUSH_THRE[9..8]
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_FLUSH_THRE_SHFT    8
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_M3_GALS_CTRL_ADDR
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_AFIFO_SYNC_SEL_MASK 0x000000C0                // M3_TO_CONN_AFIFO_SYNC_SEL[7..6]
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_AFIFO_SYNC_SEL_SHFT 6
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_CMD_CNT_CLR_ADDR   CONN_BUS_CR_M3_GALS_CTRL_ADDR
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_CMD_CNT_CLR_MASK   0x00000020                // M3_TO_CONN_CMD_CNT_CLR[5]
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_CMD_CNT_CLR_SHFT   5
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_MONITOR_MODE_ADDR  CONN_BUS_CR_M3_GALS_CTRL_ADDR
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_MONITOR_MODE_MASK  0x00000010                // M3_TO_CONN_MONITOR_MODE[4]
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_MONITOR_MODE_SHFT  4
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_ERROR_FLAG_EN_ADDR CONN_BUS_CR_M3_GALS_CTRL_ADDR
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_ERROR_FLAG_EN_MASK 0x00000008                // M3_TO_CONN_ERROR_FLAG_EN[3]
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_ERROR_FLAG_EN_SHFT 3
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_POSTWRITE_DIS_ADDR CONN_BUS_CR_M3_GALS_CTRL_ADDR
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_POSTWRITE_DIS_MASK 0x00000004                // M3_TO_CONN_POSTWRITE_DIS[2]
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_POSTWRITE_DIS_SHFT 2
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_M3_GALS_CTRL_ADDR
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_RG_AFIFO_SYNC_SEL_MASK 0x00000003                // M3_TO_CONN_RG_AFIFO_SYNC_SEL[1..0]
#define CONN_BUS_CR_M3_GALS_CTRL_M3_TO_CONN_RG_AFIFO_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---AXI_LAYER_M3_GALS_CTRL (0x1804B000 + 0x120)---

    MST_SYNC_SEL[1..0]           - (RW)  xxx 
    SLV_SYNC_SEL[3..2]           - (RW)  xxx 
    SAMPLE_SEL[4]                - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_SAMPLE_SEL_ADDR     CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_ADDR
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_SAMPLE_SEL_MASK     0x00000010                // SAMPLE_SEL[4]
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_SAMPLE_SEL_SHFT     4
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_SLV_SYNC_SEL_ADDR   CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_ADDR
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_SLV_SYNC_SEL_MASK   0x0000000C                // SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_SLV_SYNC_SEL_SHFT   2
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_MST_SYNC_SEL_ADDR   CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_ADDR
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_MST_SYNC_SEL_MASK   0x00000003                // MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_CTRL_MST_SYNC_SEL_SHFT   0

/* =====================================================================================

  ---BIST_CONN2AP_CTRL_0 (0x1804B000 + 0x300)---

    R_CONN2AP_TX_BIST_EN[0]      - (RW)  xxx 
    RESERVED1[1]                 - (RO) Reserved bits
    R_CONN2AP_TX_BIST_AWID_EN[3..2] - (RW)  xxx 
    R_CONN2AP_TX_BIST_AWLEN_EN[5..4] - (RW)  xxx 
    R_CONN2AP_TX_BIST_AWADDR_EN[7..6] - (RW)  xxx 
    R_CONN2AP_TX_BIST_AWSIZE_EN[9..8] - (RW)  xxx 
    R_CONN2AP_TX_BIST_AWBURST_EN[11..10] - (RW)  xxx 
    R_CONN2AP_TX_BIST_AWCACHE_EN[13..12] - (RW)  xxx 
    R_CONN2AP_TX_BIST_AWPROT_EN[15..14] - (RW)  xxx 
    R_CONN2AP_TX_BIST_AWUSER_EN[17..16] - (RW)  xxx 
    R_CONN2AP_TX_BIST_AWDOMAIN_APC_EN[19..18] - (RW)  xxx 
    R_CONN2AP_TX_BIST_AWULTRAL_EN[21..20] - (RW)  xxx 
    R_CONN2AP_TX_BIST_ARID_EN[23..22] - (RW)  xxx 
    R_CONN2AP_TX_BIST_ARLEN_EN[25..24] - (RW)  xxx 
    R_CONN2AP_TX_BIST_ARADDR_EN[27..26] - (RW)  xxx 
    R_CONN2AP_TX_BIST_ARSIZE_EN[29..28] - (RW)  xxx 
    R_CONN2AP_TX_BIST_ARBURST_EN[31..30] - (RW)  xxx 

 =====================================================================================*/
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARBURST_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARBURST_EN_MASK 0xC0000000                // R_CONN2AP_TX_BIST_ARBURST_EN[31..30]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARBURST_EN_SHFT 30
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARSIZE_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARSIZE_EN_MASK 0x30000000                // R_CONN2AP_TX_BIST_ARSIZE_EN[29..28]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARSIZE_EN_SHFT 28
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARADDR_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARADDR_EN_MASK 0x0C000000                // R_CONN2AP_TX_BIST_ARADDR_EN[27..26]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARADDR_EN_SHFT 26
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARLEN_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARLEN_EN_MASK 0x03000000                // R_CONN2AP_TX_BIST_ARLEN_EN[25..24]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARLEN_EN_SHFT 24
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARID_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARID_EN_MASK 0x00C00000                // R_CONN2AP_TX_BIST_ARID_EN[23..22]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_ARID_EN_SHFT 22
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWULTRAL_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWULTRAL_EN_MASK 0x00300000                // R_CONN2AP_TX_BIST_AWULTRAL_EN[21..20]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWULTRAL_EN_SHFT 20
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWDOMAIN_APC_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWDOMAIN_APC_EN_MASK 0x000C0000                // R_CONN2AP_TX_BIST_AWDOMAIN_APC_EN[19..18]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWDOMAIN_APC_EN_SHFT 18
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWUSER_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWUSER_EN_MASK 0x00030000                // R_CONN2AP_TX_BIST_AWUSER_EN[17..16]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWUSER_EN_SHFT 16
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWPROT_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWPROT_EN_MASK 0x0000C000                // R_CONN2AP_TX_BIST_AWPROT_EN[15..14]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWPROT_EN_SHFT 14
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWCACHE_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWCACHE_EN_MASK 0x00003000                // R_CONN2AP_TX_BIST_AWCACHE_EN[13..12]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWCACHE_EN_SHFT 12
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWBURST_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWBURST_EN_MASK 0x00000C00                // R_CONN2AP_TX_BIST_AWBURST_EN[11..10]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWBURST_EN_SHFT 10
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWSIZE_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWSIZE_EN_MASK 0x00000300                // R_CONN2AP_TX_BIST_AWSIZE_EN[9..8]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWSIZE_EN_SHFT 8
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWADDR_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWADDR_EN_MASK 0x000000C0                // R_CONN2AP_TX_BIST_AWADDR_EN[7..6]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWADDR_EN_SHFT 6
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWLEN_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWLEN_EN_MASK 0x00000030                // R_CONN2AP_TX_BIST_AWLEN_EN[5..4]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWLEN_EN_SHFT 4
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWID_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWID_EN_MASK 0x0000000C                // R_CONN2AP_TX_BIST_AWID_EN[3..2]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_AWID_EN_SHFT 2
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_0_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_EN_MASK 0x00000001                // R_CONN2AP_TX_BIST_EN[0]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_0_R_CONN2AP_TX_BIST_EN_SHFT 0

/* =====================================================================================

  ---BIST_CONN2AP_CTRL_1 (0x1804B000 + 0x304)---

    R_CONN2AP_TX_BIST_ARCACHE_EN[1..0] - (RW)  xxx 
    R_CONN2AP_TX_BIST_ARPROT_EN[3..2] - (RW)  xxx 
    R_CONN2AP_TX_BIST_ARUSER_EN[5..4] - (RW)  xxx 
    R_CONN2AP_TX_BIST_ARDOMAIN_APC_EN[7..6] - (RW)  xxx 
    R_CONN2AP_TX_BIST_ARULTRA_EN[9..8] - (RW)  xxx 
    R_CONN2AP_TX_BIST_WDATA_EN[11..10] - (RW)  xxx 
    R_CONN2AP_TX_BIST_WSTRB_EN[13..12] - (RW)  xxx 
    R_CONN2AP_TX_BIST_BRESP_EN[15..14] - (RW)  xxx 
    R_CONN2AP_TX_BIST_RDATA_EN[17..16] - (RW)  xxx 
    R_CONN2AP_TX_BIST_RRESP_EN[19..18] - (RW)  xxx 
    CONN2AP_BIST_DONE[20]        - (RO)  xxx 
    CONN2AP_BIST_FAIL[21]        - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_CONN2AP_BIST_FAIL_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_CONN2AP_BIST_FAIL_MASK 0x00200000                // CONN2AP_BIST_FAIL[21]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_CONN2AP_BIST_FAIL_SHFT 21
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_CONN2AP_BIST_DONE_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_CONN2AP_BIST_DONE_MASK 0x00100000                // CONN2AP_BIST_DONE[20]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_CONN2AP_BIST_DONE_SHFT 20
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_RRESP_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_RRESP_EN_MASK 0x000C0000                // R_CONN2AP_TX_BIST_RRESP_EN[19..18]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_RRESP_EN_SHFT 18
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_RDATA_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_RDATA_EN_MASK 0x00030000                // R_CONN2AP_TX_BIST_RDATA_EN[17..16]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_RDATA_EN_SHFT 16
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_BRESP_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_BRESP_EN_MASK 0x0000C000                // R_CONN2AP_TX_BIST_BRESP_EN[15..14]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_BRESP_EN_SHFT 14
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_WSTRB_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_WSTRB_EN_MASK 0x00003000                // R_CONN2AP_TX_BIST_WSTRB_EN[13..12]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_WSTRB_EN_SHFT 12
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_WDATA_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_WDATA_EN_MASK 0x00000C00                // R_CONN2AP_TX_BIST_WDATA_EN[11..10]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_WDATA_EN_SHFT 10
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARULTRA_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARULTRA_EN_MASK 0x00000300                // R_CONN2AP_TX_BIST_ARULTRA_EN[9..8]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARULTRA_EN_SHFT 8
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARDOMAIN_APC_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARDOMAIN_APC_EN_MASK 0x000000C0                // R_CONN2AP_TX_BIST_ARDOMAIN_APC_EN[7..6]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARDOMAIN_APC_EN_SHFT 6
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARUSER_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARUSER_EN_MASK 0x00000030                // R_CONN2AP_TX_BIST_ARUSER_EN[5..4]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARUSER_EN_SHFT 4
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARPROT_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARPROT_EN_MASK 0x0000000C                // R_CONN2AP_TX_BIST_ARPROT_EN[3..2]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARPROT_EN_SHFT 2
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARCACHE_EN_ADDR CONN_BUS_CR_BIST_CONN2AP_CTRL_1_ADDR
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARCACHE_EN_MASK 0x00000003                // R_CONN2AP_TX_BIST_ARCACHE_EN[1..0]
#define CONN_BUS_CR_BIST_CONN2AP_CTRL_1_R_CONN2AP_TX_BIST_ARCACHE_EN_SHFT 0

/* =====================================================================================

  ---GALS_CONN2MST2_BIST_CTRL (0x1804B000 + 0x308)---

    CONN_TO_M2_BIST_EN[0]        - (RW)  xxx 
    CONN_TO_M2_REG_HADDR_EN[2..1] - (RW)  xxx 
    CONN_TO_M2_REG_HSIZE_EN[5..3] - (RW)  xxx 
    CONN_TO_M2_REG_HBURST_EN[9..6] - (RW)  xxx 
    CONN_TO_M2_REG_HPROT_EN[11..10] - (RW)  xxx 
    CONN_TO_M2_REG_DATA_EN[15..12] - (RW)  xxx 
    CONN_TO_M2_REG_WR_RD_EN[17..16] - (RW)  xxx 
    CONN_TO_M2_REG_SIDEBAND_EN[19..18] - (RW)  xxx 
    CONN_TO_M2_BIST_FAIL[20]     - (RO)  xxx 
    CONN_TO_M2_BIST_DONE[21]     - (RO)  xxx 
    CONN_TO_M2_BIST_TX_IDLE[22]  - (RO)  xxx 
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_TX_IDLE_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_TX_IDLE_MASK 0x00400000                // CONN_TO_M2_BIST_TX_IDLE[22]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_TX_IDLE_SHFT 22
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_DONE_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_DONE_MASK 0x00200000                // CONN_TO_M2_BIST_DONE[21]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_DONE_SHFT 21
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_FAIL_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_FAIL_MASK 0x00100000                // CONN_TO_M2_BIST_FAIL[20]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_FAIL_SHFT 20
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_SIDEBAND_EN_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_SIDEBAND_EN_MASK 0x000C0000                // CONN_TO_M2_REG_SIDEBAND_EN[19..18]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_SIDEBAND_EN_SHFT 18
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_WR_RD_EN_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_WR_RD_EN_MASK 0x00030000                // CONN_TO_M2_REG_WR_RD_EN[17..16]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_WR_RD_EN_SHFT 16
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_DATA_EN_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_DATA_EN_MASK 0x0000F000                // CONN_TO_M2_REG_DATA_EN[15..12]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_DATA_EN_SHFT 12
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HPROT_EN_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HPROT_EN_MASK 0x00000C00                // CONN_TO_M2_REG_HPROT_EN[11..10]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HPROT_EN_SHFT 10
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HBURST_EN_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HBURST_EN_MASK 0x000003C0                // CONN_TO_M2_REG_HBURST_EN[9..6]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HBURST_EN_SHFT 6
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HSIZE_EN_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HSIZE_EN_MASK 0x00000038                // CONN_TO_M2_REG_HSIZE_EN[5..3]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HSIZE_EN_SHFT 3
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HADDR_EN_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HADDR_EN_MASK 0x00000006                // CONN_TO_M2_REG_HADDR_EN[2..1]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_REG_HADDR_EN_SHFT 1
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_EN_ADDR CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_EN_MASK 0x00000001                // CONN_TO_M2_BIST_EN[0]
#define CONN_BUS_CR_GALS_CONN2MST2_BIST_CTRL_CONN_TO_M2_BIST_EN_SHFT 0

/* =====================================================================================

  ---GALS_CONN2MST3_BIST_CTRL (0x1804B000 + 0x30C)---

    CONN_TO_M3_BIST_EN[0]        - (RW)  xxx 
    CONN_TO_M3_REG_HADDR_EN[2..1] - (RW)  xxx 
    CONN_TO_M3_REG_HSIZE_EN[5..3] - (RW)  xxx 
    CONN_TO_M3_REG_HBURST_EN[9..6] - (RW)  xxx 
    CONN_TO_M3_REG_HPROT_EN[11..10] - (RW)  xxx 
    CONN_TO_M3_REG_DATA_EN[15..12] - (RW)  xxx 
    CONN_TO_M3_REG_WR_RD_EN[17..16] - (RW)  xxx 
    CONN_TO_M3_REG_SIDEBAND_EN[19..18] - (RW)  xxx 
    CONN_TO_M3_BIST_FAIL[20]     - (RO)  xxx 
    CONN_TO_M3_BIST_DONE[21]     - (RO)  xxx 
    CONN_TO_M3_BIST_TX_IDLE[22]  - (RO)  xxx 
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_TX_IDLE_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_TX_IDLE_MASK 0x00400000                // CONN_TO_M3_BIST_TX_IDLE[22]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_TX_IDLE_SHFT 22
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_DONE_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_DONE_MASK 0x00200000                // CONN_TO_M3_BIST_DONE[21]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_DONE_SHFT 21
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_FAIL_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_FAIL_MASK 0x00100000                // CONN_TO_M3_BIST_FAIL[20]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_FAIL_SHFT 20
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_SIDEBAND_EN_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_SIDEBAND_EN_MASK 0x000C0000                // CONN_TO_M3_REG_SIDEBAND_EN[19..18]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_SIDEBAND_EN_SHFT 18
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_WR_RD_EN_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_WR_RD_EN_MASK 0x00030000                // CONN_TO_M3_REG_WR_RD_EN[17..16]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_WR_RD_EN_SHFT 16
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_DATA_EN_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_DATA_EN_MASK 0x0000F000                // CONN_TO_M3_REG_DATA_EN[15..12]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_DATA_EN_SHFT 12
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HPROT_EN_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HPROT_EN_MASK 0x00000C00                // CONN_TO_M3_REG_HPROT_EN[11..10]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HPROT_EN_SHFT 10
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HBURST_EN_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HBURST_EN_MASK 0x000003C0                // CONN_TO_M3_REG_HBURST_EN[9..6]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HBURST_EN_SHFT 6
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HSIZE_EN_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HSIZE_EN_MASK 0x00000038                // CONN_TO_M3_REG_HSIZE_EN[5..3]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HSIZE_EN_SHFT 3
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HADDR_EN_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HADDR_EN_MASK 0x00000006                // CONN_TO_M3_REG_HADDR_EN[2..1]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_REG_HADDR_EN_SHFT 1
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_EN_ADDR CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_ADDR
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_EN_MASK 0x00000001                // CONN_TO_M3_BIST_EN[0]
#define CONN_BUS_CR_GALS_CONN2MST3_BIST_CTRL_CONN_TO_M3_BIST_EN_SHFT 0

/* =====================================================================================

  ---CONN2AP_GALS_DBG (0x1804B000 + 0x320)---

    DBG_INFO[31..0]              - (RO)  xxx 

 =====================================================================================*/
#define CONN_BUS_CR_CONN2AP_GALS_DBG_DBG_INFO_ADDR             CONN_BUS_CR_CONN2AP_GALS_DBG_ADDR
#define CONN_BUS_CR_CONN2AP_GALS_DBG_DBG_INFO_MASK             0xFFFFFFFF                // DBG_INFO[31..0]
#define CONN_BUS_CR_CONN2AP_GALS_DBG_DBG_INFO_SHFT             0

/* =====================================================================================

  ---M2_TO_CONN_GALS_DBG (0x1804B000 + 0x324)---

    DBG_INFO[31..0]              - (RO)  xxx 

 =====================================================================================*/
#define CONN_BUS_CR_M2_TO_CONN_GALS_DBG_DBG_INFO_ADDR          CONN_BUS_CR_M2_TO_CONN_GALS_DBG_ADDR
#define CONN_BUS_CR_M2_TO_CONN_GALS_DBG_DBG_INFO_MASK          0xFFFFFFFF                // DBG_INFO[31..0]
#define CONN_BUS_CR_M2_TO_CONN_GALS_DBG_DBG_INFO_SHFT          0

/* =====================================================================================

  ---CONN_TO_M2_GALS_DBG (0x1804B000 + 0x328)---

    DBG_INFO[31..0]              - (RO)  xxx 

 =====================================================================================*/
#define CONN_BUS_CR_CONN_TO_M2_GALS_DBG_DBG_INFO_ADDR          CONN_BUS_CR_CONN_TO_M2_GALS_DBG_ADDR
#define CONN_BUS_CR_CONN_TO_M2_GALS_DBG_DBG_INFO_MASK          0xFFFFFFFF                // DBG_INFO[31..0]
#define CONN_BUS_CR_CONN_TO_M2_GALS_DBG_DBG_INFO_SHFT          0

/* =====================================================================================

  ---M3_TO_CONN_GALS_DBG (0x1804B000 + 0x32C)---

    DBG_INFO[31..0]              - (RO)  xxx 

 =====================================================================================*/
#define CONN_BUS_CR_M3_TO_CONN_GALS_DBG_DBG_INFO_ADDR          CONN_BUS_CR_M3_TO_CONN_GALS_DBG_ADDR
#define CONN_BUS_CR_M3_TO_CONN_GALS_DBG_DBG_INFO_MASK          0xFFFFFFFF                // DBG_INFO[31..0]
#define CONN_BUS_CR_M3_TO_CONN_GALS_DBG_DBG_INFO_SHFT          0

/* =====================================================================================

  ---CONN_TO_M3_GALS_DBG (0x1804B000 + 0x330)---

    DBG_INFO[31..0]              - (RO)  xxx 

 =====================================================================================*/
#define CONN_BUS_CR_CONN_TO_M3_GALS_DBG_DBG_INFO_ADDR          CONN_BUS_CR_CONN_TO_M3_GALS_DBG_ADDR
#define CONN_BUS_CR_CONN_TO_M3_GALS_DBG_DBG_INFO_MASK          0xFFFFFFFF                // DBG_INFO[31..0]
#define CONN_BUS_CR_CONN_TO_M3_GALS_DBG_DBG_INFO_SHFT          0

/* =====================================================================================

  ---AXI_LAYER_M3_GALS_DBG (0x1804B000 + 0x334)---

    DBG_INFO[31..0]              - (RO)  xxx 

 =====================================================================================*/
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_DBG_DBG_INFO_ADDR        CONN_BUS_CR_AXI_LAYER_M3_GALS_DBG_ADDR
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_DBG_DBG_INFO_MASK        0xFFFFFFFF                // DBG_INFO[31..0]
#define CONN_BUS_CR_AXI_LAYER_M3_GALS_DBG_DBG_INFO_SHFT        0

/* =====================================================================================

  ---CONN2AP_REMAP_BYPASS_ADDR (0x1804B000 + 0x350)---

    CONN2AP_REMAP_BYPASS_ADDR[5..0] - (RW) conn to ap bypass
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN2AP_REMAP_BYPASS_ADDR_CONN2AP_REMAP_BYPASS_ADDR_ADDR CONN_BUS_CR_CONN2AP_REMAP_BYPASS_ADDR_ADDR
#define CONN_BUS_CR_CONN2AP_REMAP_BYPASS_ADDR_CONN2AP_REMAP_BYPASS_ADDR_MASK 0x0000003F                // CONN2AP_REMAP_BYPASS_ADDR[5..0]
#define CONN_BUS_CR_CONN2AP_REMAP_BYPASS_ADDR_CONN2AP_REMAP_BYPASS_ADDR_SHFT 0

/* =====================================================================================

  ---CONN2AP_REMAP_MCU_EMI_BASE_ADDR (0x1804B000 + 0x354)---

    CONN2AP_REMAP_MCU_EMI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap mcu emi base address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_ADDR CONN_BUS_CR_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_ADDR
#define CONN_BUS_CR_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_MASK 0x000FFFFF                // CONN2AP_REMAP_MCU_EMI_BASE_ADDR[19..0]
#define CONN_BUS_CR_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_EMI_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR (0x1804B000 + 0x358)---

    CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR[19..0] - (RW) No use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_ADDR CONN_BUS_CR_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_ADDR
#define CONN_BUS_CR_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_MASK 0x000FFFFF                // CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR[19..0]
#define CONN_BUS_CR_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_CONN2AP_REMAP_MCU_1_EMI_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR (0x1804B000 + 0x35C)---

    CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap modem share emi base address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_ADDR CONN_BUS_CR_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_ADDR
#define CONN_BUS_CR_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_MASK 0x000FFFFF                // CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR[19..0]
#define CONN_BUS_CR_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_CONN2AP_REMAP_MD_SHARE_EMI_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---CONN2AP_REMAP_GPS_EMI_BASE_ADDR (0x1804B000 + 0x360)---

    CONN2AP_REMAP_GPS_EMI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap gps emi base address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_ADDR CONN_BUS_CR_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_ADDR
#define CONN_BUS_CR_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_MASK 0x000FFFFF                // CONN2AP_REMAP_GPS_EMI_BASE_ADDR[19..0]
#define CONN_BUS_CR_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_CONN2AP_REMAP_GPS_EMI_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---CONN2AP_REMAP_WF_PERI_BASE_ADDR (0x1804B000 + 0x364)---

    CONN2AP_REMAP_WF_PERI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap wf peri base address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN2AP_REMAP_WF_PERI_BASE_ADDR_CONN2AP_REMAP_WF_PERI_BASE_ADDR_ADDR CONN_BUS_CR_CONN2AP_REMAP_WF_PERI_BASE_ADDR_ADDR
#define CONN_BUS_CR_CONN2AP_REMAP_WF_PERI_BASE_ADDR_CONN2AP_REMAP_WF_PERI_BASE_ADDR_MASK 0x000FFFFF                // CONN2AP_REMAP_WF_PERI_BASE_ADDR[19..0]
#define CONN_BUS_CR_CONN2AP_REMAP_WF_PERI_BASE_ADDR_CONN2AP_REMAP_WF_PERI_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---CONN2AP_REMAP_BT_PERI_BASE_ADDR (0x1804B000 + 0x368)---

    CONN2AP_REMAP_BT_PERI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap bt peri base address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN2AP_REMAP_BT_PERI_BASE_ADDR_CONN2AP_REMAP_BT_PERI_BASE_ADDR_ADDR CONN_BUS_CR_CONN2AP_REMAP_BT_PERI_BASE_ADDR_ADDR
#define CONN_BUS_CR_CONN2AP_REMAP_BT_PERI_BASE_ADDR_CONN2AP_REMAP_BT_PERI_BASE_ADDR_MASK 0x000FFFFF                // CONN2AP_REMAP_BT_PERI_BASE_ADDR[19..0]
#define CONN_BUS_CR_CONN2AP_REMAP_BT_PERI_BASE_ADDR_CONN2AP_REMAP_BT_PERI_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---CONN2AP_REMAP_GPS_PERI_BASE_ADDR (0x1804B000 + 0x36C)---

    CONN2AP_REMAP_GPS_PERI_BASE_ADDR[19..0] - (RW) conn_infra bus conn2ap gps peri base address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_ADDR CONN_BUS_CR_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_ADDR
#define CONN_BUS_CR_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_MASK 0x000FFFFF                // CONN2AP_REMAP_GPS_PERI_BASE_ADDR[19..0]
#define CONN_BUS_CR_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_CONN2AP_REMAP_GPS_PERI_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---SCPSYS_SRAM_BASE_ADDR (0x1804B000 + 0x370)---

    SCPSYS_SRAM_BASE_ADDR[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_SCPSYS_SRAM_BASE_ADDR_SCPSYS_SRAM_BASE_ADDR_ADDR CONN_BUS_CR_SCPSYS_SRAM_BASE_ADDR_ADDR
#define CONN_BUS_CR_SCPSYS_SRAM_BASE_ADDR_SCPSYS_SRAM_BASE_ADDR_MASK 0x000FFFFF                // SCPSYS_SRAM_BASE_ADDR[19..0]
#define CONN_BUS_CR_SCPSYS_SRAM_BASE_ADDR_SCPSYS_SRAM_BASE_ADDR_SHFT 0

/* =====================================================================================

  ---LIGHT_SECURITY_CTRL (0x1804B000 + 0x374)---

    R_CONN_INFRA_WF_PAIR0_EN[0]  - (RW) 1'b1 : wf pair-0 security on 
                                     1'b0 : wf pair-0 security off
    R_CONN_INFRA_WF_PAIR1_EN[1]  - (RW) 1'b1 : wf pair-1 security on 
                                     1'b0 : wf pair-1 security off
    R_CONN_INFRA_WF_PAIR2_EN[2]  - (RW) 1'b1 : wf pair-2 security on 
                                     1'b0 : wf pair-2 security off
    R_CONN_INFRA_WF_PAIR3_EN[3]  - (RW) 1'b1 : wf pair-3 security on 
                                     1'b0 : wf pair-3 security off
    R_CONN_INFRA_WF_PAIR4_EN[4]  - (RW) 1'b1 : wf pair-4 security on 
                                     1'b0 : wf pair-4 security off
    R_CONN_INFRA_BT_PAIR0_EN[5]  - (RW) 1'b1 : bt pair-0 security on 
                                     1'b0 : bt pair-0 security off
    R_CONN_INFRA_BT_PAIR1_EN[6]  - (RW) 1'b1 : bt pair-1 security on 
                                     1'b0 : bt pair-1 security off
    R_CONN_INFRA_BT_PAIR2_EN[7]  - (RW) 1'b1 : bt pair-2 security on 
                                     1'b0 : bt pair-2 security off
    R_CONN_INFRA_BT_PAIR3_EN[8]  - (RW) 1'b1 : bt pair-3 security on 
                                     1'b0 : bt pair-3 security off
    R_CONN_INFRA_BT_PAIR4_EN[9]  - (RW) 1'b1 : bt pair-4 security on 
                                     1'b0 : bt pair-4 security off
    R_CONN_INFRA_GPS_PAIR0_EN[10] - (RW) 1'b1 : gps pair-0 security on 
                                     1'b0 : gps pair-0 security off
    R_CONN_INFRA_GPS_PAIR1_EN[11] - (RW) 1'b1 : gps pair-1 security on 
                                     1'b0 : gps pair-1 security off
    R_CONN_INFRA_GPS_PAIR2_EN[12] - (RW) 1'b1 : gps pair-2 security on 
                                     1'b0 : gps pair-2 security off
    R_CONN_INFRA_GPS_PAIR3_EN[13] - (RW) 1'b1 : gps pair-3 security on 
                                     1'b0 : gps pair-3 security off
    R_CONN_INFRA_GPS_PAIR4_EN[14] - (RW) 1'b1 : gps pair-4 security on 
                                     1'b0 : gps pair-4 security off
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR4_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR4_EN_MASK 0x00004000                // R_CONN_INFRA_GPS_PAIR4_EN[14]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR4_EN_SHFT 14
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR3_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR3_EN_MASK 0x00002000                // R_CONN_INFRA_GPS_PAIR3_EN[13]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR3_EN_SHFT 13
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR2_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR2_EN_MASK 0x00001000                // R_CONN_INFRA_GPS_PAIR2_EN[12]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR2_EN_SHFT 12
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR1_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR1_EN_MASK 0x00000800                // R_CONN_INFRA_GPS_PAIR1_EN[11]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR1_EN_SHFT 11
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR0_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR0_EN_MASK 0x00000400                // R_CONN_INFRA_GPS_PAIR0_EN[10]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_GPS_PAIR0_EN_SHFT 10
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR4_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR4_EN_MASK 0x00000200                // R_CONN_INFRA_BT_PAIR4_EN[9]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR4_EN_SHFT 9
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR3_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR3_EN_MASK 0x00000100                // R_CONN_INFRA_BT_PAIR3_EN[8]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR3_EN_SHFT 8
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR2_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR2_EN_MASK 0x00000080                // R_CONN_INFRA_BT_PAIR2_EN[7]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR2_EN_SHFT 7
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR1_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR1_EN_MASK 0x00000040                // R_CONN_INFRA_BT_PAIR1_EN[6]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR1_EN_SHFT 6
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR0_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR0_EN_MASK 0x00000020                // R_CONN_INFRA_BT_PAIR0_EN[5]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_BT_PAIR0_EN_SHFT 5
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR4_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR4_EN_MASK 0x00000010                // R_CONN_INFRA_WF_PAIR4_EN[4]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR4_EN_SHFT 4
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR3_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR3_EN_MASK 0x00000008                // R_CONN_INFRA_WF_PAIR3_EN[3]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR3_EN_SHFT 3
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR2_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR2_EN_MASK 0x00000004                // R_CONN_INFRA_WF_PAIR2_EN[2]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR2_EN_SHFT 2
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR1_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR1_EN_MASK 0x00000002                // R_CONN_INFRA_WF_PAIR1_EN[1]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR1_EN_SHFT 1
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR0_EN_ADDR CONN_BUS_CR_LIGHT_SECURITY_CTRL_ADDR
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR0_EN_MASK 0x00000001                // R_CONN_INFRA_WF_PAIR0_EN[0]
#define CONN_BUS_CR_LIGHT_SECURITY_CTRL_R_CONN_INFRA_WF_PAIR0_EN_SHFT 0

/* =====================================================================================

  ---WF_LIGHT_SECURITY_START_ADDR_0 (0x1804B000 + 0x378)---

    R_WF_LIGHT_SECURITY_START_ADDR_0[19..0] - (RW) Wf illegal access range_0 start address set, default btsys
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_0_R_WF_LIGHT_SECURITY_START_ADDR_0_ADDR CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_0_ADDR
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_0_R_WF_LIGHT_SECURITY_START_ADDR_0_MASK 0x000FFFFF                // R_WF_LIGHT_SECURITY_START_ADDR_0[19..0]
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_0_R_WF_LIGHT_SECURITY_START_ADDR_0_SHFT 0

/* =====================================================================================

  ---WF_LIGHT_SECURITY_END_ADDR_0 (0x1804B000 + 0x37C)---

    R_WF_LIGHT_SECURITY_END_ADDR_0[19..0] - (RW) Wf illegal access range_0 end address set, default btsys
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_0_R_WF_LIGHT_SECURITY_END_ADDR_0_ADDR CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_0_ADDR
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_0_R_WF_LIGHT_SECURITY_END_ADDR_0_MASK 0x000FFFFF                // R_WF_LIGHT_SECURITY_END_ADDR_0[19..0]
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_0_R_WF_LIGHT_SECURITY_END_ADDR_0_SHFT 0

/* =====================================================================================

  ---WF_LIGHT_SECURITY_START_ADDR_1 (0x1804B000 + 0x380)---

    R_WF_LIGHT_SECURITY_START_ADDR_1[19..0] - (RW) Wf illegal access range_1 start address set, default gps
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_1_R_WF_LIGHT_SECURITY_START_ADDR_1_ADDR CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_1_ADDR
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_1_R_WF_LIGHT_SECURITY_START_ADDR_1_MASK 0x000FFFFF                // R_WF_LIGHT_SECURITY_START_ADDR_1[19..0]
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_1_R_WF_LIGHT_SECURITY_START_ADDR_1_SHFT 0

/* =====================================================================================

  ---WF_LIGHT_SECURITY_END_ADDR_1 (0x1804B000 + 0x384)---

    R_WF_LIGHT_SECURITY_END_ADDR_1[19..0] - (RW) Wf illegal access range_1 end address set, default gps
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_1_R_WF_LIGHT_SECURITY_END_ADDR_1_ADDR CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_1_ADDR
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_1_R_WF_LIGHT_SECURITY_END_ADDR_1_MASK 0x000FFFFF                // R_WF_LIGHT_SECURITY_END_ADDR_1[19..0]
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_1_R_WF_LIGHT_SECURITY_END_ADDR_1_SHFT 0

/* =====================================================================================

  ---WF_LIGHT_SECURITY_START_ADDR_2 (0x1804B000 + 0x388)---

    R_WF_LIGHT_SECURITY_START_ADDR_2[19..0] - (RW) Wf illegal access range_2 start address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_2_R_WF_LIGHT_SECURITY_START_ADDR_2_ADDR CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_2_ADDR
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_2_R_WF_LIGHT_SECURITY_START_ADDR_2_MASK 0x000FFFFF                // R_WF_LIGHT_SECURITY_START_ADDR_2[19..0]
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_2_R_WF_LIGHT_SECURITY_START_ADDR_2_SHFT 0

/* =====================================================================================

  ---WF_LIGHT_SECURITY_END_ADDR_2 (0x1804B000 + 0x38C)---

    R_WF_LIGHT_SECURITY_END_ADDR_2[19..0] - (RW) Wf illegal access range_2 end address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_2_R_WF_LIGHT_SECURITY_END_ADDR_2_ADDR CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_2_ADDR
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_2_R_WF_LIGHT_SECURITY_END_ADDR_2_MASK 0x000FFFFF                // R_WF_LIGHT_SECURITY_END_ADDR_2[19..0]
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_2_R_WF_LIGHT_SECURITY_END_ADDR_2_SHFT 0

/* =====================================================================================

  ---WF_LIGHT_SECURITY_START_ADDR_3 (0x1804B000 + 0x390)---

    R_WF_LIGHT_SECURITY_START_ADDR_3[19..0] - (RW) Wf illegal access range_3 start address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_3_R_WF_LIGHT_SECURITY_START_ADDR_3_ADDR CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_3_ADDR
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_3_R_WF_LIGHT_SECURITY_START_ADDR_3_MASK 0x000FFFFF                // R_WF_LIGHT_SECURITY_START_ADDR_3[19..0]
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_3_R_WF_LIGHT_SECURITY_START_ADDR_3_SHFT 0

/* =====================================================================================

  ---WF_LIGHT_SECURITY_END_ADDR_3 (0x1804B000 + 0x394)---

    R_WF_LIGHT_SECURITY_END_ADDR_3[19..0] - (RW) Wf illegal access range_3 end address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_3_R_WF_LIGHT_SECURITY_END_ADDR_3_ADDR CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_3_ADDR
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_3_R_WF_LIGHT_SECURITY_END_ADDR_3_MASK 0x000FFFFF                // R_WF_LIGHT_SECURITY_END_ADDR_3[19..0]
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_3_R_WF_LIGHT_SECURITY_END_ADDR_3_SHFT 0

/* =====================================================================================

  ---WF_LIGHT_SECURITY_START_ADDR_4 (0x1804B000 + 0x398)---

    R_WF_LIGHT_SECURITY_START_ADDR_4[19..0] - (RW) Wf illegal access range_4 start address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_4_R_WF_LIGHT_SECURITY_START_ADDR_4_ADDR CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_4_ADDR
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_4_R_WF_LIGHT_SECURITY_START_ADDR_4_MASK 0x000FFFFF                // R_WF_LIGHT_SECURITY_START_ADDR_4[19..0]
#define CONN_BUS_CR_WF_LIGHT_SECURITY_START_ADDR_4_R_WF_LIGHT_SECURITY_START_ADDR_4_SHFT 0

/* =====================================================================================

  ---WF_LIGHT_SECURITY_END_ADDR_4 (0x1804B000 + 0x39C)---

    R_WF_LIGHT_SECURITY_END_ADDR_4[19..0] - (RW) Wf illegal access range_4 end address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_4_R_WF_LIGHT_SECURITY_END_ADDR_4_ADDR CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_4_ADDR
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_4_R_WF_LIGHT_SECURITY_END_ADDR_4_MASK 0x000FFFFF                // R_WF_LIGHT_SECURITY_END_ADDR_4[19..0]
#define CONN_BUS_CR_WF_LIGHT_SECURITY_END_ADDR_4_R_WF_LIGHT_SECURITY_END_ADDR_4_SHFT 0

/* =====================================================================================

  ---BT_LIGHT_SECURITY_START_ADDR_0 (0x1804B000 + 0x3A0)---

    R_BT_LIGHT_SECURITY_START_ADDR_0[19..0] - (RW) Bt illegal access range_0 start address set, default wfsys
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_0_R_BT_LIGHT_SECURITY_START_ADDR_0_ADDR CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_0_ADDR
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_0_R_BT_LIGHT_SECURITY_START_ADDR_0_MASK 0x000FFFFF                // R_BT_LIGHT_SECURITY_START_ADDR_0[19..0]
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_0_R_BT_LIGHT_SECURITY_START_ADDR_0_SHFT 0

/* =====================================================================================

  ---BT_LIGHT_SECURITY_END_ADDR_0 (0x1804B000 + 0x3A4)---

    R_BT_LIGHT_SECURITY_END_ADDR_0[19..0] - (RW) Bt illegal access range_0 end address set, default wfsys
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_0_R_BT_LIGHT_SECURITY_END_ADDR_0_ADDR CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_0_ADDR
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_0_R_BT_LIGHT_SECURITY_END_ADDR_0_MASK 0x000FFFFF                // R_BT_LIGHT_SECURITY_END_ADDR_0[19..0]
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_0_R_BT_LIGHT_SECURITY_END_ADDR_0_SHFT 0

/* =====================================================================================

  ---BT_LIGHT_SECURITY_START_ADDR_1 (0x1804B000 + 0x3A8)---

    R_BT_LIGHT_SECURITY_START_ADDR_1[19..0] - (RW) Bt illegal access range_1 start address set, default gps
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_1_R_BT_LIGHT_SECURITY_START_ADDR_1_ADDR CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_1_ADDR
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_1_R_BT_LIGHT_SECURITY_START_ADDR_1_MASK 0x000FFFFF                // R_BT_LIGHT_SECURITY_START_ADDR_1[19..0]
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_1_R_BT_LIGHT_SECURITY_START_ADDR_1_SHFT 0

/* =====================================================================================

  ---BT_LIGHT_SECURITY_END_ADDR_1 (0x1804B000 + 0x3AC)---

    R_BT_LIGHT_SECURITY_END_ADDR_1[19..0] - (RW) Bt illegal access range_1 end address set, default gps
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_1_R_BT_LIGHT_SECURITY_END_ADDR_1_ADDR CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_1_ADDR
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_1_R_BT_LIGHT_SECURITY_END_ADDR_1_MASK 0x000FFFFF                // R_BT_LIGHT_SECURITY_END_ADDR_1[19..0]
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_1_R_BT_LIGHT_SECURITY_END_ADDR_1_SHFT 0

/* =====================================================================================

  ---BT_LIGHT_SECURITY_START_ADDR_2 (0x1804B000 + 0x3B0)---

    R_BT_LIGHT_SECURITY_START_ADDR_2[19..0] - (RW) Bt illegal access range_2 start address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_2_R_BT_LIGHT_SECURITY_START_ADDR_2_ADDR CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_2_ADDR
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_2_R_BT_LIGHT_SECURITY_START_ADDR_2_MASK 0x000FFFFF                // R_BT_LIGHT_SECURITY_START_ADDR_2[19..0]
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_2_R_BT_LIGHT_SECURITY_START_ADDR_2_SHFT 0

/* =====================================================================================

  ---BT_LIGHT_SECURITY_END_ADDR_2 (0x1804B000 + 0x3B4)---

    R_BT_LIGHT_SECURITY_END_ADDR_2[19..0] - (RW) Bt illegal access range_2 end address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_2_R_BT_LIGHT_SECURITY_END_ADDR_2_ADDR CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_2_ADDR
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_2_R_BT_LIGHT_SECURITY_END_ADDR_2_MASK 0x000FFFFF                // R_BT_LIGHT_SECURITY_END_ADDR_2[19..0]
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_2_R_BT_LIGHT_SECURITY_END_ADDR_2_SHFT 0

/* =====================================================================================

  ---BT_LIGHT_SECURITY_START_ADDR_3 (0x1804B000 + 0x3B8)---

    R_BT_LIGHT_SECURITY_START_ADDR_3[19..0] - (RW) Bt illegal access range_3 start address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_3_R_BT_LIGHT_SECURITY_START_ADDR_3_ADDR CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_3_ADDR
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_3_R_BT_LIGHT_SECURITY_START_ADDR_3_MASK 0x000FFFFF                // R_BT_LIGHT_SECURITY_START_ADDR_3[19..0]
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_3_R_BT_LIGHT_SECURITY_START_ADDR_3_SHFT 0

/* =====================================================================================

  ---BT_LIGHT_SECURITY_END_ADDR_3 (0x1804B000 + 0x3BC)---

    R_BT_LIGHT_SECURITY_END_ADDR_3[19..0] - (RW) Bt illegal access range_3 end address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_3_R_BT_LIGHT_SECURITY_END_ADDR_3_ADDR CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_3_ADDR
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_3_R_BT_LIGHT_SECURITY_END_ADDR_3_MASK 0x000FFFFF                // R_BT_LIGHT_SECURITY_END_ADDR_3[19..0]
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_3_R_BT_LIGHT_SECURITY_END_ADDR_3_SHFT 0

/* =====================================================================================

  ---BT_LIGHT_SECURITY_START_ADDR_4 (0x1804B000 + 0x3C0)---

    R_BT_LIGHT_SECURITY_START_ADDR_4[19..0] - (RW) Bt illegal access range_4 start address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_4_R_BT_LIGHT_SECURITY_START_ADDR_4_ADDR CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_4_ADDR
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_4_R_BT_LIGHT_SECURITY_START_ADDR_4_MASK 0x000FFFFF                // R_BT_LIGHT_SECURITY_START_ADDR_4[19..0]
#define CONN_BUS_CR_BT_LIGHT_SECURITY_START_ADDR_4_R_BT_LIGHT_SECURITY_START_ADDR_4_SHFT 0

/* =====================================================================================

  ---BT_LIGHT_SECURITY_END_ADDR_4 (0x1804B000 + 0x3C4)---

    R_BT_LIGHT_SECURITY_END_ADDR_4[19..0] - (RW) Bt illegal access range_4 end address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_4_R_BT_LIGHT_SECURITY_END_ADDR_4_ADDR CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_4_ADDR
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_4_R_BT_LIGHT_SECURITY_END_ADDR_4_MASK 0x000FFFFF                // R_BT_LIGHT_SECURITY_END_ADDR_4[19..0]
#define CONN_BUS_CR_BT_LIGHT_SECURITY_END_ADDR_4_R_BT_LIGHT_SECURITY_END_ADDR_4_SHFT 0

/* =====================================================================================

  ---M3_LIGHT_SECURITY_START_ADDR_0 (0x1804B000 + 0x3C8)---

    R_M3_LIGHT_SECURITY_START_ADDR_0[19..0] - (RW) m3 illegal access range_0 start address set, default wfsys
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_0_R_M3_LIGHT_SECURITY_START_ADDR_0_ADDR CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_0_ADDR
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_0_R_M3_LIGHT_SECURITY_START_ADDR_0_MASK 0x000FFFFF                // R_M3_LIGHT_SECURITY_START_ADDR_0[19..0]
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_0_R_M3_LIGHT_SECURITY_START_ADDR_0_SHFT 0

/* =====================================================================================

  ---M3_LIGHT_SECURITY_END_ADDR_0 (0x1804B000 + 0x3CC)---

    R_M3_LIGHT_SECURITY_END_ADDR_0[19..0] - (RW) m3 illegal access range_0 end address set, default wfsys
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_0_R_M3_LIGHT_SECURITY_END_ADDR_0_ADDR CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_0_ADDR
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_0_R_M3_LIGHT_SECURITY_END_ADDR_0_MASK 0x000FFFFF                // R_M3_LIGHT_SECURITY_END_ADDR_0[19..0]
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_0_R_M3_LIGHT_SECURITY_END_ADDR_0_SHFT 0

/* =====================================================================================

  ---M3_LIGHT_SECURITY_START_ADDR_1 (0x1804B000 + 0x3D0)---

    R_M3_LIGHT_SECURITY_START_ADDR_1[19..0] - (RW) m3illegal access range_1 start address set, default gps
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_1_R_M3_LIGHT_SECURITY_START_ADDR_1_ADDR CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_1_ADDR
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_1_R_M3_LIGHT_SECURITY_START_ADDR_1_MASK 0x000FFFFF                // R_M3_LIGHT_SECURITY_START_ADDR_1[19..0]
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_1_R_M3_LIGHT_SECURITY_START_ADDR_1_SHFT 0

/* =====================================================================================

  ---M3_LIGHT_SECURITY_END_ADDR_1 (0x1804B000 + 0x3D4)---

    R_M3_LIGHT_SECURITY_END_ADDR_1[19..0] - (RW) m3illegal access range_1 end address set, default gps
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_1_R_M3_LIGHT_SECURITY_END_ADDR_1_ADDR CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_1_ADDR
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_1_R_M3_LIGHT_SECURITY_END_ADDR_1_MASK 0x000FFFFF                // R_M3_LIGHT_SECURITY_END_ADDR_1[19..0]
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_1_R_M3_LIGHT_SECURITY_END_ADDR_1_SHFT 0

/* =====================================================================================

  ---M3_LIGHT_SECURITY_START_ADDR_2 (0x1804B000 + 0x3D8)---

    R_M3_LIGHT_SECURITY_START_ADDR_2[19..0] - (RW) m3 illegal access range_2 start address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_2_R_M3_LIGHT_SECURITY_START_ADDR_2_ADDR CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_2_ADDR
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_2_R_M3_LIGHT_SECURITY_START_ADDR_2_MASK 0x000FFFFF                // R_M3_LIGHT_SECURITY_START_ADDR_2[19..0]
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_2_R_M3_LIGHT_SECURITY_START_ADDR_2_SHFT 0

/* =====================================================================================

  ---M3_LIGHT_SECURITY_END_ADDR_2 (0x1804B000 + 0x3DC)---

    R_M3_LIGHT_SECURITY_END_ADDR_2[19..0] - (RW) m3 illegal access range_2 end address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_2_R_M3_LIGHT_SECURITY_END_ADDR_2_ADDR CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_2_ADDR
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_2_R_M3_LIGHT_SECURITY_END_ADDR_2_MASK 0x000FFFFF                // R_M3_LIGHT_SECURITY_END_ADDR_2[19..0]
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_2_R_M3_LIGHT_SECURITY_END_ADDR_2_SHFT 0

/* =====================================================================================

  ---M3_LIGHT_SECURITY_START_ADDR_3 (0x1804B000 + 0x3E0)---

    R_M3_LIGHT_SECURITY_START_ADDR_3[19..0] - (RW) m3 illegal access range_3 start address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_3_R_M3_LIGHT_SECURITY_START_ADDR_3_ADDR CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_3_ADDR
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_3_R_M3_LIGHT_SECURITY_START_ADDR_3_MASK 0x000FFFFF                // R_M3_LIGHT_SECURITY_START_ADDR_3[19..0]
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_3_R_M3_LIGHT_SECURITY_START_ADDR_3_SHFT 0

/* =====================================================================================

  ---M3_LIGHT_SECURITY_END_ADDR_3 (0x1804B000 + 0x3E4)---

    R_M3_LIGHT_SECURITY_END_ADDR_3[19..0] - (RW) m3 illegal access range_3 end address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_3_R_M3_LIGHT_SECURITY_END_ADDR_3_ADDR CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_3_ADDR
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_3_R_M3_LIGHT_SECURITY_END_ADDR_3_MASK 0x000FFFFF                // R_M3_LIGHT_SECURITY_END_ADDR_3[19..0]
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_3_R_M3_LIGHT_SECURITY_END_ADDR_3_SHFT 0

/* =====================================================================================

  ---M3_LIGHT_SECURITY_START_ADDR_4 (0x1804B000 + 0x3E8)---

    R_M3_LIGHT_SECURITY_START_ADDR_4[19..0] - (RW) m3 illegal access range_4 start address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_4_R_M3_LIGHT_SECURITY_START_ADDR_4_ADDR CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_4_ADDR
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_4_R_M3_LIGHT_SECURITY_START_ADDR_4_MASK 0x000FFFFF                // R_M3_LIGHT_SECURITY_START_ADDR_4[19..0]
#define CONN_BUS_CR_M3_LIGHT_SECURITY_START_ADDR_4_R_M3_LIGHT_SECURITY_START_ADDR_4_SHFT 0

/* =====================================================================================

  ---M3_LIGHT_SECURITY_END_ADDR_4 (0x1804B000 + 0x3EC)---

    R_M3_LIGHT_SECURITY_END_ADDR_4[19..0] - (RW) m3 illegal access range_4 end address set, reserved CR, no use
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_4_R_M3_LIGHT_SECURITY_END_ADDR_4_ADDR CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_4_ADDR
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_4_R_M3_LIGHT_SECURITY_END_ADDR_4_MASK 0x000FFFFF                // R_M3_LIGHT_SECURITY_END_ADDR_4[19..0]
#define CONN_BUS_CR_M3_LIGHT_SECURITY_END_ADDR_4_R_M3_LIGHT_SECURITY_END_ADDR_4_SHFT 0

/* =====================================================================================

  ---EASY_SECURITY_WF_IRQ_CLR (0x1804B000 + 0x3F0)---

    R_CONN_INFRA_WF_SECURITY_IRQ_CLR[0] - (RW) write 1 to clear security irq for wf
                                     and should write 0 after irq is cleared
    RO_CONN_INFRA_WF_SECURITY_IRQ_STATE[1] - (RO) Security irq for wf 
                                     low active
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_EASY_SECURITY_WF_IRQ_CLR_RO_CONN_INFRA_WF_SECURITY_IRQ_STATE_ADDR CONN_BUS_CR_EASY_SECURITY_WF_IRQ_CLR_ADDR
#define CONN_BUS_CR_EASY_SECURITY_WF_IRQ_CLR_RO_CONN_INFRA_WF_SECURITY_IRQ_STATE_MASK 0x00000002                // RO_CONN_INFRA_WF_SECURITY_IRQ_STATE[1]
#define CONN_BUS_CR_EASY_SECURITY_WF_IRQ_CLR_RO_CONN_INFRA_WF_SECURITY_IRQ_STATE_SHFT 1
#define CONN_BUS_CR_EASY_SECURITY_WF_IRQ_CLR_R_CONN_INFRA_WF_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_EASY_SECURITY_WF_IRQ_CLR_ADDR
#define CONN_BUS_CR_EASY_SECURITY_WF_IRQ_CLR_R_CONN_INFRA_WF_SECURITY_IRQ_CLR_MASK 0x00000001                // R_CONN_INFRA_WF_SECURITY_IRQ_CLR[0]
#define CONN_BUS_CR_EASY_SECURITY_WF_IRQ_CLR_R_CONN_INFRA_WF_SECURITY_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---EASY_SECURITY_BGF_IRQ_CLR (0x1804B000 + 0x3F4)---

    R_CONN_INFRA_BGF_SECURITY_IRQ_CLR[0] - (RW) write 1 to clear security irq for bgf
                                     and should write 0 after irq is cleared
    RO_CONN_INFRA_BGF_SECURITY_IRQ_STATE[1] - (RO) Security irq for bgf 
                                     low active
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_EASY_SECURITY_BGF_IRQ_CLR_RO_CONN_INFRA_BGF_SECURITY_IRQ_STATE_ADDR CONN_BUS_CR_EASY_SECURITY_BGF_IRQ_CLR_ADDR
#define CONN_BUS_CR_EASY_SECURITY_BGF_IRQ_CLR_RO_CONN_INFRA_BGF_SECURITY_IRQ_STATE_MASK 0x00000002                // RO_CONN_INFRA_BGF_SECURITY_IRQ_STATE[1]
#define CONN_BUS_CR_EASY_SECURITY_BGF_IRQ_CLR_RO_CONN_INFRA_BGF_SECURITY_IRQ_STATE_SHFT 1
#define CONN_BUS_CR_EASY_SECURITY_BGF_IRQ_CLR_R_CONN_INFRA_BGF_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_EASY_SECURITY_BGF_IRQ_CLR_ADDR
#define CONN_BUS_CR_EASY_SECURITY_BGF_IRQ_CLR_R_CONN_INFRA_BGF_SECURITY_IRQ_CLR_MASK 0x00000001                // R_CONN_INFRA_BGF_SECURITY_IRQ_CLR[0]
#define CONN_BUS_CR_EASY_SECURITY_BGF_IRQ_CLR_R_CONN_INFRA_BGF_SECURITY_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---EASY_SECURITY_M3_IRQ_CLR (0x1804B000 + 0x3F8)---

    R_CONN_INFRA_BGF_SECURITY_IRQ_CLR[0] - (RW) write 1 to clear security irq for bgf
                                     and should write 0 after irq is cleared
    RO_CONN_INFRA_BGF_SECURITY_IRQ_STATE[1] - (RO) Security irq for bgf 
                                     low active
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_EASY_SECURITY_M3_IRQ_CLR_RO_CONN_INFRA_BGF_SECURITY_IRQ_STATE_ADDR CONN_BUS_CR_EASY_SECURITY_M3_IRQ_CLR_ADDR
#define CONN_BUS_CR_EASY_SECURITY_M3_IRQ_CLR_RO_CONN_INFRA_BGF_SECURITY_IRQ_STATE_MASK 0x00000002                // RO_CONN_INFRA_BGF_SECURITY_IRQ_STATE[1]
#define CONN_BUS_CR_EASY_SECURITY_M3_IRQ_CLR_RO_CONN_INFRA_BGF_SECURITY_IRQ_STATE_SHFT 1
#define CONN_BUS_CR_EASY_SECURITY_M3_IRQ_CLR_R_CONN_INFRA_BGF_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_EASY_SECURITY_M3_IRQ_CLR_ADDR
#define CONN_BUS_CR_EASY_SECURITY_M3_IRQ_CLR_R_CONN_INFRA_BGF_SECURITY_IRQ_CLR_MASK 0x00000001                // R_CONN_INFRA_BGF_SECURITY_IRQ_CLR[0]
#define CONN_BUS_CR_EASY_SECURITY_M3_IRQ_CLR_R_CONN_INFRA_BGF_SECURITY_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---EASY_SECURITY_M1_HADDR_LATCH_CLR (0x1804B000 + 0x3FC)---

    EASY_SECURITY_M1_HADDR_LATCH_CLR[0] - (RW) clear M1 address latch by access protector (active high)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_EASY_SECURITY_M1_HADDR_LATCH_CLR_EASY_SECURITY_M1_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_EASY_SECURITY_M1_HADDR_LATCH_CLR_ADDR
#define CONN_BUS_CR_EASY_SECURITY_M1_HADDR_LATCH_CLR_EASY_SECURITY_M1_HADDR_LATCH_CLR_MASK 0x00000001                // EASY_SECURITY_M1_HADDR_LATCH_CLR[0]
#define CONN_BUS_CR_EASY_SECURITY_M1_HADDR_LATCH_CLR_EASY_SECURITY_M1_HADDR_LATCH_CLR_SHFT 0

/* =====================================================================================

  ---EASY_SECURITY_M2_HADDR_LATCH_CLR (0x1804B000 + 0x400)---

    EASY_SECURITY_M2_HADDR_LATCH_CLR[0] - (RW) clear M1 address latch by access protector (active high)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_EASY_SECURITY_M2_HADDR_LATCH_CLR_EASY_SECURITY_M2_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_EASY_SECURITY_M2_HADDR_LATCH_CLR_ADDR
#define CONN_BUS_CR_EASY_SECURITY_M2_HADDR_LATCH_CLR_EASY_SECURITY_M2_HADDR_LATCH_CLR_MASK 0x00000001                // EASY_SECURITY_M2_HADDR_LATCH_CLR[0]
#define CONN_BUS_CR_EASY_SECURITY_M2_HADDR_LATCH_CLR_EASY_SECURITY_M2_HADDR_LATCH_CLR_SHFT 0

/* =====================================================================================

  ---EASY_SECURITY_M3_HADDR_LATCH_CLR (0x1804B000 + 0x404)---

    EASY_SECURITY_M3_HADDR_LATCH_CLR[0] - (RW) clear M1 address latch by access protector (active high)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_EASY_SECURITY_M3_HADDR_LATCH_CLR_EASY_SECURITY_M3_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_EASY_SECURITY_M3_HADDR_LATCH_CLR_ADDR
#define CONN_BUS_CR_EASY_SECURITY_M3_HADDR_LATCH_CLR_EASY_SECURITY_M3_HADDR_LATCH_CLR_MASK 0x00000001                // EASY_SECURITY_M3_HADDR_LATCH_CLR[0]
#define CONN_BUS_CR_EASY_SECURITY_M3_HADDR_LATCH_CLR_EASY_SECURITY_M3_HADDR_LATCH_CLR_SHFT 0

/* =====================================================================================

  ---EASY_SECURITY_M1_HADDR_LATCH (0x1804B000 + 0x408)---

    EASY_SECURITY_M1_HADDR_LATCH[31..0] - (RO) Access protector will latch M1 address when security irq is triggered

 =====================================================================================*/
#define CONN_BUS_CR_EASY_SECURITY_M1_HADDR_LATCH_EASY_SECURITY_M1_HADDR_LATCH_ADDR CONN_BUS_CR_EASY_SECURITY_M1_HADDR_LATCH_ADDR
#define CONN_BUS_CR_EASY_SECURITY_M1_HADDR_LATCH_EASY_SECURITY_M1_HADDR_LATCH_MASK 0xFFFFFFFF                // EASY_SECURITY_M1_HADDR_LATCH[31..0]
#define CONN_BUS_CR_EASY_SECURITY_M1_HADDR_LATCH_EASY_SECURITY_M1_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---EASY_SECURITY_M2_HADDR_LATCH (0x1804B000 + 0x40C)---

    EASY_SECURITY_M2_HADDR_LATCH[31..0] - (RO) Access protector will latch M2 address when security irq is triggered

 =====================================================================================*/
#define CONN_BUS_CR_EASY_SECURITY_M2_HADDR_LATCH_EASY_SECURITY_M2_HADDR_LATCH_ADDR CONN_BUS_CR_EASY_SECURITY_M2_HADDR_LATCH_ADDR
#define CONN_BUS_CR_EASY_SECURITY_M2_HADDR_LATCH_EASY_SECURITY_M2_HADDR_LATCH_MASK 0xFFFFFFFF                // EASY_SECURITY_M2_HADDR_LATCH[31..0]
#define CONN_BUS_CR_EASY_SECURITY_M2_HADDR_LATCH_EASY_SECURITY_M2_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---EASY_SECURITY_M3_HADDR_LATCH (0x1804B000 + 0x410)---

    EASY_SECURITY_M3_HADDR_LATCH[31..0] - (RO) Access protector will latch M3 address when security irq is triggered

 =====================================================================================*/
#define CONN_BUS_CR_EASY_SECURITY_M3_HADDR_LATCH_EASY_SECURITY_M3_HADDR_LATCH_ADDR CONN_BUS_CR_EASY_SECURITY_M3_HADDR_LATCH_ADDR
#define CONN_BUS_CR_EASY_SECURITY_M3_HADDR_LATCH_EASY_SECURITY_M3_HADDR_LATCH_MASK 0xFFFFFFFF                // EASY_SECURITY_M3_HADDR_LATCH[31..0]
#define CONN_BUS_CR_EASY_SECURITY_M3_HADDR_LATCH_EASY_SECURITY_M3_HADDR_LATCH_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __CONN_BUS_CR_REGS_H__
