Verilator Tree Dump (format 0x3900) from <e15122> to <e21555>
     NETLIST 0x558910cd1f80 <e1> {a0}
    1: MODULE 0x558910ce5840 <e10606> {c5}  mips_cpu  L2
    1:2: VAR 0x558910ce6bd0 <e20035#> {c6} @dt=0x558910ce6310@(nw1)  clk INPUT PORT
    1:2: VAR 0x558910cf7ee0 <e20038#> {c8} @dt=0x558910cf75d0@(nw1)  reset INPUT PORT
    1:2: VAR 0x558910cf92b0 <e20041#> {c9} @dt=0x558910cf8bc0@(nw1)  active OUTPUT PORT
    1:2: VAR 0x558910d08490 <e20044#> {c10} @dt=0x558910d08010@(nw32)  register_v0 OUTPUT PORT
    1:2: VAR 0x558910d088b0 <e20052#> {c13} @dt=0x558910d087d0@(nw1)  clk_enable INPUT PORT
    1:2: VAR 0x558910d09730 <e20055#> {c16} @dt=0x558910d092b0@(nw32)  instr_address OUTPUT PORT
    1:2: VAR 0x558910d0a5b0 <e20063#> {c17} @dt=0x558910d0a130@(nw32)  instr_readdata INPUT PORT
    1:2: VAR 0x558910d0b430 <e20071#> {c20} @dt=0x558910d0afb0@(nw32)  data_address OUTPUT PORT
    1:2: VAR 0x558910d0b850 <e20079#> {c21} @dt=0x558910d0b770@(nw1)  data_write OUTPUT PORT
    1:2: VAR 0x558910d0bc70 <e20082#> {c22} @dt=0x558910d0bb90@(nw1)  data_read OUTPUT PORT
    1:2: VAR 0x558910d0ce90 <e20085#> {c23} @dt=0x558910d0c9b0@(nw32)  data_writedata OUTPUT PORT
    1:2: VAR 0x558910d0e0d0 <e20093#> {c24} @dt=0x558910d0dbf0@(nw32)  data_readdata INPUT PORT
    1:2: VAR 0x558910d0e570 <e20101#> {c27} @dt=0x558910d0e490@(nw1)  internal_clk VAR
    1:2: VAR 0x558910d0e970 <e20104#> {c29} @dt=0x558910d0e890@(nw1)  HI_LO_output VAR
    1:2: VAR 0x558910d0fad0 <e20107#> {c33} @dt=0x558910d0f610@(nw32)  program_counter_prime VAR
    1:2: VAR 0x558910d10c50 <e20115#> {c34} @dt=0x558910d10790@(nw32)  program_counter_fetch VAR
    1:2: VAR 0x558910d11db0 <e20123#> {c35} @dt=0x558910d118d0@(nw32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x558910d12ef0 <e20131#> {c36} @dt=0x558910d12a30@(nw32)  instruction_fetch VAR
    1:2: VAR 0x558910d14050 <e20139#> {c37} @dt=0x558910d13b70@(nw32)  program_counter_mux_1_out VAR
    1:2: VAR 0x558910d14470 <e20147#> {c38} @dt=0x558910d14390@(nw1)  halt VAR
    1:2: VAR 0x558910d148b0 <e20150#> {c41} @dt=0x558910d147d0@(nw1)  program_counter_source_decode VAR
    1:2: VAR 0x558910d14cf0 <e20153#> {c42} @dt=0x558910d14c10@(nw1)  register_write_decode VAR
    1:2: VAR 0x558910d15110 <e20156#> {c43} @dt=0x558910d15030@(nw1)  memory_to_register_decode VAR
    1:2: VAR 0x558910d15550 <e20159#> {c44} @dt=0x558910d15470@(nw1)  memory_write_decode VAR
    1:2: VAR 0x558910d159b0 <e20162#> {c45} @dt=0x558910d158d0@(nw1)  ALU_src_B_decode VAR
    1:2: VAR 0x558910d15dd0 <e20165#> {c46} @dt=0x558910d15cf0@(nw1)  register_destination_decode VAR
    1:2: VAR 0x558910d161d0 <e20168#> {c47} @dt=0x558910d160f0@(nw1)  branch_decode VAR
    1:2: VAR 0x558910d165d0 <e20171#> {c48} @dt=0x558910d164f0@(nw1)  hi_lo_register_write_decode VAR
    1:2: VAR 0x558910d169d0 <e20174#> {c49} @dt=0x558910d168f0@(nw1)  equal_decode VAR
    1:2: VAR 0x558910d17af0 <e20177#> {c50} @dt=0x558910d17630@(nw6)  ALU_function_decode VAR
    1:2: VAR 0x558910d17f50 <e20185#> {c51} @dt=0x558910d17e70@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x558910d18350 <e20188#> {c52} @dt=0x558910d18270@(nw1)  flush_decode_execute_register VAR
    1:2: VAR 0x558910d19490 <e20191#> {c57} @dt=0x558910d18fb0@(nw32)  program_counter_branch_decode VAR
    1:2: VAR 0x558910d1a5d0 <e20199#> {c58} @dt=0x558910d1a110@(nw32)  instruction_decode VAR
    1:2: VAR 0x558910d1b730 <e20207#> {c59} @dt=0x558910d1b250@(nw32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x558910d1c850 <e20215#> {c61} @dt=0x558910d1c370@(nw6)  op VAR
    1:2: ASSIGNW 0x558910d1d630 <e20222#> {c62} @dt=0x558910d1c370@(nw6)
    1:2:1: SEL 0x558910f76460 <e20244#> {c62} @dt=0x558910db24c0@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x558910f20490 <e20235#> {c62} @dt=0x558910d1a110@(nw32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e20199#> {c58} @dt=0x558910d1a110@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f766f0 <e20263#> {c62} @dt=0x558910f53920@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x558910f76210 <e20237#> {c62} @dt=0x558910f5b950@(G/wu32/3)  ?32?h6
    1:2:2: VARREF 0x558910f205b0 <e20221#> {c62} @dt=0x558910d1c370@(nw6)  op [LV] => VAR 0x558910d1c850 <e20215#> {c61} @dt=0x558910d1c370@(nw6)  op VAR
    1:2: VAR 0x558910d1e670 <e20270#> {c63} @dt=0x558910d1e190@(nw5)  read_address_1 VAR
    1:2: VAR 0x558910d1ed70 <e20278#> {c63} @dt=0x558910d1e890@(nw5)  Rs_decode VAR
    1:2: ASSIGNW 0x558910d1fb50 <e20285#> {c64} @dt=0x558910d1e190@(nw5)
    1:2:1: SEL 0x558910f76c70 <e20307#> {c64} @dt=0x558910e20d80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f206d0 <e20298#> {c64} @dt=0x558910d1a110@(nw32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e20199#> {c58} @dt=0x558910d1a110@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f76f00 <e20326#> {c64} @dt=0x558910f53920@(G/sw5)  5'h15
    1:2:1:3: CONST 0x558910f76a20 <e20300#> {c64} @dt=0x558910f5b950@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558910f207f0 <e20284#> {c64} @dt=0x558910d1e190@(nw5)  read_address_1 [LV] => VAR 0x558910d1e670 <e20270#> {c63} @dt=0x558910d1e190@(nw5)  read_address_1 VAR
    1:2: ASSIGNW 0x558910d20850 <e20332#> {c65} @dt=0x558910d1e890@(nw5)
    1:2:1: SEL 0x558910f77480 <e20354#> {c65} @dt=0x558910e20d80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f20910 <e20345#> {c65} @dt=0x558910d1a110@(nw32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e20199#> {c58} @dt=0x558910d1a110@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f77710 <e20373#> {c65} @dt=0x558910f53920@(G/sw5)  5'h15
    1:2:1:3: CONST 0x558910f77230 <e20347#> {c65} @dt=0x558910f5b950@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558910f20a30 <e20331#> {c65} @dt=0x558910d1e890@(nw5)  Rs_decode [LV] => VAR 0x558910d1ed70 <e20278#> {c63} @dt=0x558910d1e890@(nw5)  Rs_decode VAR
    1:2: VAR 0x558910d21890 <e20380#> {c66} @dt=0x558910d213b0@(nw5)  read_address_2 VAR
    1:2: VAR 0x558910d21f90 <e20388#> {c66} @dt=0x558910d21ab0@(nw5)  Rt_decode VAR
    1:2: ASSIGNW 0x558910d229d0 <e20395#> {c67} @dt=0x558910d213b0@(nw5)
    1:2:1: SEL 0x558910f77c90 <e20417#> {c67} @dt=0x558910e20d80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f0e320 <e20408#> {c67} @dt=0x558910d1a110@(nw32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e20199#> {c58} @dt=0x558910d1a110@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f77f20 <e20436#> {c67} @dt=0x558910f53920@(G/sw5)  5'h10
    1:2:1:3: CONST 0x558910f77a40 <e20410#> {c67} @dt=0x558910f5b950@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558910f0e460 <e20394#> {c67} @dt=0x558910d213b0@(nw5)  read_address_2 [LV] => VAR 0x558910d21890 <e20380#> {c66} @dt=0x558910d213b0@(nw5)  read_address_2 VAR
    1:2: ASSIGNW 0x558910d235b0 <e20442#> {c68} @dt=0x558910d21ab0@(nw5)
    1:2:1: SEL 0x558910f784a0 <e20464#> {c68} @dt=0x558910e20d80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f0e580 <e20455#> {c68} @dt=0x558910d1a110@(nw32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e20199#> {c58} @dt=0x558910d1a110@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f78730 <e20483#> {c68} @dt=0x558910f53920@(G/sw5)  5'h10
    1:2:1:3: CONST 0x558910f78250 <e20457#> {c68} @dt=0x558910f5b950@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558910f0e6c0 <e20441#> {c68} @dt=0x558910d21ab0@(nw5)  Rt_decode [LV] => VAR 0x558910d21f90 <e20388#> {c66} @dt=0x558910d21ab0@(nw5)  Rt_decode VAR
    1:2: VAR 0x558910d245f0 <e20490#> {c69} @dt=0x558910d24110@(nw5)  Rd_decode VAR
    1:2: ASSIGNW 0x558910d253d0 <e20497#> {c70} @dt=0x558910d24110@(nw5)
    1:2:1: SEL 0x558910f78cb0 <e20519#> {c70} @dt=0x558910e20d80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f0e7e0 <e20510#> {c70} @dt=0x558910d1a110@(nw32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e20199#> {c58} @dt=0x558910d1a110@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f78f40 <e20538#> {c70} @dt=0x558910f53920@(G/sw5)  5'hb
    1:2:1:3: CONST 0x558910f78a60 <e20512#> {c70} @dt=0x558910f5b950@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558910f0e920 <e20496#> {c70} @dt=0x558910d24110@(nw5)  Rd_decode [LV] => VAR 0x558910d245f0 <e20490#> {c69} @dt=0x558910d24110@(nw5)  Rd_decode VAR
    1:2: VAR 0x558910d26410 <e20545#> {c71} @dt=0x558910d25f30@(nw16)  immediate VAR
    1:2: ASSIGNW 0x558910d271f0 <e20552#> {c72} @dt=0x558910d25f30@(nw16)
    1:2:1: SEL 0x558910f794c0 <e20574#> {c72} @dt=0x558910f52a00@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x558910f0ea40 <e20565#> {c72} @dt=0x558910d1a110@(nw32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e20199#> {c58} @dt=0x558910d1a110@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f79750 <e20593#> {c72} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:1:3: CONST 0x558910f79270 <e20567#> {c72} @dt=0x558910f52ca0@(G/wu32/5)  ?32?h10
    1:2:2: VARREF 0x558910f0eb80 <e20551#> {c72} @dt=0x558910d25f30@(nw16)  immediate [LV] => VAR 0x558910d26410 <e20545#> {c71} @dt=0x558910d25f30@(nw16)  immediate VAR
    1:2: VAR 0x558910d28250 <e20600#> {c74} @dt=0x558910d27d90@(nw32)  shifter_output_decode VAR
    1:2: VAR 0x558910d293b0 <e20608#> {c75} @dt=0x558910d28ed0@(nw32)  register_file_output_A_decode VAR
    1:2: VAR 0x558910d2a4d0 <e20616#> {c76} @dt=0x558910d29ff0@(nw32)  register_file_output_B_decode VAR
    1:2: VAR 0x558910d2b650 <e20624#> {c77} @dt=0x558910d2b170@(nw32)  register_file_output_A_resolved_decode VAR
    1:2: VAR 0x558910d2c830 <e20632#> {c78} @dt=0x558910d2c350@(nw32)  register_file_output_B_resolved_decode VAR
    1:2: VAR 0x558910d2d980 <e20640#> {c79} @dt=0x558910d2d4a0@(nw32)  sign_imm_decode VAR
    1:2: VAR 0x558910d2ded0 <e20648#> {c83} @dt=0x558910d2ddf0@(nw1)  register_destination_execute VAR
    1:2: VAR 0x558910d2e390 <e20651#> {c84} @dt=0x558910d2e2b0@(nw1)  memory_to_register_execute VAR
    1:2: VAR 0x558910d2e800 <e20654#> {c85} @dt=0x558910d2e720@(nw1)  memory_write_execute VAR
    1:2: VAR 0x558910d2f970 <e20657#> {c86} @dt=0x558910d2f4b0@(nw5)  write_register_execute VAR
    1:2: VAR 0x558910d2fe40 <e20665#> {c87} @dt=0x558910d2fd60@(nw1)  ALU_src_B_execute VAR
    1:2: VAR 0x558910d30fb0 <e20668#> {c88} @dt=0x558910d30af0@(nw6)  ALU_function_execute VAR
    1:2: VAR 0x558910d314d0 <e20676#> {c89} @dt=0x558910d313f0@(nw1)  hi_lo_register_write_execute VAR
    1:2: VAR 0x558910d31940 <e20679#> {c90} @dt=0x558910d31860@(nw1)  register_write_execute VAR
    1:2: VAR 0x558910d31e20 <e20682#> {c91} @dt=0x558910d31d40@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x558910d33050 <e20685#> {c94} @dt=0x558910d32b70@(nw32)  register_file_output_A_execute VAR
    1:2: VAR 0x558910d34230 <e20693#> {c95} @dt=0x558910d33d50@(nw32)  register_file_output_B_execute VAR
    1:2: VAR 0x558910d353a0 <e20701#> {c96} @dt=0x558910d34ee0@(nw32)  source_A_ALU_execute VAR
    1:2: VAR 0x558910d36550 <e20709#> {c97} @dt=0x558910d36090@(nw32)  source_B_ALU_execute VAR
    1:2: VAR 0x558910d37700 <e20717#> {c98} @dt=0x558910d37240@(nw32)  write_data_execute VAR
    1:2: VAR 0x558910d388b0 <e20725#> {c99} @dt=0x558910d383f0@(nw32)  ALU_output_execute VAR
    1:2: VAR 0x558910d39a60 <e20733#> {c100} @dt=0x558910d395a0@(nw32)  ALU_HI_output_execute VAR
    1:2: VAR 0x558910d3ac10 <e20741#> {c101} @dt=0x558910d3a750@(nw32)  ALU_LO_output_execute VAR
    1:2: VAR 0x558910d3bd70 <e20749#> {c102} @dt=0x558910d3b890@(nw5)  Rs_execute VAR
    1:2: VAR 0x558910d3cec0 <e20757#> {c103} @dt=0x558910d3c9e0@(nw5)  Rt_execute VAR
    1:2: VAR 0x558910d3e010 <e20765#> {c104} @dt=0x558910d3db30@(nw5)  Rd_execute VAR
    1:2: VAR 0x558910d3f1b0 <e20773#> {c105} @dt=0x558910d3ecf0@(nw32)  sign_imm_execute VAR
    1:2: VAR 0x558910d3f6c0 <e20781#> {c108} @dt=0x558910d3f5e0@(nw1)  register_write_memory VAR
    1:2: VAR 0x558910d40830 <e20784#> {c109} @dt=0x558910d40370@(nw5)  write_register_memory VAR
    1:2: VAR 0x558910d40d50 <e20792#> {c110} @dt=0x558910d40c70@(nw1)  memory_to_register_memory VAR
    1:2: VAR 0x558910d411c0 <e20795#> {c111} @dt=0x558910d410e0@(nw1)  memory_write_memory VAR
    1:2: VAR 0x558910d416a0 <e20798#> {c112} @dt=0x558910d415c0@(nw1)  hi_lo_register_write_memory VAR
    1:2: VAR 0x558910d41b30 <e20801#> {c113} @dt=0x558910d41a50@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x558910d42cf0 <e20804#> {c116} @dt=0x558910d42830@(nw32)  ALU_output_memory VAR
    1:2: VAR 0x558910d43ea0 <e20812#> {c117} @dt=0x558910d439e0@(nw32)  ALU_HI_output_memory VAR
    1:2: VAR 0x558910d45050 <e20820#> {c118} @dt=0x558910d44b90@(nw32)  ALU_LO_output_memory VAR
    1:2: VAR 0x558910d46200 <e20828#> {c119} @dt=0x558910d45d40@(nw32)  read_data_memory VAR
    1:2: VAR 0x558910d473b0 <e20836#> {c120} @dt=0x558910d46ef0@(nw32)  write_data_memory VAR
    1:2: VAR 0x558910d47910 <e20844#> {c123} @dt=0x558910d47830@(nw1)  register_write_writeback VAR
    1:2: VAR 0x558910d47dd0 <e20847#> {c124} @dt=0x558910d47cf0@(nw1)  hi_lo_register_write_writeback VAR
    1:2: VAR 0x558910d48290 <e20850#> {c125} @dt=0x558910d481b0@(nw1)  memory_to_register_writeback VAR
    1:2: VAR 0x558910d48750 <e20853#> {c126} @dt=0x558910d48670@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2: VAR 0x558910d49980 <e20856#> {c129} @dt=0x558910d494a0@(nw5)  write_register_writeback VAR
    1:2: VAR 0x558910d4aaf0 <e20864#> {c130} @dt=0x558910d4a630@(nw32)  result_writeback VAR
    1:2: VAR 0x558910d4bca0 <e20872#> {c131} @dt=0x558910d4b7e0@(nw32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x558910d4ce50 <e20880#> {c132} @dt=0x558910d4c990@(nw32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x558910d4e000 <e20888#> {c133} @dt=0x558910d4db40@(nw32)  ALU_output_writeback VAR
    1:2: VAR 0x558910d4f1b0 <e20896#> {c134} @dt=0x558910d4ecf0@(nw32)  read_data_writeback VAR
    1:2: VAR 0x558910d4f650 <e20904#> {c137} @dt=0x558910d4f570@(nw1)  stall_fetch VAR
    1:2: VAR 0x558910d4fa80 <e20907#> {c138} @dt=0x558910d4f9a0@(nw1)  stall_decode VAR
    1:2: VAR 0x558910d4ff20 <e20910#> {c139} @dt=0x558910d4fe40@(nw1)  forward_A_decode VAR
    1:2: VAR 0x558910d503b0 <e20913#> {c140} @dt=0x558910d502d0@(nw1)  forward_B_decode VAR
    1:2: VAR 0x558910d50840 <e20916#> {c141} @dt=0x558910d50760@(nw1)  flush_execute_register VAR
    1:2: VAR 0x558910d519b0 <e20919#> {c142} @dt=0x558910d514f0@(nw2)  forward_A_execute VAR
    1:2: VAR 0x558910d52b60 <e20927#> {c143} @dt=0x558910d526a0@(nw2)  forward_B_execute VAR
    1:2: VAR 0x558910d53080 <e20935#> {c144} @dt=0x558910d52fa0@(nw1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x558910d535b0 <e20937#> {c147} @dt=0x558910d45d40@(nw32)
    1:2:1: VARREF 0x558910f0eca0 <e20938#> {c147} @dt=0x558910d0dbf0@(nw32)  data_readdata [RV] <- VAR 0x558910d0e0d0 <e20093#> {c24} @dt=0x558910d0dbf0@(nw32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x558910f0edc0 <e20936#> {c147} @dt=0x558910d45d40@(nw32)  read_data_memory [LV] => VAR 0x558910d46200 <e20828#> {c119} @dt=0x558910d45d40@(nw32)  read_data_memory VAR
    1:2: ASSIGNW 0x558910d53a40 <e20940#> {c148} @dt=0x558910d0afb0@(nw32)
    1:2:1: VARREF 0x558910f0ef00 <e20941#> {c148} @dt=0x558910d42830@(nw32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e20804#> {c116} @dt=0x558910d42830@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x558910f0f040 <e20939#> {c148} @dt=0x558910d0afb0@(nw32)  data_address [LV] => VAR 0x558910d0b430 <e20071#> {c20} @dt=0x558910d0afb0@(nw32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x558910d53ea0 <e20943#> {c149} @dt=0x558910d0c9b0@(nw32)
    1:2:1: VARREF 0x558910f0f160 <e20944#> {c149} @dt=0x558910d46ef0@(nw32)  write_data_memory [RV] <- VAR 0x558910d473b0 <e20836#> {c120} @dt=0x558910d46ef0@(nw32)  write_data_memory VAR
    1:2:2: VARREF 0x558910f22b60 <e20942#> {c149} @dt=0x558910d0c9b0@(nw32)  data_writedata [LV] => VAR 0x558910d0ce90 <e20085#> {c23} @dt=0x558910d0c9b0@(nw32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x558910d54300 <e20946#> {c150} @dt=0x558910d0b770@(nw1)
    1:2:1: VARREF 0x558910f22c80 <e20947#> {c150} @dt=0x558910d410e0@(nw1)  memory_write_memory [RV] <- VAR 0x558910d411c0 <e20795#> {c111} @dt=0x558910d410e0@(nw1)  memory_write_memory VAR
    1:2:2: VARREF 0x558910f22da0 <e20945#> {c150} @dt=0x558910d0b770@(nw1)  data_write [LV] => VAR 0x558910d0b850 <e20079#> {c21} @dt=0x558910d0b770@(nw1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x558910d547b0 <e20949#> {c151} @dt=0x558910d0bb90@(nw1)
    1:2:1: VARREF 0x558910f22ec0 <e20950#> {c151} @dt=0x558910d40c70@(nw1)  memory_to_register_memory [RV] <- VAR 0x558910d40d50 <e20792#> {c110} @dt=0x558910d40c70@(nw1)  memory_to_register_memory VAR
    1:2:2: VARREF 0x558910f22fe0 <e20948#> {c151} @dt=0x558910d0bb90@(nw1)  data_read [LV] => VAR 0x558910d0bc70 <e20082#> {c22} @dt=0x558910d0bb90@(nw1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x558910d54c20 <e20952#> {c154} @dt=0x558910d092b0@(nw32)
    1:2:1: VARREF 0x558910f23100 <e20953#> {c154} @dt=0x558910d10790@(nw32)  program_counter_fetch [RV] <- VAR 0x558910d10c50 <e20115#> {c34} @dt=0x558910d10790@(nw32)  program_counter_fetch VAR
    1:2:2: VARREF 0x558910f23220 <e20951#> {c154} @dt=0x558910d092b0@(nw32)  instr_address [LV] => VAR 0x558910d09730 <e20055#> {c16} @dt=0x558910d092b0@(nw32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x558910d55050 <e20955#> {c155} @dt=0x558910d12a30@(nw32)
    1:2:1: VARREF 0x558910f23340 <e20956#> {c155} @dt=0x558910d0a130@(nw32)  instr_readdata [RV] <- VAR 0x558910d0a5b0 <e20063#> {c17} @dt=0x558910d0a130@(nw32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x558910f23460 <e20954#> {c155} @dt=0x558910d12a30@(nw32)  instruction_fetch [LV] => VAR 0x558910d12ef0 <e20131#> {c36} @dt=0x558910d12a30@(nw32)  instruction_fetch VAR
    1:2: CELL 0x558910cf89a0 <e1982> {c157}  register_file -> MODULE 0x558910e712a0 <e10634> {n2}  Register_File  L3
    1:2:1: PIN 0x558910cdeec0 <e1922> {c158}  clk -> VAR 0x558910e71790 <e16075#> {n3} @dt=0x558910e716b0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f23580 <e20957#> {c158} @dt=0x558910d0e490@(nw1)  internal_clk [RV] <- VAR 0x558910d0e570 <e20101#> {c27} @dt=0x558910d0e490@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558910d55a20 <e1932> {c158}  pipelined -> VAR 0x558910e71cb0 <e16078#> {n4} @dt=0x558910e71bd0@(nw1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x558910f79b60 <e20970#> {c158} @dt=0x558910e71bd0@(nw1)  1'h1
    1:2:1: PIN 0x558910d55de0 <e1936> {c159}  HI_LO_output -> VAR 0x558910e721d0 <e16081#> {n5} @dt=0x558910e720f0@(nw1)  HI_LO_output INPUT PORT
    1:2:1:1: VARREF 0x558910f236a0 <e20971#> {c159} @dt=0x558910d0e890@(nw1)  HI_LO_output [RV] <- VAR 0x558910d0e970 <e20104#> {c29} @dt=0x558910d0e890@(nw1)  HI_LO_output VAR
    1:2:1: PIN 0x558910d56260 <e1940> {c160}  write_enable -> VAR 0x558910e726f0 <e16084#> {n6} @dt=0x558910e72610@(nw1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x558910f237c0 <e20972#> {c160} @dt=0x558910d47830@(nw1)  register_write_writeback [RV] <- VAR 0x558910d47910 <e20844#> {c123} @dt=0x558910d47830@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x558910d566b0 <e1944> {c161}  hi_lo_register_write_enable -> VAR 0x558910e72ab0 <e16087#> {n6} @dt=0x558910e729d0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2:1:1: VARREF 0x558910f238e0 <e20973#> {c161} @dt=0x558910d47cf0@(nw1)  hi_lo_register_write_writeback [RV] <- VAR 0x558910d47dd0 <e20847#> {c124} @dt=0x558910d47cf0@(nw1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x558910d56a40 <e1948> {c162}  read_address_1 -> VAR 0x558910e73c70 <e16090#> {n7} @dt=0x558910e73770@(nw5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f23a00 <e20974#> {c162} @dt=0x558910d1e190@(nw5)  read_address_1 [RV] <- VAR 0x558910d1e670 <e20270#> {c63} @dt=0x558910d1e190@(nw5)  read_address_1 VAR
    1:2:1: PIN 0x558910d56e00 <e1952> {c163}  read_address_2 -> VAR 0x558910e74450 <e16098#> {n7} @dt=0x558910e73f50@(nw5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x558910f23b20 <e20975#> {c163} @dt=0x558910d213b0@(nw5)  read_address_2 [RV] <- VAR 0x558910d21890 <e20380#> {c66} @dt=0x558910d213b0@(nw5)  read_address_2 VAR
    1:2:1: PIN 0x558910d57280 <e1956> {c164}  write_address -> VAR 0x558910e74c30 <e16106#> {n7} @dt=0x558910e74730@(nw5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x558910f23c40 <e20976#> {c164} @dt=0x558910d494a0@(nw5)  write_register_writeback [RV] <- VAR 0x558910d49980 <e20856#> {c129} @dt=0x558910d494a0@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x558910d57650 <e1960> {c165}  write_data -> VAR 0x558910e75e70 <e16114#> {n8} @dt=0x558910e75970@(nw32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x558910f23d60 <e20977#> {c165} @dt=0x558910d4a630@(nw32)  result_writeback [RV] <- VAR 0x558910d4aaf0 <e20864#> {c130} @dt=0x558910d4a630@(nw32)  result_writeback VAR
    1:2:1: PIN 0x558910d57a50 <e1964> {c166}  HI_write_data -> VAR 0x558910e76650 <e16122#> {n8} @dt=0x558910e76150@(nw32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x558910f23e80 <e20978#> {c166} @dt=0x558910d4b7e0@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x558910d4bca0 <e20872#> {c131} @dt=0x558910d4b7e0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x558910d57e50 <e1968> {c167}  LO_write_data -> VAR 0x558910e76e30 <e16130#> {n8} @dt=0x558910e76930@(nw32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x558910f23fa0 <e20979#> {c167} @dt=0x558910d4c990@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x558910d4ce50 <e20880#> {c132} @dt=0x558910d4c990@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x558910d582a0 <e1972> {c168}  read_data_1 -> VAR 0x558910e780a0 <e16138#> {n9} @dt=0x558910e77ba0@(nw32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x558910f240c0 <e20980#> {c168} @dt=0x558910d28ed0@(nw32)  register_file_output_A_decode [LV] => VAR 0x558910d293b0 <e20608#> {c75} @dt=0x558910d28ed0@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x558910d586c0 <e1976> {c169}  read_data_2 -> VAR 0x558910e788b0 <e16146#> {n9} @dt=0x558910e783b0@(nw32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x558910f241e0 <e20981#> {c169} @dt=0x558910d29ff0@(nw32)  register_file_output_B_decode [LV] => VAR 0x558910d2a4d0 <e20616#> {c76} @dt=0x558910d29ff0@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x558910d58a20 <e1980> {c170}  read_register_2 -> VAR 0x558910e79b20 <e16154#> {n10} @dt=0x558910e79620@(nw32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x558910f24300 <e20982#> {c170} @dt=0x558910d08010@(nw32)  register_v0 [LV] => VAR 0x558910d08490 <e20044#> {c10} @dt=0x558910d08010@(nw32)  register_v0 OUTPUT PORT
    1:2: CELL 0x558910cf1940 <e2007> {c174}  pc -> MODULE 0x558910e67650 <e10633> {m1}  Program_Counter  L3
    1:2:1: PIN 0x558910d58fc0 <e1984> {c175}  clk -> VAR 0x558910e67ac0 <e16388#> {m2} @dt=0x558910e679e0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f24420 <e20983#> {c175} @dt=0x558910d0e490@(nw1)  internal_clk [RV] <- VAR 0x558910d0e570 <e20101#> {c27} @dt=0x558910d0e490@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558910d593f0 <e1989> {c176}  address_input -> VAR 0x558910e68c00 <e16391#> {m3} @dt=0x558910e68700@(nw32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x558910f24540 <e20984#> {c176} @dt=0x558910d0f610@(nw32)  program_counter_prime [RV] <- VAR 0x558910d0fad0 <e20107#> {c33} @dt=0x558910d0f610@(nw32)  program_counter_prime VAR
    1:2:1: PIN 0x558910d59780 <e1993> {c177}  reset -> VAR 0x558910e69640 <e16402#> {m5} @dt=0x558910e69560@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558910f24660 <e20985#> {c177} @dt=0x558910cf75d0@(nw1)  reset [RV] <- VAR 0x558910cf7ee0 <e20038#> {c8} @dt=0x558910cf75d0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x558910d59b40 <e1997> {c178}  enable -> VAR 0x558910e69120 <e16399#> {m4} @dt=0x558910e69040@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x558910f24780 <e20986#> {c178} @dt=0x558910d4f570@(nw1)  stall_fetch [RV] <- VAR 0x558910d4f650 <e20904#> {c137} @dt=0x558910d4f570@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x558910d59f70 <e2001> {c179}  address_output -> VAR 0x558910e6ade0 <e16408#> {m7} @dt=0x558910e6a8e0@(nw32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f248a0 <e20987#> {c179} @dt=0x558910d10790@(nw32)  program_counter_fetch [LV] => VAR 0x558910d10c50 <e20115#> {c34} @dt=0x558910d10790@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x558910d5a300 <e2005> {c180}  halt -> VAR 0x558910e69b60 <e16405#> {m6} @dt=0x558910e69a80@(nw1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x558910f249c0 <e20988#> {c180} @dt=0x558910d14390@(nw1)  halt [LV] => VAR 0x558910d14470 <e20147#> {c38} @dt=0x558910d14390@(nw1)  halt VAR
    1:2: CELL 0x558910d5c600 <e2063> {c183}  plus_four_adder -> MODULE 0x558910d92680 <e10624> {d1}  Adder  L3
    1:2:1: PIN 0x558910d5a8d0 <e2009> {c184}  a -> VAR 0x558910d938f0 <e20001#> {d3} @dt=0x558910d93410@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x558910f24ae0 <e20989#> {c184} @dt=0x558910d10790@(nw32)  program_counter_fetch [RV] <- VAR 0x558910d10c50 <e20115#> {c34} @dt=0x558910d10790@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x558910d5c000 <e2057> {c185}  b -> VAR 0x558910d940d0 <e20009#> {d3} @dt=0x558910d93bf0@(nw32)  b INPUT PORT
    1:2:1:1: REPLICATE 0x558910d5bbf0 <e2056> {c185} @dt=0x558910d5ba80@(G/w32)
    1:2:1:1:1: CONCAT 0x558910d5b9c0 <e2048> {c185} @dt=0x558910d5ba80@(G/w32)
    1:2:1:1:1:1: REPLICATE 0x558910d5b390 <e2035> {c185} @dt=0x558910d5b450@(G/w28)
    1:2:1:1:1:1:1: CONST 0x558910d5b060 <e2023> {c185} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:1:1:1:1:2: CONST 0x558910d5ac60 <e2024> {c185} @dt=0x558910cfb160@(G/swu32/5)  ?32?sh1c
    1:2:1:1:1:2: CONST 0x558910d5b680 <e2036> {c185} @dt=0x558910d5b830@(G/w4)  4'h4
    1:2:1:1:2: CONST 0x558910d5bcb0 <e2049> {c185} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:1: PIN 0x558910d5c4c0 <e2061> {c186}  z -> VAR 0x558910d95310 <e20017#> {d4} @dt=0x558910d94e30@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x558910f24c00 <e21002#> {c186} @dt=0x558910d118d0@(nw32)  program_counter_plus_four_fetch [LV] => VAR 0x558910d11db0 <e20123#> {c35} @dt=0x558910d118d0@(nw32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x558910d5e350 <e2090> {c189}  program_counter_multiplexer -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d5d2d0 <e2072> {c190}  control -> VAR 0x558910efdc80 <e16643#> {k6} @dt=0x558910f21d00@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f24d20 <e21003#> {c190} @dt=0x558910d147d0@(nw1)  program_counter_source_decode [RV] <- VAR 0x558910d148b0 <e20150#> {c41} @dt=0x558910d147d0@(nw1)  program_counter_source_decode VAR
    1:2:1: PIN 0x558910d5d710 <e2077> {c191}  input_0 -> VAR 0x558910f21de0 <e16646#> {k7} @dt=0x558910f21f60@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f24e40 <e21004#> {c191} @dt=0x558910d118d0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x558910d11db0 <e20123#> {c35} @dt=0x558910d118d0@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x558910d5db60 <e2081> {c192}  input_1 -> VAR 0x558910f22580 <e16683#> {k8} @dt=0x558910f22700@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f24f60 <e21005#> {c192} @dt=0x558910d18fb0@(nw32)  program_counter_branch_decode [RV] <- VAR 0x558910d19490 <e20191#> {c57} @dt=0x558910d18fb0@(nw32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x558910d5df80 <e2085> {c193}  resolved -> VAR 0x558910f31c20 <e16720#> {k10} @dt=0x558910f22a80@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f25080 <e21006#> {c193} @dt=0x558910d13b70@(nw32)  program_counter_mux_1_out [LV] => VAR 0x558910d14050 <e20139#> {c37} @dt=0x558910d13b70@(nw32)  program_counter_mux_1_out VAR
    1:2: CELL 0x558910d60050 <e2118> {c196}  program_counter_multiplexer_two -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d5f070 <e2100> {c197}  control -> VAR 0x558910efdc80 <e16643#> {k6} @dt=0x558910f21d00@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f251a0 <e21007#> {c197} @dt=0x558910d48670@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x558910d48750 <e20853#> {c126} @dt=0x558910d48670@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x558910d5f4b0 <e2105> {c198}  input_0 -> VAR 0x558910f21de0 <e16646#> {k7} @dt=0x558910f21f60@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f252c0 <e21008#> {c198} @dt=0x558910d13b70@(nw32)  program_counter_mux_1_out [RV] <- VAR 0x558910d14050 <e20139#> {c37} @dt=0x558910d13b70@(nw32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x558910d5f880 <e2109> {c199}  input_1 -> VAR 0x558910f22580 <e16683#> {k8} @dt=0x558910f22700@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f253e0 <e21009#> {c199} @dt=0x558910d4a630@(nw32)  result_writeback [RV] <- VAR 0x558910d4aaf0 <e20864#> {c130} @dt=0x558910d4a630@(nw32)  result_writeback VAR
    1:2:1: PIN 0x558910d5fc80 <e2113> {c200}  resolved -> VAR 0x558910f31c20 <e16720#> {k10} @dt=0x558910f22a80@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f25500 <e21010#> {c200} @dt=0x558910d0f610@(nw32)  program_counter_prime [LV] => VAR 0x558910d0fad0 <e20107#> {c33} @dt=0x558910d0f610@(nw32)  program_counter_prime VAR
    1:2: CELL 0x558910d624d0 <e2151> {c203}  fetch_decode_register -> MODULE 0x558910ed6840 <e10639> {s1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x558910d60690 <e2120> {c204}  clk -> VAR 0x558910ed6cb0 <e15296#> {s3} @dt=0x558910ed6bd0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f25620 <e21011#> {c204} @dt=0x558910d0e490@(nw1)  internal_clk [RV] <- VAR 0x558910d0e570 <e20101#> {c27} @dt=0x558910d0e490@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558910d60a50 <e2125> {c205}  reset -> VAR 0x558910ed7b90 <e15305#> {s6} @dt=0x558910ed7ab0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558910f25740 <e21012#> {c205} @dt=0x558910cf75d0@(nw1)  reset [RV] <- VAR 0x558910cf7ee0 <e20038#> {c8} @dt=0x558910cf75d0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x558910d60e10 <e2129> {c206}  enable -> VAR 0x558910ed7150 <e15299#> {s4} @dt=0x558910ed7070@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x558910f25860 <e21013#> {c206} @dt=0x558910d4f9a0@(nw1)  stall_decode [RV] <- VAR 0x558910d4fa80 <e20907#> {c138} @dt=0x558910d4f9a0@(nw1)  stall_decode VAR
    1:2:1: PIN 0x558910d61290 <e2133> {c207}  clear -> VAR 0x558910ed7670 <e15302#> {s5} @dt=0x558910ed7590@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x558910f25980 <e21014#> {c207} @dt=0x558910d52fa0@(nw1)  flush_fetch_decode_register [RV] <- VAR 0x558910d53080 <e20935#> {c144} @dt=0x558910d52fa0@(nw1)  flush_fetch_decode_register VAR
    1:2:1: PIN 0x558910d61660 <e2137> {c208}  instruction_fetch -> VAR 0x558910ed8dd0 <e15308#> {s8} @dt=0x558910ed88d0@(nw32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x558910f25aa0 <e21015#> {c208} @dt=0x558910d12a30@(nw32)  instruction_fetch [RV] <- VAR 0x558910d12ef0 <e20131#> {c36} @dt=0x558910d12a30@(nw32)  instruction_fetch VAR
    1:2:1: PIN 0x558910d61ad0 <e2141> {c209}  program_counter_plus_four_fetch -> VAR 0x558910eda060 <e15316#> {s9} @dt=0x558910ed9b60@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x558910f25bc0 <e21016#> {c209} @dt=0x558910d118d0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x558910d11db0 <e20123#> {c35} @dt=0x558910d118d0@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x558910d61f20 <e2145> {c210}  instruction_decode -> VAR 0x558910edb390 <e15324#> {s11} @dt=0x558910edae90@(nw32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558910f25ce0 <e21017#> {c210} @dt=0x558910d1a110@(nw32)  instruction_decode [LV] => VAR 0x558910d1a5d0 <e20199#> {c58} @dt=0x558910d1a110@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x558910d62390 <e2149> {c211}  program_counter_plus_four_decode -> VAR 0x558910edc6c0 <e15332#> {s12} @dt=0x558910edc1c0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558910f25e00 <e21018#> {c211} @dt=0x558910d1b250@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x558910d1b730 <e20207#> {c59} @dt=0x558910d1b250@(nw32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x558910d65170 <e2192> {c214}  control_unit -> MODULE 0x558910ddd250 <e10627> {g1}  Control_Unit  L3
    1:2:1: PIN 0x558910d62b00 <e2153> {c215}  instruction -> VAR 0x558910de17d0 <e17463#> {g3} @dt=0x558910ddfed0@(nw32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x558910f25f20 <e21019#> {c215} @dt=0x558910d1a110@(nw32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e20199#> {c58} @dt=0x558910d1a110@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x558910d62f00 <e2158> {c216}  register_write -> VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26040 <e21020#> {c216} @dt=0x558910d14c10@(nw1)  register_write_decode [LV] => VAR 0x558910d14cf0 <e20153#> {c42} @dt=0x558910d14c10@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x558910d63390 <e2162> {c217}  memory_to_register -> VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26160 <e21021#> {c217} @dt=0x558910d15030@(nw1)  memory_to_register_decode [LV] => VAR 0x558910d15110 <e20156#> {c43} @dt=0x558910d15030@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x558910d63760 <e2166> {c218}  memory_write -> VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26280 <e21022#> {c218} @dt=0x558910d15470@(nw1)  memory_write_decode [LV] => VAR 0x558910d15550 <e20159#> {c44} @dt=0x558910d15470@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x558910d63b60 <e2170> {c219}  ALU_src_B -> VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x558910f263a0 <e21023#> {c219} @dt=0x558910d158d0@(nw1)  ALU_src_B_decode [LV] => VAR 0x558910d159b0 <e20162#> {c45} @dt=0x558910d158d0@(nw1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x558910d63ff0 <e2174> {c220}  register_destination -> VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x558910f264c0 <e21024#> {c220} @dt=0x558910d15cf0@(nw1)  register_destination_decode [LV] => VAR 0x558910d15dd0 <e20165#> {c46} @dt=0x558910d15cf0@(nw1)  register_destination_decode VAR
    1:2:1: PIN 0x558910d64350 <e2178> {c221}  branch -> VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x558910f265e0 <e21025#> {c221} @dt=0x558910d160f0@(nw1)  branch_decode [LV] => VAR 0x558910d161d0 <e20168#> {c47} @dt=0x558910d160f0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x558910d64810 <e2182> {c222}  hi_lo_register_write -> VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26700 <e21026#> {c222} @dt=0x558910d164f0@(nw1)  hi_lo_register_write_decode [LV] => VAR 0x558910d165d0 <e20171#> {c48} @dt=0x558910d164f0@(nw1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x558910d64be0 <e2186> {c223}  ALU_function -> VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26820 <e21027#> {c223} @dt=0x558910d17630@(nw6)  ALU_function_decode [LV] => VAR 0x558910d17af0 <e20177#> {c50} @dt=0x558910d17630@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x558910d65030 <e2190> {c224}  program_counter_multiplexer_jump -> VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26940 <e21028#> {c224} @dt=0x558910d17e70@(nw1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x558910d17f50 <e20185#> {c51} @dt=0x558910d17e70@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: CELL 0x558910d66e30 <e2220> {c227}  register_file_output_A_mux -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d65e20 <e2202> {c229}  control -> VAR 0x558910efdc80 <e16643#> {k6} @dt=0x558910f21d00@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f26a60 <e21029#> {c229} @dt=0x558910d4fe40@(nw1)  forward_A_decode [RV] <- VAR 0x558910d4ff20 <e20910#> {c139} @dt=0x558910d4fe40@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x558910d66270 <e2207> {c230}  input_0 -> VAR 0x558910f21de0 <e16646#> {k7} @dt=0x558910f21f60@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f26b80 <e21030#> {c230} @dt=0x558910d28ed0@(nw32)  register_file_output_A_decode [RV] <- VAR 0x558910d293b0 <e20608#> {c75} @dt=0x558910d28ed0@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x558910d66640 <e2211> {c231}  input_1 -> VAR 0x558910f22580 <e16683#> {k8} @dt=0x558910f22700@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f26ca0 <e21031#> {c231} @dt=0x558910d42830@(nw32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e20804#> {c116} @dt=0x558910d42830@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d66a60 <e2215> {c232}  resolved -> VAR 0x558910f31c20 <e16720#> {k10} @dt=0x558910f22a80@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26dc0 <e21032#> {c232} @dt=0x558910d2b170@(nw32)  register_file_output_A_resolved_decode [LV] => VAR 0x558910d2b650 <e20624#> {c77} @dt=0x558910d2b170@(nw32)  register_file_output_A_resolved_decode VAR
    1:2: CELL 0x558910d68b40 <e2248> {c235}  register_file_output_B_mux -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d67b30 <e2230> {c237}  control -> VAR 0x558910efdc80 <e16643#> {k6} @dt=0x558910f21d00@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f26ee0 <e21033#> {c237} @dt=0x558910d502d0@(nw1)  forward_B_decode [RV] <- VAR 0x558910d503b0 <e20913#> {c140} @dt=0x558910d502d0@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x558910d67f80 <e2235> {c238}  input_0 -> VAR 0x558910f21de0 <e16646#> {k7} @dt=0x558910f21f60@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f27000 <e21034#> {c238} @dt=0x558910d29ff0@(nw32)  register_file_output_B_decode [RV] <- VAR 0x558910d2a4d0 <e20616#> {c76} @dt=0x558910d29ff0@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x558910d68350 <e2239> {c239}  input_1 -> VAR 0x558910f22580 <e16683#> {k8} @dt=0x558910f22700@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f27120 <e21035#> {c239} @dt=0x558910d42830@(nw32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e20804#> {c116} @dt=0x558910d42830@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d68770 <e2243> {c240}  resolved -> VAR 0x558910f31c20 <e16720#> {k10} @dt=0x558910f22a80@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f27240 <e21036#> {c240} @dt=0x558910d2c350@(nw32)  register_file_output_B_resolved_decode [LV] => VAR 0x558910d2c830 <e20632#> {c78} @dt=0x558910d2c350@(nw32)  register_file_output_B_resolved_decode VAR
    1:2: CELL 0x558910d6a230 <e2269> {c243}  reg_output_comparator -> MODULE 0x558910e1aee0 <e10628> {h1}  Comparator  L3
    1:2:1: PIN 0x558910d69130 <e2250> {c244}  op -> VAR 0x558910e1c030 <e17216#> {h3} @dt=0x558910e1bbb0@(nw6)  op INPUT PORT
    1:2:1:1: VARREF 0x558910f27360 <e21037#> {c244} @dt=0x558910d1c370@(nw6)  op [RV] <- VAR 0x558910d1c850 <e20215#> {c61} @dt=0x558910d1c370@(nw6)  op VAR
    1:2:1: PIN 0x558910d694f0 <e2255> {c245}  rt -> VAR 0x558910e1d230 <e17224#> {h4} @dt=0x558910e1cd50@(nw5)  rt INPUT PORT
    1:2:1:1: VARREF 0x558910f27480 <e21038#> {c245} @dt=0x558910d21ab0@(nw5)  Rt_decode [RV] <- VAR 0x558910d21f90 <e20388#> {c66} @dt=0x558910d21ab0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x558910d69940 <e2259> {c246}  a -> VAR 0x558910e1e470 <e17232#> {h5} @dt=0x558910e1df90@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x558910f275a0 <e21039#> {c246} @dt=0x558910d2b170@(nw32)  register_file_output_A_resolved_decode [RV] <- VAR 0x558910d2b650 <e20624#> {c77} @dt=0x558910d2b170@(nw32)  register_file_output_A_resolved_decode VAR
    1:2:1: PIN 0x558910d69d60 <e2263> {c247}  b -> VAR 0x558910e1f6b0 <e17240#> {h6} @dt=0x558910e1f1d0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x558910f276c0 <e21040#> {c247} @dt=0x558910d2c350@(nw32)  register_file_output_B_resolved_decode [RV] <- VAR 0x558910d2c830 <e20632#> {c78} @dt=0x558910d2c350@(nw32)  register_file_output_B_resolved_decode VAR
    1:2:1: PIN 0x558910d6a0f0 <e2267> {c248}  c -> VAR 0x558910e1fbf0 <e17248#> {h7} @dt=0x558910e1fb10@(nw1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x558910f277e0 <e21041#> {c248} @dt=0x558910d168f0@(nw1)  equal_decode [LV] => VAR 0x558910d169d0 <e20174#> {c49} @dt=0x558910d168f0@(nw1)  equal_decode VAR
    1:2: CELL 0x558910cffd20 <e2282> {c251}  program_counter_source_and_gate_decode -> MODULE 0x558910dd3a00 <e10626> {f1}  And_Gate  L3
    1:2:1: PIN 0x558910cfdc00 <e2271> {c252}  input_A -> VAR 0x558910dd3f10 <e18915#> {f3} @dt=0x558910dd3e30@(nw1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x558910f27900 <e21042#> {c252} @dt=0x558910d160f0@(nw1)  branch_decode [RV] <- VAR 0x558910d161d0 <e20168#> {c47} @dt=0x558910d160f0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x558910cfe4e0 <e2276> {c253}  input_B -> VAR 0x558910dd4430 <e18918#> {f4} @dt=0x558910dd4350@(nw1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x558910f27a20 <e21043#> {c253} @dt=0x558910d168f0@(nw1)  equal_decode [RV] <- VAR 0x558910d169d0 <e20174#> {c49} @dt=0x558910d168f0@(nw1)  equal_decode VAR
    1:2:1: PIN 0x558910cfed20 <e2280> {c254}  output_C -> VAR 0x558910dd4990 <e18921#> {f6} @dt=0x558910dd48b0@(nw1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x558910f27b40 <e21044#> {c254} @dt=0x558910d147d0@(nw1)  program_counter_source_decode [LV] => VAR 0x558910d148b0 <e20150#> {c41} @dt=0x558910d147d0@(nw1)  program_counter_source_decode VAR
    1:2: CELL 0x558910d01cf0 <e2291> {c257}  sign_extender_decode -> MODULE 0x558910e86920 <e10635> {o1}  Sign_Extension  L3
    1:2:1: PIN 0x558910d007e0 <e2284> {c258}  short_input -> VAR 0x558910e87a10 <e16006#> {o3} @dt=0x558910e875d0@(nw16)  short_input INPUT PORT
    1:2:1:1: VARREF 0x558910f27c60 <e21045#> {c258} @dt=0x558910d25f30@(nw16)  immediate [RV] <- VAR 0x558910d26410 <e20545#> {c71} @dt=0x558910d25f30@(nw16)  immediate VAR
    1:2:1: PIN 0x558910d013b0 <e2289> {c259}  extended_output -> VAR 0x558910e88c50 <e16014#> {o4} @dt=0x558910e88750@(nw32)  extended_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f27d80 <e21046#> {c259} @dt=0x558910d2d4a0@(nw32)  sign_imm_decode [LV] => VAR 0x558910d2d980 <e20640#> {c79} @dt=0x558910d2d4a0@(nw32)  sign_imm_decode VAR
    1:2: CELL 0x558910d6a620 <e2300> {c262}  shifter_decode -> MODULE 0x558910e4df90 <e10630> {j1}  Left_Shift  L3
    1:2:1: PIN 0x558910d02870 <e2293> {c263}  shift_input -> VAR 0x558910e4f9f0 <e16893#> {j6} @dt=0x558910e4f510@(nw32)  shift_input INPUT PORT
    1:2:1:1: VARREF 0x558910f27ea0 <e21047#> {c263} @dt=0x558910d2d4a0@(nw32)  sign_imm_decode [RV] <- VAR 0x558910d2d980 <e20640#> {c79} @dt=0x558910d2d4a0@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x558910d6a520 <e2298> {c264}  shift_output -> VAR 0x558910e50c30 <e16901#> {j7} @dt=0x558910e50750@(nw32)  shift_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f27fc0 <e21048#> {c264} @dt=0x558910d27d90@(nw32)  shifter_output_decode [LV] => VAR 0x558910d28250 <e20600#> {c74} @dt=0x558910d27d90@(nw32)  shifter_output_decode VAR
    1:2: CELL 0x558910d6b0c0 <e2313> {c267}  adder_decode -> MODULE 0x558910d92680 <e10624> {d1}  Adder  L3
    1:2:1: PIN 0x558910d6a8c0 <e2302> {c268}  a -> VAR 0x558910d938f0 <e20001#> {d3} @dt=0x558910d93410@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x558910f280e0 <e21049#> {c268} @dt=0x558910d27d90@(nw32)  shifter_output_decode [RV] <- VAR 0x558910d28250 <e20600#> {c74} @dt=0x558910d27d90@(nw32)  shifter_output_decode VAR
    1:2:1: PIN 0x558910d6ac20 <e2307> {c269}  b -> VAR 0x558910d940d0 <e20009#> {d3} @dt=0x558910d93bf0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x558910f28200 <e21050#> {c269} @dt=0x558910d1b250@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x558910d1b730 <e20207#> {c59} @dt=0x558910d1b250@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x558910d6af80 <e2311> {c270}  z -> VAR 0x558910d95310 <e20017#> {d4} @dt=0x558910d94e30@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x558910f28320 <e21051#> {c270} @dt=0x558910d18fb0@(nw32)  program_counter_branch_decode [LV] => VAR 0x558910d19490 <e20191#> {c57} @dt=0x558910d18fb0@(nw32)  program_counter_branch_decode VAR
    1:2: CELL 0x558910d72d40 <e2438> {c273}  decode_execute_register -> MODULE 0x558910e93850 <e10637> {q1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x558910d6b560 <e2315> {c274}  clk -> VAR 0x558910e93cc0 <e15637#> {q3} @dt=0x558910e93be0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f28440 <e21052#> {c274} @dt=0x558910d0e490@(nw1)  internal_clk [RV] <- VAR 0x558910d0e570 <e20101#> {c27} @dt=0x558910d0e490@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558910d6b8e0 <e2320> {c275}  clear -> VAR 0x558910e940e0 <e15640#> {q4} @dt=0x558910e94000@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x558910f28560 <e21053#> {c275} @dt=0x558910d50760@(nw1)  flush_execute_register [RV] <- VAR 0x558910d50840 <e20916#> {c141} @dt=0x558910d50760@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x558910d6bc60 <e2324> {c276}  reset -> VAR 0x558910e94500 <e15643#> {q5} @dt=0x558910e94420@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558910f28680 <e21054#> {c276} @dt=0x558910cf75d0@(nw1)  reset [RV] <- VAR 0x558910cf7ee0 <e20038#> {c8} @dt=0x558910cf75d0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x558910d6c020 <e2328> {c277}  register_write_decode -> VAR 0x558910e94920 <e15646#> {q7} @dt=0x558910e94840@(nw1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f287a0 <e21055#> {c277} @dt=0x558910d14c10@(nw1)  register_write_decode [RV] <- VAR 0x558910d14cf0 <e20153#> {c42} @dt=0x558910d14c10@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x558910d6c3a0 <e2332> {c278}  memory_to_register_decode -> VAR 0x558910e94d80 <e15649#> {q8} @dt=0x558910e94ca0@(nw1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f288c0 <e21056#> {c278} @dt=0x558910d15030@(nw1)  memory_to_register_decode [RV] <- VAR 0x558910d15110 <e20156#> {c43} @dt=0x558910d15030@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x558910d6c760 <e2336> {c279}  memory_write_decode -> VAR 0x558910e955e0 <e15652#> {q9} @dt=0x558910e95140@(nw1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f289e0 <e21057#> {c279} @dt=0x558910d15470@(nw1)  memory_write_decode [RV] <- VAR 0x558910d15550 <e20159#> {c44} @dt=0x558910d15470@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x558910d6cb40 <e2340> {c280}  ALU_src_B_decode -> VAR 0x558910e95a60 <e15655#> {q10} @dt=0x558910e95980@(nw1)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f28b00 <e21058#> {c280} @dt=0x558910d158d0@(nw1)  ALU_src_B_decode [RV] <- VAR 0x558910d159b0 <e20162#> {c45} @dt=0x558910d158d0@(nw1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x558910d6cec0 <e2344> {c281}  register_destination_decode -> VAR 0x558910e95fc0 <e15658#> {q11} @dt=0x558910e95ee0@(nw1)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f28c20 <e21059#> {c281} @dt=0x558910d15cf0@(nw1)  register_destination_decode [RV] <- VAR 0x558910d15dd0 <e20165#> {c46} @dt=0x558910d15cf0@(nw1)  register_destination_decode VAR
    1:2:1: PIN 0x558910d6d220 <e2348> {c282}  hi_lo_register_write_decode -> VAR 0x558910e964e0 <e15661#> {q12} @dt=0x558910e96400@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f28d40 <e21060#> {c282} @dt=0x558910d164f0@(nw1)  hi_lo_register_write_decode [RV] <- VAR 0x558910d165d0 <e20171#> {c48} @dt=0x558910d164f0@(nw1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x558910d6d5e0 <e2352> {c283}  ALU_function_decode -> VAR 0x558910e97760 <e15664#> {q13} @dt=0x558910e97260@(nw6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f28e60 <e21061#> {c283} @dt=0x558910d17630@(nw6)  ALU_function_decode [RV] <- VAR 0x558910d17af0 <e20177#> {c50} @dt=0x558910d17630@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x558910d6d960 <e2356> {c284}  Rs_decode -> VAR 0x558910e989c0 <e15672#> {q14} @dt=0x558910e984c0@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f28f80 <e21062#> {c284} @dt=0x558910d1e890@(nw5)  Rs_decode [RV] <- VAR 0x558910d1ed70 <e20278#> {c63} @dt=0x558910d1e890@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x558910d6dcc0 <e2360> {c285}  Rt_decode -> VAR 0x558910e99c00 <e15680#> {q15} @dt=0x558910e99700@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f290a0 <e21063#> {c285} @dt=0x558910d21ab0@(nw5)  Rt_decode [RV] <- VAR 0x558910d21f90 <e20388#> {c66} @dt=0x558910d21ab0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x558910d6e020 <e2364> {c286}  Rd_decode -> VAR 0x558910e9ae40 <e15688#> {q16} @dt=0x558910e9a940@(nw5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f291c0 <e21064#> {c286} @dt=0x558910d24110@(nw5)  Rd_decode [RV] <- VAR 0x558910d245f0 <e20490#> {c69} @dt=0x558910d24110@(nw5)  Rd_decode VAR
    1:2:1: PIN 0x558910d6e380 <e2368> {c287}  sign_imm_decode -> VAR 0x558910e9c080 <e15696#> {q17} @dt=0x558910e9bb80@(nw32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f292e0 <e21065#> {c287} @dt=0x558910d2d4a0@(nw32)  sign_imm_decode [RV] <- VAR 0x558910d2d980 <e20640#> {c79} @dt=0x558910d2d4a0@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x558910d6e6e0 <e2372> {c288}  program_counter_multiplexer_jump_decode -> VAR 0x558910e9c5a0 <e15704#> {q18} @dt=0x558910e9c4c0@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f29400 <e21066#> {c288} @dt=0x558910d17e70@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x558910d17f50 <e20185#> {c51} @dt=0x558910d17e70@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x558910d6eb70 <e2376> {c290}  register_write_execute -> VAR 0x558910e9cb60 <e15707#> {q20} @dt=0x558910e9ca80@(nw1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29520 <e21067#> {c290} @dt=0x558910d31860@(nw1)  register_write_execute [LV] => VAR 0x558910d31940 <e20679#> {c90} @dt=0x558910d31860@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x558910d6f010 <e2380> {c291}  memory_to_register_execute -> VAR 0x558910e9d180 <e15710#> {q21} @dt=0x558910e9d0a0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29640 <e21068#> {c291} @dt=0x558910d2e2b0@(nw1)  memory_to_register_execute [LV] => VAR 0x558910d2e390 <e20651#> {c84} @dt=0x558910d2e2b0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x558910d6f430 <e2384> {c292}  memory_write_execute -> VAR 0x558910e9d740 <e15713#> {q22} @dt=0x558910e9d660@(nw1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29760 <e21069#> {c292} @dt=0x558910d2e720@(nw1)  memory_write_execute [LV] => VAR 0x558910d2e800 <e20654#> {c85} @dt=0x558910d2e720@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x558910d6f870 <e2388> {c293}  ALU_src_B_execute -> VAR 0x558910e9dd10 <e15716#> {q23} @dt=0x558910e9dc30@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29880 <e21070#> {c293} @dt=0x558910d2fd60@(nw1)  ALU_src_B_execute [LV] => VAR 0x558910d2fe40 <e20665#> {c87} @dt=0x558910d2fd60@(nw1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x558910d6fd10 <e2392> {c294}  register_destination_execute -> VAR 0x558910e9e330 <e15719#> {q24} @dt=0x558910e9e250@(nw1)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f299a0 <e21071#> {c294} @dt=0x558910d2ddf0@(nw1)  register_destination_execute [LV] => VAR 0x558910d2ded0 <e20648#> {c83} @dt=0x558910d2ddf0@(nw1)  register_destination_execute VAR
    1:2:1: PIN 0x558910d70190 <e2396> {c295}  hi_lo_register_write_execute -> VAR 0x558910e9e940 <e15722#> {q25} @dt=0x558910e9e860@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29ac0 <e21072#> {c295} @dt=0x558910d313f0@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x558910d314d0 <e20676#> {c89} @dt=0x558910d313f0@(nw1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x558910d705b0 <e2400> {c296}  ALU_function_execute -> VAR 0x558910e9fc20 <e15725#> {q26} @dt=0x558910e9f720@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29be0 <e21073#> {c296} @dt=0x558910d30af0@(nw6)  ALU_function_execute [LV] => VAR 0x558910d30fb0 <e20668#> {c88} @dt=0x558910d30af0@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x558910d70960 <e2404> {c297}  Rs_execute -> VAR 0x558910ea0e80 <e15733#> {q27} @dt=0x558910ea0980@(nw5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29d00 <e21074#> {c297} @dt=0x558910d3b890@(nw5)  Rs_execute [LV] => VAR 0x558910d3bd70 <e20749#> {c102} @dt=0x558910d3b890@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x558910d70d20 <e2408> {c298}  Rt_execute -> VAR 0x558910ea20f0 <e15741#> {q28} @dt=0x558910ea1bf0@(nw5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29e20 <e21075#> {c298} @dt=0x558910d3c9e0@(nw5)  Rt_execute [LV] => VAR 0x558910d3cec0 <e20757#> {c103} @dt=0x558910d3c9e0@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x558910d710e0 <e2412> {c299}  Rd_execute -> VAR 0x558910ea3360 <e15749#> {q29} @dt=0x558910ea2e60@(nw5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29f40 <e21076#> {c299} @dt=0x558910d3db30@(nw5)  Rd_execute [LV] => VAR 0x558910d3e010 <e20765#> {c104} @dt=0x558910d3db30@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x558910d71530 <e2416> {c300}  sign_imm_execute -> VAR 0x558910ea4660 <e15757#> {q30} @dt=0x558910ea4160@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2a060 <e21077#> {c300} @dt=0x558910d3ecf0@(nw32)  sign_imm_execute [LV] => VAR 0x558910d3f1b0 <e20773#> {c105} @dt=0x558910d3ecf0@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x558910d719e0 <e2420> {c301}  program_counter_multiplexer_jump_execute -> VAR 0x558910ea4c80 <e15765#> {q31} @dt=0x558910ea4ba0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2a180 <e21078#> {c301} @dt=0x558910d31d40@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x558910d31e20 <e20682#> {c91} @dt=0x558910d31d40@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x558910d71ee0 <e2424> {c303}  read_data_one_decode -> VAR 0x558910ea5fe0 <e15768#> {q34} @dt=0x558910ea5ae0@(nw32)  read_data_one_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f2a2a0 <e21079#> {c303} @dt=0x558910d28ed0@(nw32)  register_file_output_A_decode [RV] <- VAR 0x558910d293b0 <e20608#> {c75} @dt=0x558910d28ed0@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x558910d72340 <e2428> {c304}  read_data_two_decode -> VAR 0x558910ea72d0 <e15776#> {q35} @dt=0x558910ea6dd0@(nw32)  read_data_two_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f2a3c0 <e21080#> {c304} @dt=0x558910d29ff0@(nw32)  register_file_output_B_decode [RV] <- VAR 0x558910d2a4d0 <e20616#> {c76} @dt=0x558910d29ff0@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x558910d727a0 <e2432> {c305}  read_data_one_execute -> VAR 0x558910ea8600 <e15784#> {q37} @dt=0x558910ea8100@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2a4e0 <e21081#> {c305} @dt=0x558910d32b70@(nw32)  register_file_output_A_execute [LV] => VAR 0x558910d33050 <e20685#> {c94} @dt=0x558910d32b70@(nw32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x558910d72c00 <e2436> {c306}  read_data_two_execute -> VAR 0x558910ea9930 <e15792#> {q38} @dt=0x558910ea9430@(nw32)  read_data_two_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2a600 <e21082#> {c306} @dt=0x558910d33d50@(nw32)  register_file_output_B_execute [LV] => VAR 0x558910d34230 <e20693#> {c95} @dt=0x558910d33d50@(nw32)  register_file_output_B_execute VAR
    1:2: CELL 0x558910d74960 <e2466> {c309}  write_register_execute_mux -> MODULE 0x558910f32b70 <e14956> {k1}  MUX_2INPUT__B5  L3
    1:2:1: PIN 0x558910d73a40 <e2448> {c310}  control -> VAR 0x558910f33090 <e16768#> {k6} @dt=0x558910f33210@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f2a720 <e21083#> {c310} @dt=0x558910d2ddf0@(nw1)  register_destination_execute [RV] <- VAR 0x558910d2ded0 <e20648#> {c83} @dt=0x558910d2ddf0@(nw1)  register_destination_execute VAR
    1:2:1: PIN 0x558910d73da0 <e2453> {c311}  input_0 -> VAR 0x558910f332f0 <e16771#> {k7} @dt=0x558910f33470@(nw5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f2a840 <e21084#> {c311} @dt=0x558910d3c9e0@(nw5)  Rt_execute [RV] <- VAR 0x558910d3cec0 <e20757#> {c103} @dt=0x558910d3c9e0@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x558910d74160 <e2457> {c312}  input_1 -> VAR 0x558910f33b50 <e16808#> {k8} @dt=0x558910f33cd0@(nw5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2a960 <e21085#> {c312} @dt=0x558910d3db30@(nw5)  Rd_execute [RV] <- VAR 0x558910d3e010 <e20765#> {c104} @dt=0x558910d3db30@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x558910d74590 <e2461> {c313}  resolved -> VAR 0x558910f343b0 <e16845#> {k10} @dt=0x558910f34530@(nw5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2aa80 <e21086#> {c313} @dt=0x558910d2f4b0@(nw5)  write_register_execute [LV] => VAR 0x558910d2f970 <e20657#> {c86} @dt=0x558910d2f4b0@(nw5)  write_register_execute VAR
    1:2: CELL 0x558910d76e90 <e2502> {c316}  register_file_output_A_execute_mux -> MODULE 0x558910f353c0 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x558910d75660 <e2476> {c317}  control -> VAR 0x558910f35900 <e16433#> {l6} @dt=0x558910f35a80@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f2aba0 <e21087#> {c317} @dt=0x558910d514f0@(nw2)  forward_A_execute [RV] <- VAR 0x558910d519b0 <e20919#> {c142} @dt=0x558910d514f0@(nw2)  forward_A_execute VAR
    1:2:1: PIN 0x558910d75ab0 <e2481> {c318}  input_0 -> VAR 0x558910f35f80 <e16441#> {l7} @dt=0x558910f36100@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f2acc0 <e21088#> {c318} @dt=0x558910d32b70@(nw32)  register_file_output_A_execute [RV] <- VAR 0x558910d33050 <e20685#> {c94} @dt=0x558910d32b70@(nw32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x558910d75e80 <e2485> {c319}  input_1 -> VAR 0x558910f3bf70 <e16478#> {l8} @dt=0x558910dc1960@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2ade0 <e21089#> {c319} @dt=0x558910d4a630@(nw32)  result_writeback [RV] <- VAR 0x558910d4aaf0 <e20864#> {c130} @dt=0x558910d4a630@(nw32)  result_writeback VAR
    1:2:1: PIN 0x558910d76280 <e2489> {c320}  input_2 -> VAR 0x558910f3c4f0 <e16515#> {l9} @dt=0x558910daf5d0@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x558910f2af00 <e21090#> {c320} @dt=0x558910d42830@(nw32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e20804#> {c116} @dt=0x558910d42830@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d76680 <e2493> {c321}  input_3 -> VAR 0x558910f3ca70 <e16552#> {l10} @dt=0x558910da9230@(nw32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x558910f2b020 <e21091#> {c321} @dt=0x558910d4c990@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x558910d4ce50 <e20880#> {c132} @dt=0x558910d4c990@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x558910d76ac0 <e2497> {c323}  resolved -> VAR 0x558910f3cff0 <e16589#> {l12} @dt=0x558910f3d170@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2b140 <e21092#> {c323} @dt=0x558910d34ee0@(nw32)  source_A_ALU_execute [LV] => VAR 0x558910d353a0 <e20701#> {c96} @dt=0x558910d34ee0@(nw32)  source_A_ALU_execute VAR
    1:2: CELL 0x558910d793c0 <e2538> {c326}  register_file_output_B_execute_mux -> MODULE 0x558910f353c0 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x558910d77b90 <e2512> {c327}  control -> VAR 0x558910f35900 <e16433#> {l6} @dt=0x558910f35a80@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f2b260 <e21093#> {c327} @dt=0x558910d526a0@(nw2)  forward_B_execute [RV] <- VAR 0x558910d52b60 <e20927#> {c143} @dt=0x558910d526a0@(nw2)  forward_B_execute VAR
    1:2:1: PIN 0x558910d77fe0 <e2517> {c328}  input_0 -> VAR 0x558910f35f80 <e16441#> {l7} @dt=0x558910f36100@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f2b380 <e21094#> {c328} @dt=0x558910d33d50@(nw32)  register_file_output_B_execute [RV] <- VAR 0x558910d34230 <e20693#> {c95} @dt=0x558910d33d50@(nw32)  register_file_output_B_execute VAR
    1:2:1: PIN 0x558910d783b0 <e2521> {c329}  input_1 -> VAR 0x558910f3bf70 <e16478#> {l8} @dt=0x558910dc1960@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2b4a0 <e21095#> {c329} @dt=0x558910d4a630@(nw32)  result_writeback [RV] <- VAR 0x558910d4aaf0 <e20864#> {c130} @dt=0x558910d4a630@(nw32)  result_writeback VAR
    1:2:1: PIN 0x558910d787b0 <e2525> {c330}  input_2 -> VAR 0x558910f3c4f0 <e16515#> {l9} @dt=0x558910daf5d0@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x558910f2b5c0 <e21096#> {c330} @dt=0x558910d42830@(nw32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e20804#> {c116} @dt=0x558910d42830@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d78bb0 <e2529> {c331}  input_3 -> VAR 0x558910f3ca70 <e16552#> {l10} @dt=0x558910da9230@(nw32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x558910f2b6e0 <e21097#> {c331} @dt=0x558910d4b7e0@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x558910d4bca0 <e20872#> {c131} @dt=0x558910d4b7e0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x558910d78ff0 <e2533> {c333}  resolved -> VAR 0x558910f3cff0 <e16589#> {l12} @dt=0x558910f3d170@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2b800 <e21098#> {c333} @dt=0x558910d37240@(nw32)  write_data_execute [LV] => VAR 0x558910d37700 <e20717#> {c98} @dt=0x558910d37240@(nw32)  write_data_execute VAR
    1:2: CELL 0x558910d7b0c0 <e2566> {c336}  source_B_ALU_mux -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d7a0b0 <e2548> {c337}  control -> VAR 0x558910efdc80 <e16643#> {k6} @dt=0x558910f21d00@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f2b920 <e21099#> {c337} @dt=0x558910d2fd60@(nw1)  ALU_src_B_execute [RV] <- VAR 0x558910d2fe40 <e20665#> {c87} @dt=0x558910d2fd60@(nw1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x558910d7a4b0 <e2553> {c338}  input_0 -> VAR 0x558910f21de0 <e16646#> {k7} @dt=0x558910f21f60@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f2ba40 <e21100#> {c338} @dt=0x558910d37240@(nw32)  write_data_execute [RV] <- VAR 0x558910d37700 <e20717#> {c98} @dt=0x558910d37240@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x558910d7a8b0 <e2557> {c339}  input_1 -> VAR 0x558910f22580 <e16683#> {k8} @dt=0x558910f22700@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2bb60 <e21101#> {c339} @dt=0x558910d3ecf0@(nw32)  sign_imm_execute [RV] <- VAR 0x558910d3f1b0 <e20773#> {c105} @dt=0x558910d3ecf0@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x558910d7acf0 <e2561> {c341}  resolved -> VAR 0x558910f31c20 <e16720#> {k10} @dt=0x558910f22a80@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2bc80 <e21102#> {c341} @dt=0x558910d36090@(nw32)  source_B_ALU_execute [LV] => VAR 0x558910d36550 <e20709#> {c97} @dt=0x558910d36090@(nw32)  source_B_ALU_execute VAR
    1:2: CELL 0x558910d7cc40 <e2591> {c344}  alu -> MODULE 0x558910d9bde0 <e10625> {e2}  ALU  L3
    1:2:1: PIN 0x558910d7b6c0 <e2568> {c345}  ALU_operation -> VAR 0x558910d9cd90 <e18928#> {e4} @dt=0x558910d9c890@(nw6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x558910f2bda0 <e21103#> {c345} @dt=0x558910d30af0@(nw6)  ALU_function_execute [RV] <- VAR 0x558910d30fb0 <e20668#> {c88} @dt=0x558910d30af0@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x558910d7bac0 <e2573> {c346}  input_1 -> VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2bec0 <e21104#> {c346} @dt=0x558910d34ee0@(nw32)  source_A_ALU_execute [RV] <- VAR 0x558910d353a0 <e20701#> {c96} @dt=0x558910d34ee0@(nw32)  source_A_ALU_execute VAR
    1:2:1: PIN 0x558910d7bec0 <e2577> {c347}  input_2 -> VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x558910f2bfe0 <e21105#> {c347} @dt=0x558910d36090@(nw32)  source_B_ALU_execute [RV] <- VAR 0x558910d36550 <e20709#> {c97} @dt=0x558910d36090@(nw32)  source_B_ALU_execute VAR
    1:2:1: PIN 0x558910d7c300 <e2581> {c349}  ALU_output -> VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2c100 <e21106#> {c349} @dt=0x558910d383f0@(nw32)  ALU_output_execute [LV] => VAR 0x558910d388b0 <e20725#> {c99} @dt=0x558910d383f0@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x558910d7c700 <e2585> {c350}  ALU_HI_output -> VAR 0x558910da15d0 <e18960#> {e9} @dt=0x558910da10d0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2c220 <e21107#> {c350} @dt=0x558910d395a0@(nw32)  ALU_HI_output_execute [LV] => VAR 0x558910d39a60 <e20733#> {c100} @dt=0x558910d395a0@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x558910d7cb00 <e2589> {c351}  ALU_LO_output -> VAR 0x558910da2850 <e18968#> {e10} @dt=0x558910da2370@(nw32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2c340 <e21108#> {c351} @dt=0x558910d3a750@(nw32)  ALU_LO_output_execute [LV] => VAR 0x558910d3ac10 <e20741#> {c101} @dt=0x558910d3a750@(nw32)  ALU_LO_output_execute VAR
    1:2: CELL 0x558910d82e60 <e2680> {c354}  execute_memory_register -> MODULE 0x558910ebbfb0 <e10638> {r1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x558910d7d1d0 <e2593> {c355}  clk -> VAR 0x558910ebc420 <e15374#> {r3} @dt=0x558910ebc340@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f2c460 <e21109#> {c355} @dt=0x558910d0e490@(nw1)  internal_clk [RV] <- VAR 0x558910d0e570 <e20101#> {c27} @dt=0x558910d0e490@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558910d7d590 <e2598> {c356}  reset -> VAR 0x558910ebc840 <e15377#> {r4} @dt=0x558910ebc760@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558910f2c580 <e21110#> {c356} @dt=0x558910cf75d0@(nw1)  reset [RV] <- VAR 0x558910cf7ee0 <e20038#> {c8} @dt=0x558910cf75d0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x558910d7d9c0 <e2602> {c357}  register_write_execute -> VAR 0x558910ebcc80 <e15380#> {r7} @dt=0x558910ebcba0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2c6a0 <e21111#> {c357} @dt=0x558910d31860@(nw1)  register_write_execute [RV] <- VAR 0x558910d31940 <e20679#> {c90} @dt=0x558910d31860@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x558910d7de60 <e2606> {c358}  memory_to_register_execute -> VAR 0x558910ebd0e0 <e15383#> {r8} @dt=0x558910ebd000@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2c7c0 <e21112#> {c358} @dt=0x558910d2e2b0@(nw1)  memory_to_register_execute [RV] <- VAR 0x558910d2e390 <e20651#> {c84} @dt=0x558910d2e2b0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x558910d7e280 <e2610> {c359}  memory_write_execute -> VAR 0x558910ebd540 <e15386#> {r9} @dt=0x558910ebd460@(nw1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2c8e0 <e21113#> {c359} @dt=0x558910d2e720@(nw1)  memory_write_execute [RV] <- VAR 0x558910d2e800 <e20654#> {c85} @dt=0x558910d2e720@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x558910d7e720 <e2614> {c360}  hi_lo_register_write_execute -> VAR 0x558910ebd9e0 <e15389#> {r10} @dt=0x558910ebd900@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2ca00 <e21114#> {c360} @dt=0x558910d313f0@(nw1)  hi_lo_register_write_execute [RV] <- VAR 0x558910d314d0 <e20676#> {c89} @dt=0x558910d313f0@(nw1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x558910d7ebb0 <e2618> {c361}  program_counter_multiplexer_jump_execute -> VAR 0x558910ebdfc0 <e15392#> {r11} @dt=0x558910ebdee0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2cb20 <e21115#> {c361} @dt=0x558910d31d40@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x558910d31e20 <e20682#> {c91} @dt=0x558910d31d40@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x558910d7f040 <e2622> {c363}  register_write_memory -> VAR 0x558910ebe600 <e15395#> {r13} @dt=0x558910ebe520@(nw1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2cc40 <e21116#> {c363} @dt=0x558910d3f5e0@(nw1)  register_write_memory [LV] => VAR 0x558910d3f6c0 <e20781#> {c108} @dt=0x558910d3f5e0@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x558910d7f4e0 <e2626> {c364}  memory_to_register_memory -> VAR 0x558910ebec20 <e15398#> {r14} @dt=0x558910ebeb40@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2cd60 <e21117#> {c364} @dt=0x558910d40c70@(nw1)  memory_to_register_memory [LV] => VAR 0x558910d40d50 <e20792#> {c110} @dt=0x558910d40c70@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x558910d7f900 <e2630> {c365}  memory_write_memory -> VAR 0x558910ebf1e0 <e15401#> {r15} @dt=0x558910ebf100@(nw1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2ce80 <e21118#> {c365} @dt=0x558910d410e0@(nw1)  memory_write_memory [LV] => VAR 0x558910d411c0 <e20795#> {c111} @dt=0x558910d410e0@(nw1)  memory_write_memory VAR
    1:2:1: PIN 0x558910d7fda0 <e2634> {c366}  hi_lo_register_write_memory -> VAR 0x558910ebf800 <e15404#> {r16} @dt=0x558910ebf720@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2cfa0 <e21119#> {c366} @dt=0x558910d415c0@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x558910d416a0 <e20798#> {c112} @dt=0x558910d415c0@(nw1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x558910d801f0 <e2638> {c367}  program_counter_multiplexer_jump_memory -> VAR 0x558910ebfde0 <e15407#> {r17} @dt=0x558910ebfd00@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2d0c0 <e21120#> {c367} @dt=0x558910d41a50@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x558910d41b30 <e20801#> {c113} @dt=0x558910d41a50@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x558910d80680 <e2642> {c370}  ALU_output_execute -> VAR 0x558910ec1130 <e15410#> {r20} @dt=0x558910ec0c30@(nw32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2d1e0 <e21121#> {c370} @dt=0x558910d383f0@(nw32)  ALU_output_execute [RV] <- VAR 0x558910d388b0 <e20725#> {c99} @dt=0x558910d383f0@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x558910d80ac0 <e2646> {c371}  ALU_HI_output_execute -> VAR 0x558910ec2420 <e15418#> {r21} @dt=0x558910ec1f20@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2d300 <e21122#> {c371} @dt=0x558910d395a0@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x558910d39a60 <e20733#> {c100} @dt=0x558910d395a0@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x558910d80f00 <e2650> {c372}  ALU_LO_output_execute -> VAR 0x558910ec3710 <e15426#> {r22} @dt=0x558910ec3210@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2d420 <e21123#> {c372} @dt=0x558910d3a750@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x558910d3ac10 <e20741#> {c101} @dt=0x558910d3a750@(nw32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x558910d81340 <e2654> {c373}  write_data_execute -> VAR 0x558910ec4a00 <e15434#> {r23} @dt=0x558910ec4500@(nw32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2d540 <e21124#> {c373} @dt=0x558910d37240@(nw32)  write_data_execute [RV] <- VAR 0x558910d37700 <e20717#> {c98} @dt=0x558910d37240@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x558910d81780 <e2658> {c374}  write_register_execute -> VAR 0x558910ec5cf0 <e15442#> {r24} @dt=0x558910ec57f0@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2d660 <e21125#> {c374} @dt=0x558910d2f4b0@(nw5)  write_register_execute [RV] <- VAR 0x558910d2f970 <e20657#> {c86} @dt=0x558910d2f4b0@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x558910d81c00 <e2662> {c376}  ALU_output_memory -> VAR 0x558910ec7020 <e15450#> {r26} @dt=0x558910ec6b20@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2d780 <e21126#> {c376} @dt=0x558910d42830@(nw32)  ALU_output_memory [LV] => VAR 0x558910d42cf0 <e20804#> {c116} @dt=0x558910d42830@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d82040 <e2666> {c377}  ALU_HI_output_memory -> VAR 0x558910ec8310 <e15458#> {r27} @dt=0x558910ec7e10@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2d8a0 <e21127#> {c377} @dt=0x558910d439e0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x558910d43ea0 <e20812#> {c117} @dt=0x558910d439e0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x558910d82480 <e2670> {c378}  ALU_LO_output_memory -> VAR 0x558910ec9600 <e15466#> {r28} @dt=0x558910ec9100@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2d9c0 <e21128#> {c378} @dt=0x558910d44b90@(nw32)  ALU_LO_output_memory [LV] => VAR 0x558910d45050 <e20820#> {c118} @dt=0x558910d44b90@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x558910d828c0 <e2674> {c379}  write_data_memory -> VAR 0x558910eca8f0 <e15474#> {r29} @dt=0x558910eca3f0@(nw32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2dae0 <e21129#> {c379} @dt=0x558910d46ef0@(nw32)  write_data_memory [LV] => VAR 0x558910d473b0 <e20836#> {c120} @dt=0x558910d46ef0@(nw32)  write_data_memory VAR
    1:2:1: PIN 0x558910d82d00 <e2678> {c380}  write_register_memory -> VAR 0x558910ecbc20 <e15482#> {r30} @dt=0x558910ecb720@(nw5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2dc00 <e21130#> {c380} @dt=0x558910d40370@(nw5)  write_register_memory [LV] => VAR 0x558910d40830 <e20784#> {c109} @dt=0x558910d40370@(nw5)  write_register_memory VAR
    1:2: CELL 0x558910d88180 <e2761> {c384}  memory_writeback_register -> MODULE 0x558910ee6660 <e10640> {t1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x558910d83480 <e2682> {c385}  clk -> VAR 0x558910ee6ad0 <e15125#> {t3} @dt=0x558910ee69f0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f2dd20 <e21131#> {c385} @dt=0x558910d0e490@(nw1)  internal_clk [RV] <- VAR 0x558910d0e570 <e20101#> {c27} @dt=0x558910d0e490@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558910d83810 <e2687> {c386}  reset -> VAR 0x558910ee6ef0 <e15128#> {t4} @dt=0x558910ee6e10@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558910f2de40 <e21132#> {c386} @dt=0x558910cf75d0@(nw1)  reset [RV] <- VAR 0x558910cf7ee0 <e20038#> {c8} @dt=0x558910cf75d0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x558910d83c60 <e2691> {c387}  register_write_memory -> VAR 0x558910ee7340 <e15131#> {t6} @dt=0x558910ee7260@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2df60 <e21133#> {c387} @dt=0x558910d3f5e0@(nw1)  register_write_memory [RV] <- VAR 0x558910d3f6c0 <e20781#> {c108} @dt=0x558910d3f5e0@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x558910d84100 <e2695> {c388}  memory_to_register_memory -> VAR 0x558910ee7820 <e15134#> {t7} @dt=0x558910ee7740@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2e080 <e21134#> {c388} @dt=0x558910d40c70@(nw1)  memory_to_register_memory [RV] <- VAR 0x558910d40d50 <e20792#> {c110} @dt=0x558910d40c70@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x558910d84580 <e2699> {c389}  hi_lo_register_write_memory -> VAR 0x558910ee7d30 <e15137#> {t8} @dt=0x558910ee7c50@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2e1a0 <e21135#> {c389} @dt=0x558910d415c0@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x558910d416a0 <e20798#> {c112} @dt=0x558910d415c0@(nw1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x558910d849d0 <e2703> {c390}  program_counter_multiplexer_jump_memory -> VAR 0x558910ee8210 <e15140#> {t9} @dt=0x558910ee8130@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2e2c0 <e21136#> {c390} @dt=0x558910d41a50@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x558910d41b30 <e20801#> {c113} @dt=0x558910d41a50@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x558910d84e80 <e2707> {c391}  register_write_writeback -> VAR 0x558910ee8850 <e15143#> {t11} @dt=0x558910ee8770@(nw1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2e3e0 <e21137#> {c391} @dt=0x558910d47830@(nw1)  register_write_writeback [LV] => VAR 0x558910d47910 <e20844#> {c123} @dt=0x558910d47830@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x558910d850a0 <e2711> {c392}  memory_to_register_writeback -> VAR 0x558910ee8e60 <e15146#> {t12} @dt=0x558910ee8d80@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2e500 <e21138#> {c392} @dt=0x558910d481b0@(nw1)  memory_to_register_writeback [LV] => VAR 0x558910d48290 <e20850#> {c125} @dt=0x558910d481b0@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x558910d85280 <e2715> {c393}  hi_lo_register_write_writeback -> VAR 0x558910ee9470 <e15149#> {t13} @dt=0x558910ee9390@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2e620 <e21139#> {c393} @dt=0x558910d47cf0@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x558910d47dd0 <e20847#> {c124} @dt=0x558910d47cf0@(nw1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x558910d85690 <e2719> {c394}  program_counter_multiplexer_jump_writeback -> VAR 0x558910ee9a80 <e15152#> {t14} @dt=0x558910ee99a0@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2e740 <e21140#> {c394} @dt=0x558910d48670@(nw1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x558910d48750 <e20853#> {c126} @dt=0x558910d48670@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x558910d85ac0 <e2723> {c397}  ALU_output_memory -> VAR 0x558910eeadc0 <e15155#> {t17} @dt=0x558910eea8c0@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2e860 <e21141#> {c397} @dt=0x558910d42830@(nw32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e20804#> {c116} @dt=0x558910d42830@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d85e80 <e2727> {c398}  write_register_memory -> VAR 0x558910eec0b0 <e15163#> {t18} @dt=0x558910eebbb0@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2e980 <e21142#> {c398} @dt=0x558910d40370@(nw5)  write_register_memory [RV] <- VAR 0x558910d40830 <e20784#> {c109} @dt=0x558910d40370@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x558910d86240 <e2731> {c399}  ALU_HI_output_memory -> VAR 0x558910eed3a0 <e15171#> {t19} @dt=0x558910eecea0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2eaa0 <e21143#> {c399} @dt=0x558910d439e0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x558910d43ea0 <e20812#> {c117} @dt=0x558910d439e0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x558910d86620 <e2735> {c400}  ALU_LO_output_memory -> VAR 0x558910eee540 <e15179#> {t20} @dt=0x558910eee0c0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2ebc0 <e21144#> {c400} @dt=0x558910d44b90@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x558910d45050 <e20820#> {c118} @dt=0x558910d44b90@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x558910d86a60 <e2739> {c401}  read_data_memory -> VAR 0x558910eef6a0 <e15187#> {t21} @dt=0x558910eef1a0@(nw32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2ece0 <e21145#> {c401} @dt=0x558910d45d40@(nw32)  read_data_memory [RV] <- VAR 0x558910d46200 <e20828#> {c119} @dt=0x558910d45d40@(nw32)  read_data_memory VAR
    1:2:1: PIN 0x558910d86ea0 <e2743> {c402}  ALU_output_writeback -> VAR 0x558910ef09d0 <e15195#> {t23} @dt=0x558910ef04d0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2ee00 <e21146#> {c402} @dt=0x558910d4db40@(nw32)  ALU_output_writeback [LV] => VAR 0x558910d4e000 <e20888#> {c133} @dt=0x558910d4db40@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x558910d87340 <e2747> {c403}  write_register_writeback -> VAR 0x558910ef1cf0 <e15203#> {t24} @dt=0x558910ef17f0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2ef20 <e21147#> {c403} @dt=0x558910d494a0@(nw5)  write_register_writeback [LV] => VAR 0x558910d49980 <e20856#> {c129} @dt=0x558910d494a0@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x558910d87760 <e2751> {c404}  ALU_HI_output_writeback -> VAR 0x558910ef2ff0 <e15211#> {t25} @dt=0x558910ef2af0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2f040 <e21148#> {c404} @dt=0x558910d4b7e0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x558910d4bca0 <e20872#> {c131} @dt=0x558910d4b7e0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x558910d87ba0 <e2755> {c405}  ALU_LO_output_writeback -> VAR 0x558910ef42e0 <e15219#> {t26} @dt=0x558910ef3de0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2f160 <e21149#> {c405} @dt=0x558910d4c990@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x558910d4ce50 <e20880#> {c132} @dt=0x558910d4c990@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x558910d87fe0 <e2759> {c406}  read_data_writeback -> VAR 0x558910ef55d0 <e15227#> {t27} @dt=0x558910ef50d0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2f280 <e21150#> {c406} @dt=0x558910d4ecf0@(nw32)  read_data_writeback [LV] => VAR 0x558910d4f1b0 <e20896#> {c134} @dt=0x558910d4ecf0@(nw32)  read_data_writeback VAR
    1:2: CELL 0x558910d89e50 <e2789> {c410}  writeback_mux -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d88eb0 <e2771> {c411}  control -> VAR 0x558910efdc80 <e16643#> {k6} @dt=0x558910f21d00@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f2f3a0 <e21151#> {c411} @dt=0x558910d481b0@(nw1)  memory_to_register_writeback [RV] <- VAR 0x558910d48290 <e20850#> {c125} @dt=0x558910d481b0@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x558910d89280 <e2776> {c412}  input_0 -> VAR 0x558910f21de0 <e16646#> {k7} @dt=0x558910f21f60@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f2f4c0 <e21152#> {c412} @dt=0x558910d4db40@(nw32)  ALU_output_writeback [RV] <- VAR 0x558910d4e000 <e20888#> {c133} @dt=0x558910d4db40@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x558910d89680 <e2780> {c413}  input_1 -> VAR 0x558910f22580 <e16683#> {k8} @dt=0x558910f22700@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2f5e0 <e21153#> {c413} @dt=0x558910d4ecf0@(nw32)  read_data_writeback [RV] <- VAR 0x558910d4f1b0 <e20896#> {c134} @dt=0x558910d4ecf0@(nw32)  read_data_writeback VAR
    1:2:1: PIN 0x558910d89a80 <e2784> {c414}  resolved -> VAR 0x558910f31c20 <e16720#> {k10} @dt=0x558910f22a80@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2f700 <e21154#> {c414} @dt=0x558910d4a630@(nw32)  result_writeback [LV] => VAR 0x558910d4aaf0 <e20864#> {c130} @dt=0x558910d4a630@(nw32)  result_writeback VAR
    1:2: CELL 0x558910d8f8a0 <e2874> {c416}  hazard_unit -> MODULE 0x558910e2fb20 <e10629> {i1}  Hazard_Unit  L3
    1:2:1: PIN 0x558910d8a360 <e2791> {c417}  branch_decode -> VAR 0x558910e2ff90 <e16920#> {i2} @dt=0x558910e2feb0@(nw1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f2f820 <e21155#> {c417} @dt=0x558910d160f0@(nw1)  branch_decode [RV] <- VAR 0x558910d161d0 <e20168#> {c47} @dt=0x558910d160f0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x558910d8a720 <e2796> {c418}  Rs_decode -> VAR 0x558910e30e90 <e16923#> {i3} @dt=0x558910e309b0@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f2f940 <e21156#> {c418} @dt=0x558910d1e890@(nw5)  Rs_decode [RV] <- VAR 0x558910d1ed70 <e20278#> {c63} @dt=0x558910d1e890@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x558910d8aae0 <e2800> {c419}  Rt_decode -> VAR 0x558910e32090 <e16931#> {i4} @dt=0x558910e31bb0@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f2fa60 <e21157#> {c419} @dt=0x558910d21ab0@(nw5)  Rt_decode [RV] <- VAR 0x558910d21f90 <e20388#> {c66} @dt=0x558910d21ab0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x558910d8aea0 <e2804> {c420}  Rs_execute -> VAR 0x558910e332d0 <e16939#> {i5} @dt=0x558910e32df0@(nw5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2fb80 <e21158#> {c420} @dt=0x558910d3b890@(nw5)  Rs_execute [RV] <- VAR 0x558910d3bd70 <e20749#> {c102} @dt=0x558910d3b890@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x558910d8b260 <e2808> {c421}  Rt_execute -> VAR 0x558910e34510 <e16947#> {i6} @dt=0x558910e34030@(nw5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2fca0 <e21159#> {c421} @dt=0x558910d3c9e0@(nw5)  Rt_execute [RV] <- VAR 0x558910d3cec0 <e20757#> {c103} @dt=0x558910d3c9e0@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x558910d8b6b0 <e2812> {c422}  write_register_execute -> VAR 0x558910e357b0 <e16955#> {i7} @dt=0x558910e352b0@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2fdc0 <e21160#> {c422} @dt=0x558910d2f4b0@(nw5)  write_register_execute [RV] <- VAR 0x558910d2f970 <e20657#> {c86} @dt=0x558910d2f4b0@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x558910d8bb50 <e2816> {c423}  memory_to_register_execute -> VAR 0x558910e35d10 <e16963#> {i8} @dt=0x558910e35c30@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2fee0 <e21161#> {c423} @dt=0x558910d2e2b0@(nw1)  memory_to_register_execute [RV] <- VAR 0x558910d2e390 <e20651#> {c84} @dt=0x558910d2e2b0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x558910d8bf70 <e2820> {c424}  register_write_execute -> VAR 0x558910e36270 <e16966#> {i9} @dt=0x558910e36190@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f30000 <e21162#> {c424} @dt=0x558910d31860@(nw1)  register_write_execute [RV] <- VAR 0x558910d31940 <e20679#> {c90} @dt=0x558910d31860@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x558910d8c3b0 <e2824> {c425}  write_register_memory -> VAR 0x558910e37530 <e16969#> {i10} @dt=0x558910e37030@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f30120 <e21163#> {c425} @dt=0x558910d40370@(nw5)  write_register_memory [RV] <- VAR 0x558910d40830 <e20784#> {c109} @dt=0x558910d40370@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x558910d8c850 <e2828> {c426}  memory_to_register_memory -> VAR 0x558910e37a90 <e16977#> {i11} @dt=0x558910e379b0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f30240 <e21164#> {c426} @dt=0x558910d40c70@(nw1)  memory_to_register_memory [RV] <- VAR 0x558910d40d50 <e20792#> {c110} @dt=0x558910d40c70@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x558910d8cc70 <e2832> {c427}  register_write_memory -> VAR 0x558910e37ff0 <e16980#> {i12} @dt=0x558910e37f10@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f30360 <e21165#> {c427} @dt=0x558910d3f5e0@(nw1)  register_write_memory [RV] <- VAR 0x558910d3f6c0 <e20781#> {c108} @dt=0x558910d3f5e0@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x558910d8d110 <e2836> {c428}  write_register_writeback -> VAR 0x558910e39250 <e16983#> {i13} @dt=0x558910e38d70@(nw5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x558910f30480 <e21166#> {c428} @dt=0x558910d494a0@(nw5)  write_register_writeback [RV] <- VAR 0x558910d49980 <e20856#> {c129} @dt=0x558910d494a0@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x558910d8d590 <e2840> {c429}  register_write_writeback -> VAR 0x558910e39850 <e16991#> {i14} @dt=0x558910e39770@(nw1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x558910f305a0 <e21167#> {c429} @dt=0x558910d47830@(nw1)  register_write_writeback [RV] <- VAR 0x558910d47910 <e20844#> {c123} @dt=0x558910d47830@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x558910d8da20 <e2844> {c430}  program_counter_multiplexer_jump_writeback -> VAR 0x558910e39e60 <e16994#> {i15} @dt=0x558910e39d80@(nw1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:1:1: VARREF 0x558910f306c0 <e21168#> {c430} @dt=0x558910d48670@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x558910d48750 <e20853#> {c126} @dt=0x558910d48670@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x558910d8dde0 <e2848> {c431}  stall_fetch -> VAR 0x558910e3a430 <e16997#> {i17} @dt=0x558910e3a350@(nw1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x558910f307e0 <e21169#> {c431} @dt=0x558910d4f570@(nw1)  stall_fetch [LV] => VAR 0x558910d4f650 <e20904#> {c137} @dt=0x558910d4f570@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x558910d8e1a0 <e2852> {c432}  stall_decode -> VAR 0x558910e3a980 <e17000#> {i18} @dt=0x558910e3a8a0@(nw1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30900 <e21170#> {c432} @dt=0x558910d4f9a0@(nw1)  stall_decode [LV] => VAR 0x558910d4fa80 <e20907#> {c138} @dt=0x558910d4f9a0@(nw1)  stall_decode VAR
    1:2:1: PIN 0x558910d8e600 <e2856> {c433}  forward_register_file_output_1_decode -> VAR 0x558910e3af60 <e17003#> {i19} @dt=0x558910e3ae80@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30a20 <e21171#> {c433} @dt=0x558910d4fe40@(nw1)  forward_A_decode [LV] => VAR 0x558910d4ff20 <e20910#> {c139} @dt=0x558910d4fe40@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x558910d8ea60 <e2860> {c434}  forward_register_file_output_2_decode -> VAR 0x558910e3b570 <e17006#> {i20} @dt=0x558910e3b490@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30b40 <e21172#> {c434} @dt=0x558910d502d0@(nw1)  forward_B_decode [LV] => VAR 0x558910d503b0 <e20913#> {c140} @dt=0x558910d502d0@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x558910d8eeb0 <e2864> {c435}  flush_execute_register -> VAR 0x558910e3bb60 <e17009#> {i21} @dt=0x558910e3ba80@(nw1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30c60 <e21173#> {c435} @dt=0x558910d50760@(nw1)  flush_execute_register [LV] => VAR 0x558910d50840 <e20916#> {c141} @dt=0x558910d50760@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x558910d8f300 <e2868> {c436}  forward_register_file_output_1_execute -> VAR 0x558910e3ce50 <e17012#> {i22} @dt=0x558910e3c970@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30d80 <e21174#> {c436} @dt=0x558910d514f0@(nw2)  forward_A_execute [LV] => VAR 0x558910d519b0 <e20919#> {c142} @dt=0x558910d514f0@(nw2)  forward_A_execute VAR
    1:2:1: PIN 0x558910d8f760 <e2872> {c437}  forward_register_file_output_2_execute -> VAR 0x558910e3e180 <e17020#> {i23} @dt=0x558910e3dca0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30ea0 <e21175#> {c437} @dt=0x558910d526a0@(nw2)  forward_B_execute [LV] => VAR 0x558910d52b60 <e20927#> {c143} @dt=0x558910d526a0@(nw2)  forward_B_execute VAR
    1:2: CELL 0x558910d90820 <e2887> {c440}  or_gate -> MODULE 0x558910e8b910 <e10636> {p1}  Or_Gate  L3
    1:2:1: PIN 0x558910d8fe80 <e2876> {c441}  input_A -> VAR 0x558910e8be20 <e15993#> {p3} @dt=0x558910e8bd40@(nw1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x558910f30fc0 <e21176#> {c441} @dt=0x558910d48670@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x558910d48750 <e20853#> {c126} @dt=0x558910d48670@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x558910d902c0 <e2881> {c442}  input_B -> VAR 0x558910e8c340 <e15996#> {p4} @dt=0x558910e8c260@(nw1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x558910f310e0 <e21177#> {c442} @dt=0x558910d147d0@(nw1)  program_counter_source_decode [RV] <- VAR 0x558910d148b0 <e20150#> {c41} @dt=0x558910d147d0@(nw1)  program_counter_source_decode VAR
    1:2:1: PIN 0x558910d906e0 <e2885> {c443}  output_C -> VAR 0x558910e8c8a0 <e15999#> {p6} @dt=0x558910e8c7c0@(nw1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x558910f31200 <e21178#> {c443} @dt=0x558910d52fa0@(nw1)  flush_fetch_decode_register [LV] => VAR 0x558910d53080 <e20935#> {c144} @dt=0x558910d52fa0@(nw1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x558910d90fd0 <e21180#> {c445} @dt=0x558910d0e490@(nw1)
    1:2:1: LOGAND 0x558910d90e30 <e2899> {c445} @dt=0x558910d90ef0@(G/nw1)
    1:2:1:1: VARREF 0x558910f31320 <e21181#> {c445} @dt=0x558910ce6310@(nw1)  clk [RV] <- VAR 0x558910ce6bd0 <e20035#> {c6} @dt=0x558910ce6310@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x558910f31440 <e21182#> {c445} @dt=0x558910d087d0@(nw1)  clk_enable [RV] <- VAR 0x558910d088b0 <e20052#> {c13} @dt=0x558910d087d0@(nw1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x558910f31560 <e21179#> {c445} @dt=0x558910d0e490@(nw1)  internal_clk [LV] => VAR 0x558910d0e570 <e20101#> {c27} @dt=0x558910d0e490@(nw1)  internal_clk VAR
    1:2: ASSIGNW 0x558910d914f0 <e21184#> {c446} @dt=0x558910cf8bc0@(nw1)
    1:2:1: LOGNOT 0x558910d91430 <e2908> {c446} @dt=0x558910d90ef0@(G/nw1)
    1:2:1:1: VARREF 0x558910f31680 <e21185#> {c446} @dt=0x558910d14390@(nw1)  halt [RV] <- VAR 0x558910d14470 <e20147#> {c38} @dt=0x558910d14390@(nw1)  halt VAR
    1:2:2: VARREF 0x558910f317a0 <e21183#> {c446} @dt=0x558910cf8bc0@(nw1)  active [LV] => VAR 0x558910cf92b0 <e20041#> {c9} @dt=0x558910cf8bc0@(nw1)  active OUTPUT PORT
    1: MODULE 0x558910d92680 <e10624> {d1}  Adder  L3
    1:2: VAR 0x558910d938f0 <e20001#> {d3} @dt=0x558910d93410@(nw32)  a INPUT PORT
    1:2: VAR 0x558910d940d0 <e20009#> {d3} @dt=0x558910d93bf0@(nw32)  b INPUT PORT
    1:2: VAR 0x558910d95310 <e20017#> {d4} @dt=0x558910d94e30@(nw32)  z OUTPUT PORT
    1:2: ASSIGNW 0x558910d95a70 <e20024#> {d7} @dt=0x558910d94e30@(nw32)
    1:2:1: ADD 0x558910d959b0 <e20032#> {d7} @dt=0x558910d94e30@(nw32)
    1:2:1:1: VARREF 0x558910f20130 <e20025#> {d7} @dt=0x558910d93410@(nw32)  a [RV] <- VAR 0x558910d938f0 <e20001#> {d3} @dt=0x558910d93410@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x558910f20250 <e20026#> {d7} @dt=0x558910d93bf0@(nw32)  b [RV] <- VAR 0x558910d940d0 <e20009#> {d3} @dt=0x558910d93bf0@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x558910f20370 <e20023#> {d7} @dt=0x558910d94e30@(nw32)  z [LV] => VAR 0x558910d95310 <e20017#> {d4} @dt=0x558910d94e30@(nw32)  z OUTPUT PORT
    1: MODULE 0x558910d9bde0 <e10625> {e2}  ALU  L3
    1:2: VAR 0x558910d9cd90 <e18928#> {e4} @dt=0x558910d9c890@(nw6)  ALU_operation INPUT PORT
    1:2: VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2: VAR 0x558910da15d0 <e18960#> {e9} @dt=0x558910da10d0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x558910da2850 <e18968#> {e10} @dt=0x558910da2370@(nw32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x558910da39f0 <e18976#> {e14} @dt=0x558910da34f0@(nw5)  shift_amount VAR
    1:2: VAR 0x558910da4b30 <e18984#> {e15} @dt=0x558910da4670@(nw64)  sign_extened_input_1 VAR
    1:2: VAR 0x558910da5cb0 <e18992#> {e16} @dt=0x558910da57f0@(nw64)  sign_extened_input_2 VAR
    1:2: VAR 0x558910da6b10 <e19000#> {e17} @dt=0x558910da6690@(nw64)  extended_input_1 VAR
    1:2: VAR 0x558910da7bb0 <e19008#> {e18} @dt=0x558910da76f0@(nw64)  extended_input_2 VAR
    1:2: VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x558910da9af0 <e19023#> {e21} @dt=0x558910da34f0@(nw5)
    1:2:1: SEL 0x558910f6d120 <e19045#> {e21} @dt=0x558910e20d80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f18e70 <e19036#> {e21} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x558910f6d3b0 <e19064#> {e21} @dt=0x558910f53920@(G/sw5)  5'h6
    1:2:1:3: CONST 0x558910f6ced0 <e19038#> {e21} @dt=0x558910f5b950@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558910f18f90 <e19022#> {e21} @dt=0x558910da34f0@(nw5)  shift_amount [LV] => VAR 0x558910da39f0 <e18976#> {e14} @dt=0x558910da34f0@(nw5)  shift_amount VAR
    1:2: ASSIGNW 0x558910daba20 <e19070#> {e22} @dt=0x558910da4670@(nw64)
    1:2:1: REPLICATE 0x558910dab5f0 <e19163#> {e22} @dt=0x558910db1d50@(G/w64)
    1:2:1:1: CONCAT 0x558910dab4f0 <e19158#> {e22} @dt=0x558910db1d50@(G/w64)
    1:2:1:1:1: REPLICATE 0x558910daa8b0 <e19113#> {e22} @dt=0x558910d5ba80@(G/w32)
    1:2:1:1:1:1: SEL 0x558910f6d930 <e19091#> {e22} @dt=0x558910d5b210@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x558910f190b0 <e19082#> {e22} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x558910f6dbc0 <e19108#> {e22} @dt=0x558910f53920@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x558910f6d6e0 <e19084#> {e22} @dt=0x558910f52440@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x558910da9f40 <e3344> {e22} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x558910f6e140 <e19134#> {e22} @dt=0x558910d5ba80@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x558910f191d0 <e19125#> {e22} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x558910f6e3d0 <e19153#> {e22} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x558910f6def0 <e19127#> {e22} @dt=0x558910f6e060@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x558910dab6b0 <e3377> {e22} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2: VARREF 0x558910f192f0 <e19069#> {e22} @dt=0x558910da4670@(nw64)  sign_extened_input_1 [LV] => VAR 0x558910da4b30 <e18984#> {e15} @dt=0x558910da4670@(nw64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x558910dad9e0 <e19165#> {e23} @dt=0x558910da57f0@(nw64)
    1:2:1: REPLICATE 0x558910dad5b0 <e19259#> {e23} @dt=0x558910db1d50@(G/w64)
    1:2:1:1: CONCAT 0x558910dad4b0 <e19254#> {e23} @dt=0x558910db1d50@(G/w64)
    1:2:1:1:1: REPLICATE 0x558910dac840 <e19208#> {e23} @dt=0x558910d5ba80@(G/w32)
    1:2:1:1:1:1: SEL 0x558910f6ea30 <e19186#> {e23} @dt=0x558910d5b210@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x558910f19410 <e19177#> {e23} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x558910f6ecc0 <e19203#> {e23} @dt=0x558910f53920@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x558910f6e7e0 <e19179#> {e23} @dt=0x558910f52440@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x558910dabed0 <e3406> {e23} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x558910f6f240 <e19230#> {e23} @dt=0x558910d5ba80@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x558910f19530 <e19221#> {e23} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x558910f6f4d0 <e19249#> {e23} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x558910f6eff0 <e19223#> {e23} @dt=0x558910f6e060@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x558910dad670 <e3440> {e23} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2: VARREF 0x558910f19650 <e19164#> {e23} @dt=0x558910da57f0@(nw64)  sign_extened_input_2 [LV] => VAR 0x558910da5cb0 <e18992#> {e16} @dt=0x558910da57f0@(nw64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x558910daee10 <e19261#> {e24} @dt=0x558910da6690@(nw64)
    1:2:1: REPLICATE 0x558910dae9e0 <e19276#> {e24} @dt=0x558910db1d50@(G/w64)
    1:2:1:1: CONCAT 0x558910dae8e0 <e19271#> {e24} @dt=0x558910db1d50@(G/w64)
    1:2:1:1:1: REPLICATE 0x558910dae5a0 <e3473> {e24} @dt=0x558910d5ba80@(G/w32)
    1:2:1:1:1:1: CONST 0x558910dae290 <e3464> {e24} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x558910dade90 <e3465> {e24} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x558910f19770 <e19266#> {e24} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x558910daeaa0 <e3483> {e24} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2: VARREF 0x558910f19890 <e19260#> {e24} @dt=0x558910da6690@(nw64)  extended_input_1 [LV] => VAR 0x558910da6b10 <e19000#> {e17} @dt=0x558910da6690@(nw64)  extended_input_1 VAR
    1:2: ASSIGNW 0x558910db0240 <e19278#> {e25} @dt=0x558910da76f0@(nw64)
    1:2:1: REPLICATE 0x558910dafe10 <e19293#> {e25} @dt=0x558910db1d50@(G/w64)
    1:2:1:1: CONCAT 0x558910dafd10 <e19288#> {e25} @dt=0x558910db1d50@(G/w64)
    1:2:1:1:1: REPLICATE 0x558910daf9d0 <e3516> {e25} @dt=0x558910d5ba80@(G/w32)
    1:2:1:1:1:1: CONST 0x558910daf6c0 <e3507> {e25} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x558910daf2c0 <e3508> {e25} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x558910f199b0 <e19283#> {e25} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x558910dafed0 <e3526> {e25} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2: VARREF 0x558910f19ad0 <e19277#> {e25} @dt=0x558910da76f0@(nw64)  extended_input_2 [LV] => VAR 0x558910da7bb0 <e19008#> {e18} @dt=0x558910da76f0@(nw64)  extended_input_2 VAR
    1:2: ALWAYS 0x558910dd2990 <e4487> {e29} [always_comb]
    1:2:2: BEGIN 0x558910db0450 <e3536> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x558910db1150 <e19295#> {e30} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:1: REPLICATE 0x558910db0f70 <e3559> {e30} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:1:1: CONST 0x558910db0c60 <e3551> {e30} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x558910db0860 <e3552> {e30} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2: VARREF 0x558910f19bf0 <e19294#> {e30} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910db1e70 <e19301#> {e31} @dt=0x558910da8870@(nw64)
    1:2:2:1:1: REPLICATE 0x558910db1c90 <e3581> {e31} @dt=0x558910db1d50@(G/w64)
    1:2:2:1:1:1: CONST 0x558910db1980 <e3574> {e31} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x558910db1580 <e3575> {e31} @dt=0x558910db1730@(G/swu32/7)  ?32?sh40
    1:2:2:1:2: VARREF 0x558910f19d10 <e19300#> {e31} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x558910db2110 <e4441> {e32}
    1:2:2:1:1: VARREF 0x558910f19e30 <e19306#> {e32} @dt=0x558910d9c890@(nw6)  ALU_operation [RV] <- VAR 0x558910d9cd90 <e18928#> {e4} @dt=0x558910d9c890@(nw6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db2c10 <e3601> {e33}
    1:2:2:1:2:1: CONST 0x558910db2310 <e3591> {e33} @dt=0x558910db24c0@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x558910db2b50 <e19308#> {e33} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x558910db2a90 <e19317#> {e33} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f19f50 <e19309#> {e33} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1a070 <e19310#> {e33} @dt=0x558910da34f0@(nw5)  shift_amount [RV] <- VAR 0x558910da39f0 <e18976#> {e14} @dt=0x558910da34f0@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x558910f1a190 <e19307#> {e33} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db3700 <e3618> {e34}
    1:2:2:1:2:1: CONST 0x558910db2e00 <e3607> {e34} @dt=0x558910db24c0@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x558910db3640 <e19319#> {e34} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x558910db3580 <e19328#> {e34} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1a2b0 <e19320#> {e34} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1a3d0 <e19321#> {e34} @dt=0x558910da34f0@(nw5)  shift_amount [RV] <- VAR 0x558910da39f0 <e18976#> {e14} @dt=0x558910da34f0@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x558910f1a4f0 <e19318#> {e34} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db41f0 <e3635> {e35}
    1:2:2:1:2:1: CONST 0x558910db38f0 <e3624> {e35} @dt=0x558910db24c0@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x558910db4130 <e19330#> {e35} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x558910f70280 <e19347#> {e35} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1a610 <e19343#> {e35} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1a730 <e19344#> {e35} @dt=0x558910da34f0@(nw5)  shift_amount [RV] <- VAR 0x558910da39f0 <e18976#> {e14} @dt=0x558910da34f0@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x558910f1a850 <e19329#> {e35} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db55e0 <e3668> {e36}
    1:2:2:1:2:1: CONST 0x558910db43e0 <e3641> {e36} @dt=0x558910db24c0@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x558910db5520 <e19349#> {e36} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x558910db5460 <e19398#> {e36} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1a970 <e19350#> {e36} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x558910f70590 <e19372#> {e36} @dt=0x558910e20d80@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x558910f1aa90 <e19363#> {e36} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x558910f70820 <e19391#> {e36} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x558910f70340 <e19365#> {e36} @dt=0x558910f5b950@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x558910f1abb0 <e19348#> {e36} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db69d0 <e3701> {e37}
    1:2:2:1:2:1: CONST 0x558910db57d0 <e3674> {e37} @dt=0x558910db24c0@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x558910db6910 <e19400#> {e37} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x558910db6850 <e19449#> {e37} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1acd0 <e19401#> {e37} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x558910f70da0 <e19423#> {e37} @dt=0x558910e20d80@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x558910f1adf0 <e19414#> {e37} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x558910f71030 <e19442#> {e37} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x558910f70b50 <e19416#> {e37} @dt=0x558910f5b950@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x558910f1af10 <e19399#> {e37} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db7dc0 <e3734> {e38}
    1:2:2:1:2:1: CONST 0x558910db6bc0 <e3707> {e38} @dt=0x558910db24c0@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x558910db7d00 <e19451#> {e38} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x558910f71b70 <e19508#> {e38} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1b030 <e19504#> {e38} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x558910f715b0 <e19505#> {e38} @dt=0x558910e20d80@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x558910f1b150 <e19465#> {e38} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x558910f71840 <e19493#> {e38} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x558910f71360 <e19467#> {e38} @dt=0x558910f5b950@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x558910f1b270 <e19450#> {e38} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db8660 <e3747> {e39}
    1:2:2:1:2:1: CONST 0x558910db7fb0 <e3740> {e39} @dt=0x558910db24c0@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x558910db85a0 <e19510#> {e39} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f1b390 <e19511#> {e39} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1b4b0 <e19509#> {e39} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db8f00 <e3760> {e40}
    1:2:2:1:2:1: CONST 0x558910db8850 <e3753> {e40} @dt=0x558910db24c0@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x558910db8e40 <e19513#> {e40} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f1b5d0 <e19514#> {e40} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1b6f0 <e19512#> {e40} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db97a0 <e3773> {e41}
    1:2:2:1:2:1: CONST 0x558910db90f0 <e3766> {e41} @dt=0x558910db24c0@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x558910db96e0 <e19516#> {e41} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f1b810 <e19517#> {e41} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1b930 <e19515#> {e41} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dba040 <e3786> {e42}
    1:2:2:1:2:1: CONST 0x558910db9990 <e3779> {e42} @dt=0x558910db24c0@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x558910db9f80 <e19519#> {e42} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f1ba50 <e19520#> {e42} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1bb70 <e19518#> {e42} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dba8e0 <e3799> {e43}
    1:2:2:1:2:1: CONST 0x558910dba230 <e3792> {e43} @dt=0x558910db24c0@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x558910dba820 <e19522#> {e43} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f1bc90 <e19523#> {e43} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1bdb0 <e19521#> {e43} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dbb180 <e3812> {e44}
    1:2:2:1:2:1: CONST 0x558910dbaad0 <e3805> {e44} @dt=0x558910db24c0@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x558910dbb0c0 <e19525#> {e44} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f1bed0 <e19526#> {e44} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1bff0 <e19524#> {e44} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dbc080 <e3833> {e45}
    1:2:2:1:2:1: CONST 0x558910dbb370 <e3818> {e45} @dt=0x558910db24c0@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x558910dbbfc0 <e19528#> {e45} @dt=0x558910da8870@(nw64)
    1:2:2:1:2:2:1: MULS 0x558910f71fb0 <e19556#> {e45} @dt=0x558910f71c30@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1c110 <e21189#> {e45} @dt=0x558910f71c30@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x558910da4b30 <e18984#> {e15} @dt=0x558910da4670@(nw64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x558910f1c230 <e21193#> {e45} @dt=0x558910f71c30@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x558910da5cb0 <e18992#> {e16} @dt=0x558910da57f0@(nw64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x558910f1c350 <e19527#> {e45} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558910dbcc30 <e3850> {e46}
    1:2:2:1:2:1: CONST 0x558910dbc250 <e3839> {e46} @dt=0x558910db24c0@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x558910dbcb70 <e19558#> {e46} @dt=0x558910da8870@(nw64)
    1:2:2:1:2:2:1: MUL 0x558910dbcab0 <e19566#> {e46} @dt=0x558910da8870@(nw64)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1c470 <e19559#> {e46} @dt=0x558910da6690@(nw64)  extended_input_1 [RV] <- VAR 0x558910da6b10 <e19000#> {e17} @dt=0x558910da6690@(nw64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x558910f1c590 <e19560#> {e46} @dt=0x558910da76f0@(nw64)  extended_input_2 [RV] <- VAR 0x558910da7bb0 <e19008#> {e18} @dt=0x558910da76f0@(nw64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x558910f1c6b0 <e19557#> {e46} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558910dc0940 <e3964> {e47}
    1:2:2:1:2:1: CONST 0x558910dbce00 <e3856> {e47} @dt=0x558910db24c0@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x558910dbd1e0 <e3857> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910dbeb40 <e19568#> {e48} @dt=0x558910da8870@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x558910dbe710 <e19607#> {e48} @dt=0x558910db1d50@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x558910dbe610 <e19602#> {e48} @dt=0x558910db1d50@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x558910f723f0 <e19593#> {e48} @dt=0x558910f49560@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x558910f1c7d0 <e21197#> {e48} @dt=0x558910f49560@(G/sw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x558910f1c8f0 <e21201#> {e48} @dt=0x558910f49560@(G/sw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x558910dbe430 <e3890> {e48} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x558910dbe120 <e3881> {e48} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x558910dbdd20 <e3882> {e48} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x558910dbe7d0 <e3899> {e48} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f1ca10 <e19567#> {e48} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x558910dc0710 <e19609#> {e49} @dt=0x558910da8870@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x558910dc0650 <e19655#> {e49} @dt=0x558910da8870@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f1cb30 <e19610#> {e49} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x558910dc0220 <e19649#> {e49} @dt=0x558910db1d50@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x558910dc0120 <e19644#> {e49} @dt=0x558910db1d50@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x558910dbf890 <e3940> {e49} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x558910dbf580 <e3923> {e49} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x558910dbf180 <e3924> {e49} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x558910f72ad0 <e19639#> {e49} @dt=0x558910f49560@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x558910f1cc50 <e21205#> {e49} @dt=0x558910f49560@(G/sw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x558910f1cd70 <e21209#> {e49} @dt=0x558910f49560@(G/sw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x558910dc02e0 <e3950> {e49} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f1ce90 <e19608#> {e49} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558910dc3f70 <e4070> {e51}
    1:2:2:1:2:1: CONST 0x558910dc0a00 <e3970> {e51} @dt=0x558910db24c0@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x558910dc0e10 <e3971> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910dc2470 <e19657#> {e52} @dt=0x558910da8870@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x558910dc2040 <e19678#> {e52} @dt=0x558910db1d50@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x558910dc1f40 <e19673#> {e52} @dt=0x558910db1d50@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x558910dc1440 <e19664#> {e52} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x558910f1cfb0 <e19658#> {e52} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x558910f1d0d0 <e19659#> {e52} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x558910dc1d60 <e4000> {e52} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x558910dc1a50 <e3991> {e52} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x558910dc1650 <e3992> {e52} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x558910dc2100 <e4009> {e52} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f1d1f0 <e19656#> {e52} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x558910dc3d40 <e19680#> {e53} @dt=0x558910da8870@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x558910dc3c80 <e19708#> {e53} @dt=0x558910da8870@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f1d310 <e19681#> {e53} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x558910dc3850 <e19702#> {e53} @dt=0x558910db1d50@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x558910dc3750 <e19697#> {e53} @dt=0x558910db1d50@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x558910dc31c0 <e4046> {e53} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x558910dc2eb0 <e4033> {e53} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x558910dc2ab0 <e4034> {e53} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x558910dc3690 <e19692#> {e53} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x558910f1d430 <e19686#> {e53} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x558910f1d550 <e19687#> {e53} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x558910dc3910 <e4056> {e53} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f1d670 <e19679#> {e53} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558910dc4c30 <e4091> {e55}
    1:2:2:1:2:1: CONST 0x558910dc4030 <e4076> {e55} @dt=0x558910db24c0@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x558910dc4b70 <e19710#> {e55} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: ADD 0x558910dc4ab0 <e19727#> {e55} @dt=0x558910f49560@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1d790 <e21213#> {e55} @dt=0x558910f49560@(G/sw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1d8b0 <e21217#> {e55} @dt=0x558910f49560@(G/sw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1d9d0 <e19709#> {e55} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc5720 <e4108> {e56}
    1:2:2:1:2:1: CONST 0x558910dc4e20 <e4097> {e56} @dt=0x558910db24c0@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x558910dc5660 <e19733#> {e56} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: ADD 0x558910dc55a0 <e19741#> {e56} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1daf0 <e19734#> {e56} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1dc10 <e19735#> {e56} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1dd30 <e19732#> {e56} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc6510 <e4129> {e57}
    1:2:2:1:2:1: CONST 0x558910dc5910 <e4114> {e57} @dt=0x558910db24c0@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x558910dc6450 <e19743#> {e57} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: SUB 0x558910dc6390 <e19760#> {e57} @dt=0x558910f49560@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1de50 <e21221#> {e57} @dt=0x558910f49560@(G/sw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1df70 <e21225#> {e57} @dt=0x558910f49560@(G/sw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1e090 <e19742#> {e57} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc7000 <e4146> {e58}
    1:2:2:1:2:1: CONST 0x558910dc6700 <e4135> {e58} @dt=0x558910db24c0@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x558910dc6f40 <e19766#> {e58} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: SUB 0x558910dc6e80 <e19774#> {e58} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1e1b0 <e19767#> {e58} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1e2d0 <e19768#> {e58} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1e3f0 <e19765#> {e58} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc7af0 <e4163> {e59}
    1:2:2:1:2:1: CONST 0x558910dc71f0 <e4152> {e59} @dt=0x558910db24c0@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x558910dc7a30 <e19776#> {e59} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: AND 0x558910dc7970 <e19784#> {e59} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1e510 <e19777#> {e59} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1e630 <e19778#> {e59} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1e750 <e19775#> {e59} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc85e0 <e4180> {e60}
    1:2:2:1:2:1: CONST 0x558910dc7ce0 <e4169> {e60} @dt=0x558910db24c0@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x558910dc8520 <e19786#> {e60} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: OR 0x558910dc8460 <e19794#> {e60} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1e870 <e19787#> {e60} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1e990 <e19788#> {e60} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1eab0 <e19785#> {e60} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc90d0 <e4197> {e61}
    1:2:2:1:2:1: CONST 0x558910dc87d0 <e4186> {e61} @dt=0x558910db24c0@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x558910dc9010 <e19796#> {e61} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: XNOR 0x558910dc8f50 <e19804#> {e61} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1ebd0 <e19797#> {e61} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1ecf0 <e19798#> {e61} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1ee10 <e19795#> {e61} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc9d40 <e4216> {e62}
    1:2:2:1:2:1: CONST 0x558910dc92c0 <e4203> {e62} @dt=0x558910db24c0@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x558910dc9c80 <e19806#> {e62} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: NOT 0x558910dc9bc0 <e19815#> {e62} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: OR 0x558910dc9ac0 <e19816#> {e62} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f1ef30 <e19807#> {e62} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558910f1f050 <e19808#> {e62} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1f170 <e19805#> {e62} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dccbd0 <e4310> {e63}
    1:2:2:1:2:1: CONST 0x558910dc9f30 <e4222> {e63} @dt=0x558910db24c0@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x558910dccb10 <e19818#> {e63} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: COND 0x558910dcca50 <e19863#> {e63} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: LTS 0x558910f74410 <e19838#> {e63} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f1f290 <e21229#> {e63} @dt=0x558910f49560@(G/sw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558910f1f3b0 <e21233#> {e63} @dt=0x558910f49560@(G/sw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x558910dcbbc0 <e4303> {e63} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x558910dcb9e0 <e4274> {e63} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x558910dcb3b0 <e4260> {e63} @dt=0x558910dcb470@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x558910dcb0a0 <e4247> {e63} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x558910dcaca0 <e4248> {e63} @dt=0x558910cfb160@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x558910dcb710 <e4261> {e63} @dt=0x558910d5b210@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x558910dcbc80 <e4275> {e63} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x558910dcc870 <e4304> {e63} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x558910dcc560 <e4294> {e63} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x558910dcc160 <e4295> {e63} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x558910f1f4d0 <e19817#> {e63} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dcf710 <e4401> {e64}
    1:2:2:1:2:1: CONST 0x558910dccdc0 <e4316> {e64} @dt=0x558910db24c0@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x558910dcf650 <e19865#> {e64} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: COND 0x558910dcf590 <e19892#> {e64} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1:1: LT 0x558910dcd580 <e4393> {e64} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f1f5f0 <e19866#> {e64} @dt=0x558910d9d9d0@(nw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e18936#> {e5} @dt=0x558910d9d9d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558910f1f710 <e19867#> {e64} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x558910dce700 <e4394> {e64} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x558910dce520 <e4365> {e64} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x558910dcdf40 <e4351> {e64} @dt=0x558910dcb470@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x558910dcdc30 <e4337> {e64} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x558910dcd830 <e4338> {e64} @dt=0x558910cfb160@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x558910dce250 <e4352> {e64} @dt=0x558910d5b210@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x558910dce7c0 <e4366> {e64} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x558910dcf3b0 <e4395> {e64} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x558910dcf0a0 <e4385> {e64} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x558910dceca0 <e4386> {e64} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x558910f1f830 <e19864#> {e64} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dcffb0 <e4414> {e65}
    1:2:2:1:2:1: CONST 0x558910dcf900 <e4407> {e65} @dt=0x558910db24c0@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x558910dcfef0 <e19894#> {e65} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f1f950 <e19895#> {e65} @dt=0x558910d9ec10@(nw32)  input_2 [RV] <- VAR 0x558910d9f110 <e18944#> {e6} @dt=0x558910d9ec10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1fa70 <e19893#> {e65} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dd0da0 <e4440> {e66}
    1:2:2:1:2:2: ASSIGN 0x558910dd0ce0 <e19897#> {e66} @dt=0x558910d9fe90@(nw32)
    1:2:2:1:2:2:1: REPLICATE 0x558910dd0b00 <e4437> {e66} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:2:1:1: CONST 0x558910dd07f0 <e4429> {e66} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: CONST 0x558910dd03f0 <e4430> {e66} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x558910f1fb90 <e19896#> {e66} @dt=0x558910d9fe90@(nw32)  ALU_output [LV] => VAR 0x558910da0390 <e18952#> {e8} @dt=0x558910d9fe90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910dd1b30 <e19907#> {e68} @dt=0x558910da10d0@(nw32)
    1:2:2:1:1: SEL 0x558910f75360 <e19929#> {e68} @dt=0x558910d5ba80@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x558910f1fcb0 <e19920#> {e68} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x558910f755f0 <e19947#> {e68} @dt=0x558910f75510@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x558910f75110 <e19922#> {e68} @dt=0x558910f6e060@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x558910f1fdd0 <e19906#> {e68} @dt=0x558910da10d0@(nw32)  ALU_HI_output [LV] => VAR 0x558910da15d0 <e18960#> {e9} @dt=0x558910da10d0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910dd2850 <e19953#> {e69} @dt=0x558910da2370@(nw32)
    1:2:2:1:1: SEL 0x558910f75b70 <e19975#> {e69} @dt=0x558910d5ba80@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x558910f1fef0 <e19966#> {e69} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x558910da8d30 <e19016#> {e19} @dt=0x558910da8870@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x558910f75e00 <e19994#> {e69} @dt=0x558910f75510@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x558910f75920 <e19968#> {e69} @dt=0x558910f6e060@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x558910f20010 <e19952#> {e69} @dt=0x558910da2370@(nw32)  ALU_LO_output [LV] => VAR 0x558910da2850 <e18968#> {e10} @dt=0x558910da2370@(nw32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x558910dd3a00 <e10626> {f1}  And_Gate  L3
    1:2: VAR 0x558910dd3f10 <e18915#> {f3} @dt=0x558910dd3e30@(nw1)  input_A INPUT PORT
    1:2: VAR 0x558910dd4430 <e18918#> {f4} @dt=0x558910dd4350@(nw1)  input_B INPUT PORT
    1:2: VAR 0x558910dd4990 <e18921#> {f6} @dt=0x558910dd48b0@(nw1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x558910dd5070 <e18923#> {f8} @dt=0x558910dd48b0@(nw1)
    1:2:1: LOGAND 0x558910dd4fb0 <e4530> {f8} @dt=0x558910d90ef0@(G/nw1)
    1:2:1:1: VARREF 0x558910f18b10 <e18924#> {f8} @dt=0x558910dd3e30@(nw1)  input_A [RV] <- VAR 0x558910dd3f10 <e18915#> {f3} @dt=0x558910dd3e30@(nw1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x558910f18c30 <e18925#> {f8} @dt=0x558910dd4350@(nw1)  input_B [RV] <- VAR 0x558910dd4430 <e18918#> {f4} @dt=0x558910dd4350@(nw1)  input_B INPUT PORT
    1:2:2: VARREF 0x558910f18d50 <e18922#> {f8} @dt=0x558910dd48b0@(nw1)  output_C [LV] => VAR 0x558910dd4990 <e18921#> {f6} @dt=0x558910dd48b0@(nw1)  output_C OUTPUT PORT
    1: MODULE 0x558910ddd250 <e10627> {g1}  Control_Unit  L3
    1:2: VAR 0x558910de17d0 <e17463#> {g3} @dt=0x558910ddfed0@(nw32)  instruction INPUT PORT
    1:2: VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2: VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2: VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2: VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2: VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2: VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2: VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x558910de60d0 <e17503#> {g17} @dt=0x558910de5bd0@(nw6)  op VAR
    1:2: VAR 0x558910de71f0 <e17511#> {g18} @dt=0x558910de6cf0@(nw5)  rt VAR
    1:2: VAR 0x558910de8290 <e17519#> {g19} @dt=0x558910de7e10@(nw6)  funct VAR
    1:2: ALWAYS 0x558910e18cc0 <e6040> {g21} [always_comb]
    1:2:2: BEGIN 0x558910de8410 <e4734> {g21} [UNNAMED]
    1:2:2:1: ASSIGN 0x558910de8e60 <e17526#> {g22} @dt=0x558910de5bd0@(nw6)
    1:2:2:1:1: SEL 0x558910f5ba30 <e17547#> {g22} @dt=0x558910db24c0@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x558910f10bf0 <e17538#> {g22} @dt=0x558910ddfed0@(nw32)  instruction [RV] <- VAR 0x558910de17d0 <e17463#> {g3} @dt=0x558910ddfed0@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x558910f5bcc0 <e17566#> {g22} @dt=0x558910f53920@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x558910f5b7e0 <e17540#> {g22} @dt=0x558910f5b950@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x558910f10d10 <e17525#> {g22} @dt=0x558910de5bd0@(nw6)  op [LV] => VAR 0x558910de60d0 <e17503#> {g17} @dt=0x558910de5bd0@(nw6)  op VAR
    1:2:2:1: ASSIGN 0x558910de99e0 <e17572#> {g23} @dt=0x558910de6cf0@(nw5)
    1:2:2:1:1: SEL 0x558910f5c240 <e17594#> {g23} @dt=0x558910e20d80@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x558910f10e30 <e17585#> {g23} @dt=0x558910ddfed0@(nw32)  instruction [RV] <- VAR 0x558910de17d0 <e17463#> {g3} @dt=0x558910ddfed0@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x558910f5c4d0 <e17613#> {g23} @dt=0x558910f53920@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x558910f5bff0 <e17587#> {g23} @dt=0x558910f5b950@(G/wu32/3)  ?32?h5
    1:2:2:1:2: VARREF 0x558910f10f50 <e17571#> {g23} @dt=0x558910de6cf0@(nw5)  rt [LV] => VAR 0x558910de71f0 <e17511#> {g18} @dt=0x558910de6cf0@(nw5)  rt VAR
    1:2:2:1: ASSIGN 0x558910dea560 <e17619#> {g24} @dt=0x558910de7e10@(nw6)
    1:2:2:1:1: SEL 0x558910f5ca50 <e17641#> {g24} @dt=0x558910db24c0@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x558910f11070 <e17632#> {g24} @dt=0x558910ddfed0@(nw32)  instruction [RV] <- VAR 0x558910de17d0 <e17463#> {g3} @dt=0x558910ddfed0@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x558910f5cce0 <e17660#> {g24} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x558910f5c800 <e17634#> {g24} @dt=0x558910f5b950@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x558910f11190 <e17618#> {g24} @dt=0x558910de7e10@(nw6)  funct [LV] => VAR 0x558910de8290 <e17519#> {g19} @dt=0x558910de7e10@(nw6)  funct VAR
    1:2:2:1: CASE 0x558910ddfbf0 <e6038> {g25}
    1:2:2:1:1: VARREF 0x558910f112b0 <e17665#> {g25} @dt=0x558910de5bd0@(nw6)  op [RV] <- VAR 0x558910de60d0 <e17503#> {g17} @dt=0x558910de5bd0@(nw6)  op VAR
    1:2:2:1:2: CASEITEM 0x558910df01e0 <e4973> {g26}
    1:2:2:1:2:1: CONST 0x558910dea8f0 <e4808> {g26} @dt=0x558910db24c0@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x558910deac00 <e4809> {g26} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910deb280 <e17667#> {g27} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5d0f0 <e17680#> {g27} @dt=0x558910de1a30@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f113d0 <e17666#> {g27} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910deb820 <e17682#> {g28} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5d420 <e17695#> {g28} @dt=0x558910de1e90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f114f0 <e17681#> {g28} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910debdc0 <e17697#> {g29} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5d750 <e17710#> {g29} @dt=0x558910de23b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f11610 <e17696#> {g29} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dec360 <e17712#> {g30} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5da80 <e17725#> {g30} @dt=0x558910de28d0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f11730 <e17711#> {g30} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dec900 <e17727#> {g31} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5ddb0 <e17740#> {g31} @dt=0x558910de2df0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f11850 <e17726#> {g31} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910decea0 <e17742#> {g32} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5e0e0 <e17755#> {g32} @dt=0x558910de3310@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f11970 <e17741#> {g32} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910deec40 <e17757#> {g33} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x558910deeb40 <e4933> {g33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x558910dee460 <e4929> {g33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x558910dedd80 <e4914> {g33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: EQ 0x558910ded6a0 <e4899> {g33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: VARREF 0x558910f11a90 <e17758#> {g33} @dt=0x558910de7e10@(nw6)  funct [RV] <- VAR 0x558910de8290 <e17519#> {g19} @dt=0x558910de7e10@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2: CONST 0x558910ded3d0 <e4885> {g33} @dt=0x558910db24c0@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x558910dedcc0 <e4900> {g33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x558910f11bb0 <e17763#> {g33} @dt=0x558910de7e10@(nw6)  funct [RV] <- VAR 0x558910de8290 <e17519#> {g19} @dt=0x558910de7e10@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x558910ded9f0 <e4896> {g33} @dt=0x558910db24c0@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:2: EQ 0x558910dee3a0 <e4915> {g33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x558910f11cd0 <e17768#> {g33} @dt=0x558910de7e10@(nw6)  funct [RV] <- VAR 0x558910de8290 <e17519#> {g19} @dt=0x558910de7e10@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x558910dee0d0 <e4911> {g33} @dt=0x558910db24c0@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:2: EQ 0x558910deea80 <e4930> {g33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x558910f11df0 <e17773#> {g33} @dt=0x558910de7e10@(nw6)  funct [RV] <- VAR 0x558910de8290 <e17519#> {g19} @dt=0x558910de7e10@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x558910dee7b0 <e4926> {g33} @dt=0x558910db24c0@(G/w6)  6'h1b
    1:2:2:1:2:2:1:2: VARREF 0x558910f11f10 <e17756#> {g33} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910deefc0 <e17779#> {g34} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: VARREF 0x558910f12030 <e17780#> {g34} @dt=0x558910de7e10@(nw6)  funct [RV] <- VAR 0x558910de8290 <e17519#> {g19} @dt=0x558910de7e10@(nw6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x558910f12150 <e17778#> {g34} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910deffb0 <e17782#> {g35} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x558910defeb0 <e4970> {g35} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x558910def7d0 <e4966> {g35} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x558910f12270 <e17783#> {g35} @dt=0x558910de7e10@(nw6)  funct [RV] <- VAR 0x558910de8290 <e17519#> {g19} @dt=0x558910de7e10@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x558910def500 <e4952> {g35} @dt=0x558910db24c0@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:2: EQ 0x558910defdf0 <e4967> {g35} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x558910f12390 <e17788#> {g35} @dt=0x558910de7e10@(nw6)  funct [RV] <- VAR 0x558910de8290 <e17519#> {g19} @dt=0x558910de7e10@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x558910defb20 <e4963> {g35} @dt=0x558910db24c0@(G/w6)  6'h9
    1:2:2:1:2:2:1:2: VARREF 0x558910f124b0 <e17781#> {g35} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910df43a0 <e5080> {g38}
    1:2:2:1:2:1: CONST 0x558910df02a0 <e4979> {g38} @dt=0x558910db24c0@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x558910df05f0 <e4980> {g38} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910df0cd0 <e17794#> {g39} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5e950 <e17807#> {g39} @dt=0x558910de1a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f125d0 <e17793#> {g39} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df1360 <e17809#> {g40} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5ec80 <e17822#> {g40} @dt=0x558910de1e90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f126f0 <e17808#> {g40} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df19b0 <e17824#> {g41} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5efb0 <e17837#> {g41} @dt=0x558910de23b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12810 <e17823#> {g41} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df2000 <e17839#> {g42} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5f2e0 <e17852#> {g42} @dt=0x558910de28d0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12930 <e17838#> {g42} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df2690 <e17854#> {g43} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5f610 <e17867#> {g43} @dt=0x558910de2df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12a50 <e17853#> {g43} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df2ce0 <e17869#> {g44} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5f940 <e17882#> {g44} @dt=0x558910de3310@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f12b70 <e17868#> {g44} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df3370 <e17884#> {g45} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5fc70 <e17897#> {g45} @dt=0x558910de3830@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12c90 <e17883#> {g45} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df39c0 <e17899#> {g46} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558910df36f0 <e5065> {g46} @dt=0x558910db24c0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f12db0 <e17898#> {g46} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df40c0 <e17901#> {g47} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5ffa0 <e17914#> {g47} @dt=0x558910de4e50@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12ed0 <e17900#> {g47} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910df85c0 <e5187> {g55}
    1:2:2:1:2:1: CONST 0x558910df4460 <e5086> {g55} @dt=0x558910db24c0@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x558910df47b0 <e5087> {g55} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910df4e60 <e17916#> {g56} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f602d0 <e17929#> {g56} @dt=0x558910de1a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12ff0 <e17915#> {g56} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df54f0 <e17931#> {g57} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f60600 <e17944#> {g57} @dt=0x558910de1e90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13110 <e17930#> {g57} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df5b40 <e17946#> {g58} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f60930 <e17959#> {g58} @dt=0x558910de23b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13230 <e17945#> {g58} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df6190 <e17961#> {g59} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f60c60 <e17974#> {g59} @dt=0x558910de28d0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13350 <e17960#> {g59} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df6820 <e17976#> {g60} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f60f90 <e17989#> {g60} @dt=0x558910de2df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13470 <e17975#> {g60} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df6fb0 <e17991#> {g61} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f612c0 <e18004#> {g61} @dt=0x558910de3310@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f13590 <e17990#> {g61} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df7640 <e18006#> {g62} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f615f0 <e18019#> {g62} @dt=0x558910de3830@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f136b0 <e18005#> {g62} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df7c90 <e18021#> {g63} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558910df79c0 <e5172> {g63} @dt=0x558910db24c0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f137d0 <e18020#> {g63} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df8390 <e18023#> {g64} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f61920 <e18036#> {g64} @dt=0x558910de4e50@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f138f0 <e18022#> {g64} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dfc630 <e5294> {g67}
    1:2:2:1:2:1: CONST 0x558910df8680 <e5193> {g67} @dt=0x558910db24c0@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x558910df89d0 <e5194> {g67} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910df9010 <e18038#> {g68} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f61c50 <e18051#> {g68} @dt=0x558910de1a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13a10 <e18037#> {g68} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df96a0 <e18053#> {g69} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f61f80 <e18066#> {g69} @dt=0x558910de1e90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13b30 <e18052#> {g69} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df9cf0 <e18068#> {g70} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f622b0 <e18081#> {g70} @dt=0x558910de23b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13c50 <e18067#> {g70} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfa340 <e18083#> {g71} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f625e0 <e18096#> {g71} @dt=0x558910de28d0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13d70 <e18082#> {g71} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfa9d0 <e18098#> {g72} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f62910 <e18111#> {g72} @dt=0x558910de2df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13e90 <e18097#> {g72} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfb020 <e18113#> {g73} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f62c40 <e18126#> {g73} @dt=0x558910de3310@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f13fb0 <e18112#> {g73} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfb6b0 <e18128#> {g74} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f62f70 <e18141#> {g74} @dt=0x558910de3830@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f140d0 <e18127#> {g74} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfbd00 <e18143#> {g75} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558910dfba30 <e5279> {g75} @dt=0x558910db24c0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f141f0 <e18142#> {g75} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfc400 <e18145#> {g76} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f632a0 <e18158#> {g76} @dt=0x558910de4e50@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14310 <e18144#> {g76} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e00740 <e5401> {g80}
    1:2:2:1:2:1: CONST 0x558910dfc6f0 <e5300> {g80} @dt=0x558910db24c0@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x558910dfca40 <e5301> {g80} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910dfd120 <e18160#> {g81} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f635d0 <e18173#> {g81} @dt=0x558910de1a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14430 <e18159#> {g81} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfd7b0 <e18175#> {g82} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f63900 <e18188#> {g82} @dt=0x558910de1e90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14550 <e18174#> {g82} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfde00 <e18190#> {g83} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f63c30 <e18203#> {g83} @dt=0x558910de23b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14670 <e18189#> {g83} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfe450 <e18205#> {g84} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f63f60 <e18218#> {g84} @dt=0x558910de28d0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14790 <e18204#> {g84} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfeae0 <e18220#> {g85} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f64290 <e18233#> {g85} @dt=0x558910de2df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f148b0 <e18219#> {g85} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dff130 <e18235#> {g86} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f645c0 <e18248#> {g86} @dt=0x558910de3310@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f149d0 <e18234#> {g86} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dff7c0 <e18250#> {g87} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f648f0 <e18263#> {g87} @dt=0x558910de3830@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14af0 <e18249#> {g87} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dffe10 <e18265#> {g88} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558910dffb40 <e5386> {g88} @dt=0x558910db24c0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f14c10 <e18264#> {g88} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e00510 <e18267#> {g89} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f64c20 <e18280#> {g89} @dt=0x558910de4e50@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14d30 <e18266#> {g89} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e048c0 <e5508> {g91}
    1:2:2:1:2:1: CONST 0x558910e00800 <e5407> {g91} @dt=0x558910db24c0@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x558910e00b50 <e5408> {g91} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e01230 <e18282#> {g92} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f64f50 <e18295#> {g92} @dt=0x558910de1a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14e50 <e18281#> {g92} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e018c0 <e18297#> {g93} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f65280 <e18310#> {g93} @dt=0x558910de1e90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14f70 <e18296#> {g93} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e01f10 <e18312#> {g94} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f655b0 <e18325#> {g94} @dt=0x558910de23b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15090 <e18311#> {g94} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e02560 <e18327#> {g95} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f658e0 <e18340#> {g95} @dt=0x558910de28d0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f151b0 <e18326#> {g95} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e02bf0 <e18342#> {g96} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f65c10 <e18355#> {g96} @dt=0x558910de2df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f152d0 <e18341#> {g96} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e03240 <e18357#> {g97} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f65f40 <e18370#> {g97} @dt=0x558910de3310@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f153f0 <e18356#> {g97} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e038d0 <e18372#> {g98} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f66270 <e18385#> {g98} @dt=0x558910de3830@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15510 <e18371#> {g98} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e03f20 <e18387#> {g99} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558910e03c50 <e5493> {g99} @dt=0x558910db24c0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f15630 <e18386#> {g99} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e04620 <e18389#> {g100} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f665a0 <e18402#> {g100} @dt=0x558910de4e50@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15750 <e18388#> {g100} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e08aa0 <e5615> {g105}
    1:2:2:1:2:1: CONST 0x558910e04980 <e5514> {g105} @dt=0x558910db24c0@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x558910e04cd0 <e5515> {g105} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e05380 <e18404#> {g106} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f668d0 <e18417#> {g106} @dt=0x558910de1a30@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f15870 <e18403#> {g106} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e05ab0 <e18419#> {g107} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f66c00 <e18432#> {g107} @dt=0x558910de1e90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15990 <e18418#> {g107} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e06100 <e18434#> {g108} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f66f30 <e18447#> {g108} @dt=0x558910de23b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15ab0 <e18433#> {g108} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e06750 <e18449#> {g109} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f67260 <e18462#> {g109} @dt=0x558910de28d0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f15bd0 <e18448#> {g109} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e06de0 <e18464#> {g110} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f67590 <e18477#> {g110} @dt=0x558910de2df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15cf0 <e18463#> {g110} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e07430 <e18479#> {g111} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f678c0 <e18492#> {g111} @dt=0x558910de3310@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15e10 <e18478#> {g111} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e07ac0 <e18494#> {g112} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f67bf0 <e18507#> {g112} @dt=0x558910de3830@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15f30 <e18493#> {g112} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e08110 <e18509#> {g113} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558910e07e40 <e5600> {g113} @dt=0x558910db24c0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x558910f16050 <e18508#> {g113} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e087c0 <e18511#> {g114} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f67f20 <e18524#> {g114} @dt=0x558910de4e50@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16170 <e18510#> {g114} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e0cc30 <e5722> {g123}
    1:2:2:1:2:1: CONST 0x558910e08b60 <e5621> {g123} @dt=0x558910db24c0@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x558910e08eb0 <e5622> {g123} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e09560 <e18526#> {g124} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f68250 <e18539#> {g124} @dt=0x558910de1a30@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f16290 <e18525#> {g124} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e09bf0 <e18541#> {g125} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f68580 <e18554#> {g125} @dt=0x558910de1e90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f163b0 <e18540#> {g125} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0a240 <e18556#> {g126} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f688b0 <e18569#> {g126} @dt=0x558910de23b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f164d0 <e18555#> {g126} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0a890 <e18571#> {g127} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f68be0 <e18584#> {g127} @dt=0x558910de28d0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f165f0 <e18570#> {g127} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0af20 <e18586#> {g128} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f68f10 <e18599#> {g128} @dt=0x558910de2df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16710 <e18585#> {g128} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0b570 <e18601#> {g129} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f69240 <e18614#> {g129} @dt=0x558910de3310@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16830 <e18600#> {g129} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0bc00 <e18616#> {g130} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f69570 <e18629#> {g130} @dt=0x558910de3830@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16950 <e18615#> {g130} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0c250 <e18631#> {g131} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558910e0bf80 <e5707> {g131} @dt=0x558910db24c0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f16a70 <e18630#> {g131} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0c950 <e18633#> {g132} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f698a0 <e18646#> {g132} @dt=0x558910de4e50@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16b90 <e18632#> {g132} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e10dc0 <e5829> {g139}
    1:2:2:1:2:1: CONST 0x558910e0ccf0 <e5728> {g139} @dt=0x558910db24c0@(G/w6)  6'h23
    1:2:2:1:2:2: BEGIN 0x558910e0d040 <e5729> {g139} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e0d6f0 <e18648#> {g140} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f69bd0 <e18661#> {g140} @dt=0x558910de1a30@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f16cb0 <e18647#> {g140} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0dd80 <e18663#> {g141} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f69f00 <e18676#> {g141} @dt=0x558910de1e90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f16dd0 <e18662#> {g141} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0e3d0 <e18678#> {g142} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6a230 <e18691#> {g142} @dt=0x558910de23b0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16ef0 <e18677#> {g142} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0ea20 <e18693#> {g143} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6a560 <e18706#> {g143} @dt=0x558910de28d0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f17010 <e18692#> {g143} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0f0b0 <e18708#> {g144} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6a890 <e18721#> {g144} @dt=0x558910de2df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17130 <e18707#> {g144} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0f700 <e18723#> {g145} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6abc0 <e18736#> {g145} @dt=0x558910de3310@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17250 <e18722#> {g145} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0fd90 <e18738#> {g146} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6aef0 <e18751#> {g146} @dt=0x558910de3830@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17370 <e18737#> {g146} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e103e0 <e18753#> {g147} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558910e10110 <e5814> {g147} @dt=0x558910db24c0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x558910f17490 <e18752#> {g147} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e10ae0 <e18755#> {g148} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6b220 <e18768#> {g148} @dt=0x558910de4e50@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f175b0 <e18754#> {g148} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e14e20 <e5936> {g156}
    1:2:2:1:2:1: CONST 0x558910e10e80 <e5835> {g156} @dt=0x558910db24c0@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x558910e111d0 <e5836> {g156} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e11880 <e18770#> {g157} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6b550 <e18783#> {g157} @dt=0x558910de1a30@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f176d0 <e18769#> {g157} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e11f10 <e18785#> {g158} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6b880 <e18798#> {g158} @dt=0x558910de1e90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f177f0 <e18784#> {g158} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e12560 <e18800#> {g159} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6bbb0 <e18813#> {g159} @dt=0x558910de23b0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f17910 <e18799#> {g159} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e12bb0 <e18815#> {g160} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6bee0 <e18828#> {g160} @dt=0x558910de28d0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f17a30 <e18814#> {g160} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e13240 <e18830#> {g161} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6c210 <e18843#> {g161} @dt=0x558910de2df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17b50 <e18829#> {g161} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e13890 <e18845#> {g162} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6c540 <e18858#> {g162} @dt=0x558910de3310@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17c70 <e18844#> {g162} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e13f20 <e18860#> {g163} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6c870 <e18873#> {g163} @dt=0x558910de3830@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17d90 <e18859#> {g163} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e14570 <e18875#> {g164} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558910e142a0 <e5921> {g164} @dt=0x558910db24c0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x558910f17eb0 <e18874#> {g164} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e14c70 <e18877#> {g165} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6cba0 <e18890#> {g165} @dt=0x558910de4e50@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17fd0 <e18876#> {g165} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e18b80 <e6037> {g170}
    1:2:2:1:2:2: BEGIN 0x558910e14fa0 <e5937> {g170} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e15650 <e18892#> {g171} @dt=0x558910de1a30@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910e15380 <e5946> {g171} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f180f0 <e18891#> {g171} @dt=0x558910de1a30@(nw1)  register_write [LV] => VAR 0x558910de1b10 <e17471#> {g5} @dt=0x558910de1a30@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e15ce0 <e18894#> {g172} @dt=0x558910de1e90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910e15a10 <e5956> {g172} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f18210 <e18893#> {g172} @dt=0x558910de1e90@(nw1)  memory_to_register [LV] => VAR 0x558910de1f70 <e17474#> {g6} @dt=0x558910de1e90@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e16330 <e18896#> {g173} @dt=0x558910de23b0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910e16060 <e5967> {g173} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f18330 <e18895#> {g173} @dt=0x558910de23b0@(nw1)  memory_write [LV] => VAR 0x558910de2490 <e17477#> {g7} @dt=0x558910de23b0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e16980 <e18898#> {g174} @dt=0x558910de28d0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910e166b0 <e5978> {g174} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f18450 <e18897#> {g174} @dt=0x558910de28d0@(nw1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e17480#> {g8} @dt=0x558910de28d0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e17010 <e18900#> {g175} @dt=0x558910de2df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910e16d40 <e5989> {g175} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f18570 <e18899#> {g175} @dt=0x558910de2df0@(nw1)  register_destination [LV] => VAR 0x558910de2ed0 <e17483#> {g9} @dt=0x558910de2df0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e17660 <e18902#> {g176} @dt=0x558910de3310@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910e17390 <e6000> {g176} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f18690 <e18901#> {g176} @dt=0x558910de3310@(nw1)  branch [LV] => VAR 0x558910de33f0 <e17486#> {g10} @dt=0x558910de3310@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e17cf0 <e18904#> {g177} @dt=0x558910de3830@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910e17a20 <e6011> {g177} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f187b0 <e18903#> {g177} @dt=0x558910de3830@(nw1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e17489#> {g11} @dt=0x558910de3830@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e18340 <e18906#> {g178} @dt=0x558910de4550@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558910e18070 <e6022> {g178} @dt=0x558910db24c0@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x558910f188d0 <e18905#> {g178} @dt=0x558910de4550@(nw6)  ALU_function [LV] => VAR 0x558910de49d0 <e17492#> {g12} @dt=0x558910de4550@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e18a40 <e18908#> {g179} @dt=0x558910de4e50@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910e18770 <e6033> {g179} @dt=0x558910d5b210@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f189f0 <e18907#> {g179} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e17500#> {g13} @dt=0x558910de4e50@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1: MODULE 0x558910e1aee0 <e10628> {h1}  Comparator  L3
    1:2: VAR 0x558910e1c030 <e17216#> {h3} @dt=0x558910e1bbb0@(nw6)  op INPUT PORT
    1:2: VAR 0x558910e1d230 <e17224#> {h4} @dt=0x558910e1cd50@(nw5)  rt INPUT PORT
    1:2: VAR 0x558910e1e470 <e17232#> {h5} @dt=0x558910e1df90@(nw32)  a INPUT PORT
    1:2: VAR 0x558910e1f6b0 <e17240#> {h6} @dt=0x558910e1f1d0@(nw32)  b INPUT PORT
    1:2: VAR 0x558910e1fbf0 <e17248#> {h7} @dt=0x558910e1fb10@(nw1)  c OUTPUT PORT
    1:2: ALWAYS 0x558910e28e40 <e6399> {h9} [always_comb]
    1:2:2: BEGIN 0x558910e1fe70 <e6169> {h9} [UNNAMED]
    1:2:2:1: CASE 0x558910e201f0 <e6171> {h10}
    1:2:2:1:1: VARREF 0x558910f051f0 <e17249#> {h10} @dt=0x558910e1bbb0@(nw6)  op [RV] <- VAR 0x558910e1c030 <e17216#> {h3} @dt=0x558910e1bbb0@(nw6)  op INPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e242f0 <e6277> {h11}
    1:2:2:1:2:1: CONST 0x558910e203d0 <e6178> {h11} @dt=0x558910db24c0@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x558910e20740 <e6179> {h11} [UNNAMED]
    1:2:2:1:2:2:1: IF 0x558910e24110 <e6275> {h12}
    1:2:2:1:2:2:1:1: LOGOR 0x558910e215f0 <e6276> {h12} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x558910e20f10 <e6202> {h12} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x558910f0f330 <e17334#> {h12} @dt=0x558910e1cd50@(nw5)  rt [RV] <- VAR 0x558910e1d230 <e17224#> {h4} @dt=0x558910e1cd50@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:1:2: CONST 0x558910e20bd0 <e6188> {h12} @dt=0x558910e20d80@(G/w5)  5'h1
    1:2:2:1:2:2:1:1:2: EQ 0x558910e21530 <e6203> {h12} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x558910f0f450 <e17339#> {h12} @dt=0x558910e1cd50@(nw5)  rt [RV] <- VAR 0x558910e1d230 <e17224#> {h4} @dt=0x558910e1cd50@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x558910e21240 <e6199> {h12} @dt=0x558910e20d80@(G/w5)  5'h11
    1:2:2:1:2:2:1:2: BEGIN 0x558910e21730 <e6205> {h12} [UNNAMED]
    1:2:2:1:2:2:1:2:1: ASSIGN 0x558910e223a0 <e17251#> {h13} @dt=0x558910e1fb10@(nw1)
    1:2:2:1:2:2:1:2:1:1: GTES 0x558910f59770 <e17270#> {h13} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:2:1:1:1: VARREF 0x558910f0f570 <e21237#> {h13} @dt=0x558910f49560@(G/sw32)  a [RV] <- VAR 0x558910e1e470 <e17232#> {h5} @dt=0x558910e1df90@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x558910e21ef0 <e21241#> {h13} @dt=0x558910f49560@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2:1:2: VARREF 0x558910f0f690 <e17250#> {h13} @dt=0x558910e1fb10@(nw1)  c [LV] => VAR 0x558910e1fbf0 <e17248#> {h7} @dt=0x558910e1fb10@(nw1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3: IF 0x558910e24040 <e6273> {h15}
    1:2:2:1:2:2:1:3:1: LOGOR 0x558910e231a0 <e6274> {h15} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:3:1:1: EQ 0x558910e22ac0 <e6249> {h15} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:3:1:1:1: VARREF 0x558910f0f7b0 <e17324#> {h15} @dt=0x558910e1cd50@(nw5)  rt [RV] <- VAR 0x558910e1d230 <e17224#> {h4} @dt=0x558910e1cd50@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:1:2: CONST 0x558910e227d0 <e6235> {h15} @dt=0x558910e20d80@(G/w5)  5'h0
    1:2:2:1:2:2:1:3:1:2: EQ 0x558910e230e0 <e6250> {h15} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:3:1:2:1: VARREF 0x558910f0f8d0 <e17329#> {h15} @dt=0x558910e1cd50@(nw5)  rt [RV] <- VAR 0x558910e1d230 <e17224#> {h4} @dt=0x558910e1cd50@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:2:2: CONST 0x558910e22df0 <e6246> {h15} @dt=0x558910e20d80@(G/w5)  5'h10
    1:2:2:1:2:2:1:3:2: BEGIN 0x558910e232e0 <e6252> {h15} [UNNAMED]
    1:2:2:1:2:2:1:3:2:1: ASSIGN 0x558910e23f00 <e17288#> {h16} @dt=0x558910e1fb10@(nw1)
    1:2:2:1:2:2:1:3:2:1:1: LTS 0x558910f59d70 <e17307#> {h16} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:3:2:1:1:1: VARREF 0x558910f0f9f0 <e21245#> {h16} @dt=0x558910f49560@(G/sw32)  a [RV] <- VAR 0x558910e1e470 <e17232#> {h5} @dt=0x558910e1df90@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:3:2:1:1:2: CONST 0x558910e23a50 <e21249#> {h16} @dt=0x558910f49560@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:3:2:1:2: VARREF 0x558910f0fb10 <e17287#> {h16} @dt=0x558910e1fb10@(nw1)  c [LV] => VAR 0x558910e1fbf0 <e17248#> {h7} @dt=0x558910e1fb10@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e25090 <e6296> {h19}
    1:2:2:1:2:1: CONST 0x558910e243b0 <e6283> {h19} @dt=0x558910db24c0@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x558910e24720 <e6284> {h19} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e24e80 <e17345#> {h20} @dt=0x558910e1fb10@(nw1)
    1:2:2:1:2:2:1:1: EQ 0x558910e24d80 <e6293> {h20} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f0fc30 <e17346#> {h20} @dt=0x558910e1df90@(nw32)  a [RV] <- VAR 0x558910e1e470 <e17232#> {h5} @dt=0x558910e1df90@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558910f0fd50 <e17347#> {h20} @dt=0x558910e1f1d0@(nw32)  b [RV] <- VAR 0x558910e1f6b0 <e17240#> {h6} @dt=0x558910e1f1d0@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f0fe70 <e17344#> {h20} @dt=0x558910e1fb10@(nw1)  c [LV] => VAR 0x558910e1fbf0 <e17248#> {h7} @dt=0x558910e1fb10@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e25e60 <e6315> {h22}
    1:2:2:1:2:1: CONST 0x558910e25150 <e6302> {h22} @dt=0x558910db24c0@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x558910e254f0 <e6303> {h22} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e25c50 <e17353#> {h23} @dt=0x558910e1fb10@(nw1)
    1:2:2:1:2:2:1:1: NEQ 0x558910e25b50 <e6312> {h23} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f0ff90 <e17354#> {h23} @dt=0x558910e1df90@(nw32)  a [RV] <- VAR 0x558910e1e470 <e17232#> {h5} @dt=0x558910e1df90@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558910f100b0 <e17355#> {h23} @dt=0x558910e1f1d0@(nw32)  b [RV] <- VAR 0x558910e1f6b0 <e17240#> {h6} @dt=0x558910e1f1d0@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f101d0 <e17352#> {h23} @dt=0x558910e1fb10@(nw1)  c [LV] => VAR 0x558910e1fbf0 <e17248#> {h7} @dt=0x558910e1fb10@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e27120 <e6344> {h25}
    1:2:2:1:2:1: CONST 0x558910e25f20 <e6321> {h25} @dt=0x558910db24c0@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x558910e262c0 <e6322> {h25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e26f10 <e17361#> {h26} @dt=0x558910e1fb10@(nw1)
    1:2:2:1:2:2:1:1: LTES 0x558910f5a8b0 <e17380#> {h26} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f102f0 <e21253#> {h26} @dt=0x558910f49560@(G/sw32)  a [RV] <- VAR 0x558910e1e470 <e17232#> {h5} @dt=0x558910e1df90@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x558910e26a60 <e21257#> {h26} @dt=0x558910f49560@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x558910f10410 <e17360#> {h26} @dt=0x558910e1fb10@(nw1)  c [LV] => VAR 0x558910e1fbf0 <e17248#> {h7} @dt=0x558910e1fb10@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e28310 <e6373> {h28}
    1:2:2:1:2:1: CONST 0x558910e271e0 <e6350> {h28} @dt=0x558910db24c0@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x558910e27580 <e6351> {h28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e281d0 <e17398#> {h29} @dt=0x558910e1fb10@(nw1)
    1:2:2:1:2:2:1:1: GTS 0x558910f5aeb0 <e17417#> {h29} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f10530 <e21261#> {h29} @dt=0x558910f49560@(G/sw32)  a [RV] <- VAR 0x558910e1e470 <e17232#> {h5} @dt=0x558910e1df90@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x558910e27d20 <e21265#> {h29} @dt=0x558910f49560@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x558910f10650 <e17397#> {h29} @dt=0x558910e1fb10@(nw1)  c [LV] => VAR 0x558910e1fbf0 <e17248#> {h7} @dt=0x558910e1fb10@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e28d00 <e6386> {h31}
    1:2:2:1:2:2: BEGIN 0x558910e284c0 <e6374> {h31} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e28bc0 <e17435#> {h32} @dt=0x558910e1fb10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5b3d0 <e17448#> {h32} @dt=0x558910e1fb10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f10770 <e17434#> {h32} @dt=0x558910e1fb10@(nw1)  c [LV] => VAR 0x558910e1fbf0 <e17248#> {h7} @dt=0x558910e1fb10@(nw1)  c OUTPUT PORT
    1:2: ASSIGNW 0x558910e294f0 <e17454#> {h36} @dt=0x558910e1fb10@(nw1)
    1:2:1: EQ 0x558910e293f0 <e6396> {h36} @dt=0x558910d90ef0@(G/nw1)
    1:2:1:1: VARREF 0x558910f10890 <e17455#> {h36} @dt=0x558910e1df90@(nw32)  a [RV] <- VAR 0x558910e1e470 <e17232#> {h5} @dt=0x558910e1df90@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x558910f109b0 <e17456#> {h36} @dt=0x558910e1f1d0@(nw32)  b [RV] <- VAR 0x558910e1f6b0 <e17240#> {h6} @dt=0x558910e1f1d0@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x558910f10ad0 <e17453#> {h36} @dt=0x558910e1fb10@(nw1)  c [LV] => VAR 0x558910e1fbf0 <e17248#> {h7} @dt=0x558910e1fb10@(nw1)  c OUTPUT PORT
    1: MODULE 0x558910e2fb20 <e10629> {i1}  Hazard_Unit  L3
    1:2: VAR 0x558910e2ff90 <e16920#> {i2} @dt=0x558910e2feb0@(nw1)  branch_decode INPUT PORT
    1:2: VAR 0x558910e30e90 <e16923#> {i3} @dt=0x558910e309b0@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x558910e32090 <e16931#> {i4} @dt=0x558910e31bb0@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x558910e332d0 <e16939#> {i5} @dt=0x558910e32df0@(nw5)  Rs_execute INPUT PORT
    1:2: VAR 0x558910e34510 <e16947#> {i6} @dt=0x558910e34030@(nw5)  Rt_execute INPUT PORT
    1:2: VAR 0x558910e357b0 <e16955#> {i7} @dt=0x558910e352b0@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x558910e35d10 <e16963#> {i8} @dt=0x558910e35c30@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x558910e36270 <e16966#> {i9} @dt=0x558910e36190@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x558910e37530 <e16969#> {i10} @dt=0x558910e37030@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x558910e37a90 <e16977#> {i11} @dt=0x558910e379b0@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x558910e37ff0 <e16980#> {i12} @dt=0x558910e37f10@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x558910e39250 <e16983#> {i13} @dt=0x558910e38d70@(nw5)  write_register_writeback INPUT PORT
    1:2: VAR 0x558910e39850 <e16991#> {i14} @dt=0x558910e39770@(nw1)  register_write_writeback INPUT PORT
    1:2: VAR 0x558910e39e60 <e16994#> {i15} @dt=0x558910e39d80@(nw1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2: VAR 0x558910e3a430 <e16997#> {i17} @dt=0x558910e3a350@(nw1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x558910e3a980 <e17000#> {i18} @dt=0x558910e3a8a0@(nw1)  stall_decode OUTPUT PORT
    1:2: VAR 0x558910e3af60 <e17003#> {i19} @dt=0x558910e3ae80@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2: VAR 0x558910e3b570 <e17006#> {i20} @dt=0x558910e3b490@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2: VAR 0x558910e3bb60 <e17009#> {i21} @dt=0x558910e3ba80@(nw1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x558910e3ce50 <e17012#> {i22} @dt=0x558910e3c970@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2: VAR 0x558910e3e180 <e17020#> {i23} @dt=0x558910e3dca0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2: VAR 0x558910e3e680 <e17028#> {i26} @dt=0x558910e3e5a0@(nw1)  lwstall VAR
    1:2: VAR 0x558910e3eab0 <e17031#> {i27} @dt=0x558910e3e9d0@(nw1)  branchstall VAR
    1:2: ALWAYS 0x558910e4cf20 <e7139> {i29} [always_comb]
    1:2:2: BEGIN 0x558910e3ed60 <e6772> {i29} [UNNAMED]
    1:2:2:1: IF 0x558910e42980 <e6859> {i31}
    1:2:2:1:1: LOGAND 0x558910e3fd30 <e6860> {i31} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x558910e3faa0 <e6796> {i31} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x558910e3f4d0 <e6791> {i31} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x558910f584d0 <e17066#> {i31} @dt=0x558910f52ca0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x558910f0a540 <e17064#> {i31} @dt=0x558910e32df0@(nw5)  Rs_execute [RV] <- VAR 0x558910e332d0 <e16939#> {i5} @dt=0x558910e32df0@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558910e3f1e0 <e6782> {i31} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x558910e3f9a0 <e6792> {i31} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x558910f0a660 <e17067#> {i31} @dt=0x558910e32df0@(nw5)  Rs_execute [RV] <- VAR 0x558910e332d0 <e16939#> {i5} @dt=0x558910e32df0@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558910f0a780 <e17068#> {i31} @dt=0x558910e37030@(nw5)  write_register_memory [RV] <- VAR 0x558910e37530 <e16969#> {i10} @dt=0x558910e37030@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f0a8a0 <e17073#> {i31} @dt=0x558910e37f10@(nw1)  register_write_memory [RV] <- VAR 0x558910e37ff0 <e16980#> {i12} @dt=0x558910e37f10@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x558910e3ff00 <e6799> {i31} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x558910e405b0 <e17033#> {i32} @dt=0x558910e3c970@(nw2)
    1:2:2:1:2:1:1: CONST 0x558910e402c0 <e6807> {i32} @dt=0x558910e40470@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x558910f0a9c0 <e17032#> {i32} @dt=0x558910e3c970@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x558910e3ce50 <e17012#> {i22} @dt=0x558910e3c970@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3: IF 0x558910e428b0 <e6857> {i33}
    1:2:2:1:3:1: LOGAND 0x558910e415e0 <e6858> {i33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:3:1:1: LOGAND 0x558910e41330 <e6832> {i33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:3:1:1:1: NEQ 0x558910e40d10 <e6827> {i33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x558910f58250 <e17048#> {i33} @dt=0x558910f52ca0@(G/wu32/5)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x558910f0aae0 <e17046#> {i33} @dt=0x558910e32df0@(nw5)  Rs_execute [RV] <- VAR 0x558910e332d0 <e16939#> {i5} @dt=0x558910e32df0@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x558910e40a20 <e6818> {i33} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:1:2: EQ 0x558910e41230 <e6828> {i33} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x558910f0ac00 <e17049#> {i33} @dt=0x558910e32df0@(nw5)  Rs_execute [RV] <- VAR 0x558910e332d0 <e16939#> {i5} @dt=0x558910e32df0@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x558910f0ad20 <e17050#> {i33} @dt=0x558910e38d70@(nw5)  write_register_writeback [RV] <- VAR 0x558910e39250 <e16983#> {i13} @dt=0x558910e38d70@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f0ae40 <e17055#> {i33} @dt=0x558910e39770@(nw1)  register_write_writeback [RV] <- VAR 0x558910e39850 <e16991#> {i14} @dt=0x558910e39770@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x558910e41780 <e6835> {i33} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x558910e41e30 <e17035#> {i34} @dt=0x558910e3c970@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x558910e41b40 <e6844> {i34} @dt=0x558910e40470@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x558910f0af60 <e17034#> {i34} @dt=0x558910e3c970@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x558910e3ce50 <e17012#> {i22} @dt=0x558910e3c970@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x558910e42080 <e6846> {i35} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x558910e42730 <e17037#> {i36} @dt=0x558910e3c970@(nw2)
    1:2:2:1:3:3:1:1: CONST 0x558910e42440 <e6855> {i36} @dt=0x558910e40470@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x558910f0b080 <e17036#> {i36} @dt=0x558910e3c970@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x558910e3ce50 <e17012#> {i22} @dt=0x558910e3c970@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1: IF 0x558910e46580 <e6950> {i39}
    1:2:2:1:1: LOGAND 0x558910e43890 <e6949> {i39} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x558910e43600 <e6884> {i39} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x558910e43030 <e6879> {i39} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x558910f589d0 <e17108#> {i39} @dt=0x558910f52ca0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x558910f0b1a0 <e17106#> {i39} @dt=0x558910e34030@(nw5)  Rt_execute [RV] <- VAR 0x558910e34510 <e16947#> {i6} @dt=0x558910e34030@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558910e42d40 <e6870> {i39} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x558910e43500 <e6880> {i39} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x558910f0b2c0 <e17109#> {i39} @dt=0x558910e34030@(nw5)  Rt_execute [RV] <- VAR 0x558910e34510 <e16947#> {i6} @dt=0x558910e34030@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558910f0b3e0 <e17110#> {i39} @dt=0x558910e37030@(nw5)  write_register_memory [RV] <- VAR 0x558910e37530 <e16969#> {i10} @dt=0x558910e37030@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f0b500 <e17115#> {i39} @dt=0x558910e37f10@(nw1)  register_write_memory [RV] <- VAR 0x558910e37ff0 <e16980#> {i12} @dt=0x558910e37f10@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x558910e43a60 <e6887> {i39} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x558910e44110 <e17075#> {i40} @dt=0x558910e3dca0@(nw2)
    1:2:2:1:2:1:1: CONST 0x558910e43e20 <e6896> {i40} @dt=0x558910e40470@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x558910f0b620 <e17074#> {i40} @dt=0x558910e3dca0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x558910e3e180 <e17020#> {i23} @dt=0x558910e3dca0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3: IF 0x558910e464b0 <e6946> {i41}
    1:2:2:1:3:1: LOGAND 0x558910e45140 <e6947> {i41} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:3:1:1: LOGAND 0x558910e44e90 <e6921> {i41} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:3:1:1:1: NEQ 0x558910e44870 <e6916> {i41} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x558910f58750 <e17090#> {i41} @dt=0x558910f52ca0@(G/wu32/5)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x558910f0b740 <e17088#> {i41} @dt=0x558910e34030@(nw5)  Rt_execute [RV] <- VAR 0x558910e34510 <e16947#> {i6} @dt=0x558910e34030@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x558910e44580 <e6907> {i41} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:1:2: EQ 0x558910e44d90 <e6917> {i41} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x558910f0b860 <e17091#> {i41} @dt=0x558910e34030@(nw5)  Rt_execute [RV] <- VAR 0x558910e34510 <e16947#> {i6} @dt=0x558910e34030@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x558910f0b980 <e17092#> {i41} @dt=0x558910e38d70@(nw5)  write_register_writeback [RV] <- VAR 0x558910e39250 <e16983#> {i13} @dt=0x558910e38d70@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f0baa0 <e17097#> {i41} @dt=0x558910e39770@(nw1)  register_write_writeback [RV] <- VAR 0x558910e39850 <e16991#> {i14} @dt=0x558910e39770@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x558910e45330 <e6924> {i41} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x558910e459e0 <e17077#> {i42} @dt=0x558910e3dca0@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x558910e456f0 <e6933> {i42} @dt=0x558910e40470@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x558910f0bbc0 <e17076#> {i42} @dt=0x558910e3dca0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x558910e3e180 <e17020#> {i23} @dt=0x558910e3dca0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x558910e45c80 <e6935> {i43} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x558910e46330 <e17079#> {i44} @dt=0x558910e3dca0@(nw2)
    1:2:2:1:3:3:1:1: CONST 0x558910e46040 <e6944> {i44} @dt=0x558910e40470@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x558910f0bce0 <e17078#> {i44} @dt=0x558910e3dca0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x558910e3e180 <e17020#> {i23} @dt=0x558910e3dca0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910e47480 <e17117#> {i49} @dt=0x558910e3e5a0@(nw1)
    1:2:2:1:1: LOGAND 0x558910e473c0 <e6974> {i49} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x558910e47070 <e6970> {i49} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x558910e46b10 <e6965> {i49} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x558910f0be00 <e17118#> {i49} @dt=0x558910e309b0@(nw5)  Rs_decode [RV] <- VAR 0x558910e30e90 <e16923#> {i3} @dt=0x558910e309b0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x558910f0bf20 <e17119#> {i49} @dt=0x558910e34030@(nw5)  Rt_execute [RV] <- VAR 0x558910e34510 <e16947#> {i6} @dt=0x558910e34030@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x558910e46f70 <e6966> {i49} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x558910f0c040 <e17124#> {i49} @dt=0x558910e31bb0@(nw5)  Rt_decode [RV] <- VAR 0x558910e32090 <e16931#> {i4} @dt=0x558910e31bb0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558910f0c160 <e17125#> {i49} @dt=0x558910e34030@(nw5)  Rt_execute [RV] <- VAR 0x558910e34510 <e16947#> {i6} @dt=0x558910e34030@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f0c280 <e17130#> {i49} @dt=0x558910e35c30@(nw1)  memory_to_register_execute [RV] <- VAR 0x558910e35d10 <e16963#> {i8} @dt=0x558910e35c30@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x558910f0c3a0 <e17116#> {i49} @dt=0x558910e3e5a0@(nw1)  lwstall [LV] => VAR 0x558910e3e680 <e17028#> {i26} @dt=0x558910e3e5a0@(nw1)  lwstall VAR
    1:2:2:1: ASSIGN 0x558910e48690 <e17132#> {i54} @dt=0x558910e3ae80@(nw1)
    1:2:2:1:1: LOGAND 0x558910e485d0 <e7005> {i54} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x558910e48340 <e7001> {i54} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x558910e47d70 <e6996> {i54} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x558910f58e10 <e17143#> {i54} @dt=0x558910f52ca0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x558910f0c4c0 <e17141#> {i54} @dt=0x558910e309b0@(nw5)  Rs_decode [RV] <- VAR 0x558910e30e90 <e16923#> {i3} @dt=0x558910e309b0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558910e47a80 <e6987> {i54} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x558910e48240 <e6997> {i54} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x558910f0c5e0 <e17144#> {i54} @dt=0x558910e309b0@(nw5)  Rs_decode [RV] <- VAR 0x558910e30e90 <e16923#> {i3} @dt=0x558910e309b0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558910f0c700 <e17145#> {i54} @dt=0x558910e37030@(nw5)  write_register_memory [RV] <- VAR 0x558910e37530 <e16969#> {i10} @dt=0x558910e37030@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f0c820 <e17150#> {i54} @dt=0x558910e37f10@(nw1)  register_write_memory [RV] <- VAR 0x558910e37ff0 <e16980#> {i12} @dt=0x558910e37f10@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x558910f0c940 <e17131#> {i54} @dt=0x558910e3ae80@(nw1)  forward_register_file_output_1_decode [LV] => VAR 0x558910e3af60 <e17003#> {i19} @dt=0x558910e3ae80@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910e49800 <e17152#> {i55} @dt=0x558910e3b490@(nw1)
    1:2:2:1:1: LOGAND 0x558910e49740 <e7036> {i55} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x558910e494b0 <e7032> {i55} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x558910e48ee0 <e7027> {i55} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x558910f59090 <e17163#> {i55} @dt=0x558910f52ca0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x558910f0ca60 <e17161#> {i55} @dt=0x558910e31bb0@(nw5)  Rt_decode [RV] <- VAR 0x558910e32090 <e16931#> {i4} @dt=0x558910e31bb0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558910e48bf0 <e7018> {i55} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x558910e493b0 <e7028> {i55} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x558910f0cb80 <e17164#> {i55} @dt=0x558910e31bb0@(nw5)  Rt_decode [RV] <- VAR 0x558910e32090 <e16931#> {i4} @dt=0x558910e31bb0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558910f0cca0 <e17165#> {i55} @dt=0x558910e37030@(nw5)  write_register_memory [RV] <- VAR 0x558910e37530 <e16969#> {i10} @dt=0x558910e37030@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f0cdc0 <e17170#> {i55} @dt=0x558910e37f10@(nw1)  register_write_memory [RV] <- VAR 0x558910e37ff0 <e16980#> {i12} @dt=0x558910e37f10@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x558910f0cee0 <e17151#> {i55} @dt=0x558910e3b490@(nw1)  forward_register_file_output_2_decode [LV] => VAR 0x558910e3b570 <e17006#> {i20} @dt=0x558910e3b490@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910e4b790 <e17172#> {i57} @dt=0x558910e3e9d0@(nw1)
    1:2:2:1:1: LOGOR 0x558910e4b6d0 <e7097> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x558910e4a800 <e7093> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1: LOGAND 0x558910e49df0 <e7063> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x558910f0d000 <e17173#> {i57} @dt=0x558910e2feb0@(nw1)  branch_decode [RV] <- VAR 0x558910e2ff90 <e16920#> {i2} @dt=0x558910e2feb0@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x558910f0d120 <e17174#> {i57} @dt=0x558910e36190@(nw1)  register_write_execute [RV] <- VAR 0x558910e36270 <e16966#> {i9} @dt=0x558910e36190@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x558910e4a700 <e7064> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:2:1: EQ 0x558910e4a220 <e7059> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:2:1:1: VARREF 0x558910f0d240 <e17175#> {i57} @dt=0x558910e352b0@(nw5)  write_register_execute [RV] <- VAR 0x558910e357b0 <e16955#> {i7} @dt=0x558910e352b0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x558910f0d360 <e17176#> {i57} @dt=0x558910e309b0@(nw5)  Rs_decode [RV] <- VAR 0x558910e30e90 <e16923#> {i3} @dt=0x558910e309b0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x558910e4a640 <e7060> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:2:2:1: VARREF 0x558910f0d480 <e17181#> {i57} @dt=0x558910e352b0@(nw5)  write_register_execute [RV] <- VAR 0x558910e357b0 <e16955#> {i7} @dt=0x558910e352b0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x558910f0d5a0 <e17182#> {i57} @dt=0x558910e31bb0@(nw5)  Rt_decode [RV] <- VAR 0x558910e32090 <e16931#> {i4} @dt=0x558910e31bb0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x558910e4b610 <e7094> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:2:1: LOGAND 0x558910e4aca0 <e7089> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:2:1:1: VARREF 0x558910f0d6c0 <e17187#> {i57} @dt=0x558910e2feb0@(nw1)  branch_decode [RV] <- VAR 0x558910e2ff90 <e16920#> {i2} @dt=0x558910e2feb0@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x558910f0d7e0 <e17188#> {i57} @dt=0x558910e379b0@(nw1)  memory_to_register_memory [RV] <- VAR 0x558910e37a90 <e16977#> {i11} @dt=0x558910e379b0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x558910e4b510 <e7090> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:2:2:1: EQ 0x558910e4b0a0 <e7085> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:2:2:1:1: VARREF 0x558910f0d900 <e17189#> {i57} @dt=0x558910e37030@(nw5)  write_register_memory [RV] <- VAR 0x558910e37530 <e16969#> {i10} @dt=0x558910e37030@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x558910f0da20 <e17190#> {i57} @dt=0x558910e309b0@(nw5)  Rs_decode [RV] <- VAR 0x558910e30e90 <e16923#> {i3} @dt=0x558910e309b0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x558910e4b450 <e7086> {i57} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:2:2:2:1: VARREF 0x558910f0db40 <e17195#> {i57} @dt=0x558910e37030@(nw5)  write_register_memory [RV] <- VAR 0x558910e37530 <e16969#> {i10} @dt=0x558910e37030@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x558910f0dc60 <e17196#> {i57} @dt=0x558910e31bb0@(nw5)  Rt_decode [RV] <- VAR 0x558910e32090 <e16931#> {i4} @dt=0x558910e31bb0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x558910f0dd80 <e17171#> {i57} @dt=0x558910e3e9d0@(nw1)  branchstall [LV] => VAR 0x558910e3eab0 <e17031#> {i27} @dt=0x558910e3e9d0@(nw1)  branchstall VAR
    1:2:2:1: ASSIGN 0x558910e4be00 <e17202#> {i60} @dt=0x558910e3a350@(nw1)
    1:2:2:1:1: LOGOR 0x558910e4bd40 <e7108> {i60} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x558910f0dea0 <e17203#> {i60} @dt=0x558910e3e9d0@(nw1)  branchstall [RV] <- VAR 0x558910e3eab0 <e17031#> {i27} @dt=0x558910e3e9d0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x558910f0dfc0 <e17204#> {i60} @dt=0x558910e3e5a0@(nw1)  lwstall [RV] <- VAR 0x558910e3e680 <e17028#> {i26} @dt=0x558910e3e5a0@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x558910f0e0e0 <e17201#> {i60} @dt=0x558910e3a350@(nw1)  stall_fetch [LV] => VAR 0x558910e3a430 <e16997#> {i17} @dt=0x558910e3a350@(nw1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910e4c430 <e17206#> {i61} @dt=0x558910e3a8a0@(nw1)
    1:2:2:1:1: LOGOR 0x558910e4c370 <e7119> {i61} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x558910f0e200 <e17207#> {i61} @dt=0x558910e3e9d0@(nw1)  branchstall [RV] <- VAR 0x558910e3eab0 <e17031#> {i27} @dt=0x558910e3e9d0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x558910f04b10 <e17208#> {i61} @dt=0x558910e3e5a0@(nw1)  lwstall [RV] <- VAR 0x558910e3e680 <e17028#> {i26} @dt=0x558910e3e5a0@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x558910f04c30 <e17205#> {i61} @dt=0x558910e3a8a0@(nw1)  stall_decode [LV] => VAR 0x558910e3a980 <e17000#> {i18} @dt=0x558910e3a8a0@(nw1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910e4cdb0 <e17210#> {i62} @dt=0x558910e3ba80@(nw1)
    1:2:2:1:1: LOGOR 0x558910e4ccf0 <e7135> {i62} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x558910e4c9e0 <e7131> {i62} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x558910f04d50 <e17211#> {i62} @dt=0x558910e3e9d0@(nw1)  branchstall [RV] <- VAR 0x558910e3eab0 <e17031#> {i27} @dt=0x558910e3e9d0@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x558910f04e70 <e17212#> {i62} @dt=0x558910e3e5a0@(nw1)  lwstall [RV] <- VAR 0x558910e3e680 <e17028#> {i26} @dt=0x558910e3e5a0@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x558910f04f90 <e17213#> {i62} @dt=0x558910e39d80@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x558910e39e60 <e16994#> {i15} @dt=0x558910e39d80@(nw1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:2:1:2: VARREF 0x558910f050b0 <e17209#> {i62} @dt=0x558910e3ba80@(nw1)  flush_execute_register [LV] => VAR 0x558910e3bb60 <e17009#> {i21} @dt=0x558910e3ba80@(nw1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x558910e4df90 <e10630> {j1}  Left_Shift  L3
    1:2: VAR 0x558910e4e790 <e15001> {j3} @dt=0x558910e4e520@(G/swu32/2)  shift_distance GPARAM
    1:2:3: CONST 0x558910e4e390 <e7154> {j3} @dt=0x558910e4e520@(G/swu32/2)  ?32?sh2
    1:2: VAR 0x558910e4f9f0 <e16893#> {j6} @dt=0x558910e4f510@(nw32)  shift_input INPUT PORT
    1:2: VAR 0x558910e50c30 <e16901#> {j7} @dt=0x558910e50750@(nw32)  shift_output OUTPUT PORT
    1:2: ASSIGNW 0x558910e51330 <e16908#> {j10} @dt=0x558910e50750@(nw32)
    1:2:1: SHIFTL 0x558910e51270 <e16917#> {j10} @dt=0x558910e50750@(nw32)
    1:2:1:1: VARREF 0x558910f0a1e0 <e16909#> {j10} @dt=0x558910e4f510@(nw32)  shift_input [RV] <- VAR 0x558910e4f9f0 <e16893#> {j6} @dt=0x558910e4f510@(nw32)  shift_input INPUT PORT
    1:2:1:2: VARREF 0x558910f0a300 <e16910#> {j10} @dt=0x558910e4e520@(G/swu32/2)  shift_distance [RV] <- VAR 0x558910e4e790 <e15001> {j3} @dt=0x558910e4e520@(G/swu32/2)  shift_distance GPARAM
    1:2:2: VARREF 0x558910f0a420 <e16907#> {j10} @dt=0x558910e50750@(nw32)  shift_output [LV] => VAR 0x558910e50c30 <e16901#> {j7} @dt=0x558910e50750@(nw32)  shift_output OUTPUT PORT
    1: MODULE 0x558910f32b70 <e14956> {k1}  MUX_2INPUT__B5  L3
    1:2: VAR 0x558910f32ca0 <e15009> {k3} @dt=0x558910d16f70@(G/swu32/3)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x558910f35210 <e14960> {c309} @dt=0x558910d16f70@(G/swu32/3)  ?32?sh5
    1:2: VAR 0x558910f33090 <e16768#> {k6} @dt=0x558910f33210@(nw1)  control INPUT PORT
    1:2: VAR 0x558910f332f0 <e16771#> {k7} @dt=0x558910f33470@(nw5)  input_0 INPUT PORT
    1:2: VAR 0x558910f33b50 <e16808#> {k8} @dt=0x558910f33cd0@(nw5)  input_1 INPUT PORT
    1:2: VAR 0x558910f343b0 <e16845#> {k10} @dt=0x558910f34530@(nw5)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x558910f34c10 <e16881#> {k13} @dt=0x558910f34530@(nw5)
    1:2:1: COND 0x558910f34cd0 <e16890#> {k13} @dt=0x558910f34530@(nw5)
    1:2:1:1: VARREF 0x558910f34d90 <e16882#> {k13} @dt=0x558910f33210@(nw1)  control [RV] <- VAR 0x558910f33090 <e16768#> {k6} @dt=0x558910f33210@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x558910f34eb0 <e16883#> {k13} @dt=0x558910f33cd0@(nw5)  input_1 [RV] <- VAR 0x558910f33b50 <e16808#> {k8} @dt=0x558910f33cd0@(nw5)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x558910f34fd0 <e16884#> {k13} @dt=0x558910f33470@(nw5)  input_0 [RV] <- VAR 0x558910f332f0 <e16771#> {k7} @dt=0x558910f33470@(nw5)  input_0 INPUT PORT
    1:2:2: VARREF 0x558910f350f0 <e16880#> {k13} @dt=0x558910f34530@(nw5)  resolved [LV] => VAR 0x558910f343b0 <e16845#> {k10} @dt=0x558910f34530@(nw5)  resolved OUTPUT PORT
    1: MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x558910efcde0 <e14993> {k3} @dt=0x558910d5cc30@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x558910f329a0 <e14939> {c189} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x558910efdc80 <e16643#> {k6} @dt=0x558910f21d00@(nw1)  control INPUT PORT
    1:2: VAR 0x558910f21de0 <e16646#> {k7} @dt=0x558910f21f60@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x558910f22580 <e16683#> {k8} @dt=0x558910f22700@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x558910f31c20 <e16720#> {k10} @dt=0x558910f22a80@(nw32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x558910f323a0 <e16756#> {k13} @dt=0x558910f22a80@(nw32)
    1:2:1: COND 0x558910f32460 <e16765#> {k13} @dt=0x558910f22a80@(nw32)
    1:2:1:1: VARREF 0x558910f32520 <e16757#> {k13} @dt=0x558910f21d00@(nw1)  control [RV] <- VAR 0x558910efdc80 <e16643#> {k6} @dt=0x558910f21d00@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x558910f32640 <e16758#> {k13} @dt=0x558910f22700@(nw32)  input_1 [RV] <- VAR 0x558910f22580 <e16683#> {k8} @dt=0x558910f22700@(nw32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x558910f32760 <e16759#> {k13} @dt=0x558910f21f60@(nw32)  input_0 [RV] <- VAR 0x558910f21de0 <e16646#> {k7} @dt=0x558910f21f60@(nw32)  input_0 INPUT PORT
    1:2:2: VARREF 0x558910f32880 <e16755#> {k13} @dt=0x558910f22a80@(nw32)  resolved [LV] => VAR 0x558910f31c20 <e16720#> {k10} @dt=0x558910f22a80@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x558910f353c0 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2: VAR 0x558910f354f0 <e15017> {l3} @dt=0x558910d5cc30@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x558910f3ef60 <e14969> {c316} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x558910f35900 <e16433#> {l6} @dt=0x558910f35a80@(nw2)  control INPUT PORT
    1:2: VAR 0x558910f35f80 <e16441#> {l7} @dt=0x558910f36100@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x558910f3bf70 <e16478#> {l8} @dt=0x558910dc1960@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x558910f3c4f0 <e16515#> {l9} @dt=0x558910daf5d0@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x558910f3ca70 <e16552#> {l10} @dt=0x558910da9230@(nw32)  input_3 INPUT PORT
    1:2: VAR 0x558910f3cff0 <e16589#> {l12} @dt=0x558910f3d170@(nw32)  resolved OUTPUT PORT
    1:2: ALWAYS 0x558910f3d7d0 <e7624> {l15} [always_comb]
    1:2:2: BEGIN 0x558910f3d890 <e7567> {l15} [UNNAMED]
    1:2:2:1: CASE 0x558910e4d350 <e7569> {l16}
    1:2:2:1:1: VARREF 0x558910f3d980 <e16624#> {l16} @dt=0x558910f35a80@(nw2)  control [RV] <- VAR 0x558910f35900 <e16433#> {l6} @dt=0x558910f35a80@(nw2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x558910f3daa0 <e7582> {l17}
    1:2:2:1:2:1: CONST 0x558910f3db60 <e7576> {l17} @dt=0x558910e40470@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x558910f3dcd0 <e16626#> {l17} @dt=0x558910f3d170@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f3dd90 <e16627#> {l17} @dt=0x558910f36100@(nw32)  input_0 [RV] <- VAR 0x558910f35f80 <e16441#> {l7} @dt=0x558910f36100@(nw32)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f3deb0 <e16625#> {l17} @dt=0x558910f3d170@(nw32)  resolved [LV] => VAR 0x558910f3cff0 <e16589#> {l12} @dt=0x558910f3d170@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910f3dfd0 <e7595> {l18}
    1:2:2:1:2:1: CONST 0x558910f3e090 <e7588> {l18} @dt=0x558910e40470@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x558910f3e200 <e16629#> {l18} @dt=0x558910f3d170@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f3e2c0 <e16630#> {l18} @dt=0x558910dc1960@(nw32)  input_1 [RV] <- VAR 0x558910f3bf70 <e16478#> {l8} @dt=0x558910dc1960@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f3e3e0 <e16628#> {l18} @dt=0x558910f3d170@(nw32)  resolved [LV] => VAR 0x558910f3cff0 <e16589#> {l12} @dt=0x558910f3d170@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910f3e500 <e7608> {l19}
    1:2:2:1:2:1: CONST 0x558910f3e5c0 <e7601> {l19} @dt=0x558910e40470@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x558910f3e730 <e16632#> {l19} @dt=0x558910f3d170@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f3e7f0 <e16633#> {l19} @dt=0x558910daf5d0@(nw32)  input_2 [RV] <- VAR 0x558910f3c4f0 <e16515#> {l9} @dt=0x558910daf5d0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f3e910 <e16631#> {l19} @dt=0x558910f3d170@(nw32)  resolved [LV] => VAR 0x558910f3cff0 <e16589#> {l12} @dt=0x558910f3d170@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910f3ea30 <e7621> {l20}
    1:2:2:1:2:1: CONST 0x558910f3eaf0 <e7614> {l20} @dt=0x558910e40470@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x558910f3ec60 <e16635#> {l20} @dt=0x558910f3d170@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f3ed20 <e16636#> {l20} @dt=0x558910da9230@(nw32)  input_3 [RV] <- VAR 0x558910f3ca70 <e16552#> {l10} @dt=0x558910da9230@(nw32)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f3ee40 <e16634#> {l20} @dt=0x558910f3d170@(nw32)  resolved [LV] => VAR 0x558910f3cff0 <e16589#> {l12} @dt=0x558910f3d170@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x558910e67650 <e10633> {m1}  Program_Counter  L3
    1:2: VAR 0x558910e67ac0 <e16388#> {m2} @dt=0x558910e679e0@(nw1)  clk INPUT PORT
    1:2: VAR 0x558910e68c00 <e16391#> {m3} @dt=0x558910e68700@(nw32)  address_input INPUT PORT
    1:2: VAR 0x558910e69120 <e16399#> {m4} @dt=0x558910e69040@(nw1)  enable INPUT PORT
    1:2: VAR 0x558910e69640 <e16402#> {m5} @dt=0x558910e69560@(nw1)  reset INPUT PORT
    1:2: VAR 0x558910e69b60 <e16405#> {m6} @dt=0x558910e69a80@(nw1)  halt OUTPUT PORT
    1:2: VAR 0x558910e6ade0 <e16408#> {m7} @dt=0x558910e6a8e0@(nw32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x558910e6bb40 <e7781> {m10} [always_comb]
    1:2:2: BEGIN 0x558910e6b060 <e7718> {m10} [UNNAMED]
    1:2:2:1: ASSIGN 0x558910e6ba00 <e16415#> {m11} @dt=0x558910e69a80@(nw1)
    1:2:2:1:1: EQ 0x558910e6b900 <e7732> {m11} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x558910f07f00 <e16416#> {m11} @dt=0x558910e6a8e0@(nw32)  address_output [RV] <- VAR 0x558910e6ade0 <e16408#> {m7} @dt=0x558910e6a8e0@(nw32)  address_output OUTPUT PORT
    1:2:2:1:1:2: CONST 0x558910e6b630 <e7729> {m11} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x558910f08020 <e16414#> {m11} @dt=0x558910e69a80@(nw1)  halt [LV] => VAR 0x558910e69b60 <e16405#> {m6} @dt=0x558910e69a80@(nw1)  halt OUTPUT PORT
    1:2: ALWAYS 0x558910e6dd40 <e7780> {m13} [always_ff]
    1:2:1: SENTREE 0x558910e6c140 <e7742> {m13}
    1:2:1:1: SENITEM 0x558910e6be20 <e7736> {m13} [POS]
    1:2:1:1:1: VARREF 0x558910f08140 <e16421#> {m13} @dt=0x558910e679e0@(nw1)  clk [RV] <- VAR 0x558910e67ac0 <e16388#> {m2} @dt=0x558910e679e0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558910e6c080 <e7741> {m13} [POS]
    1:2:1:1:1: VARREF 0x558910f08260 <e16422#> {m13} @dt=0x558910e69560@(nw1)  reset [RV] <- VAR 0x558910e69640 <e16402#> {m5} @dt=0x558910e69560@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x558910e6c280 <e7743> {m13} [UNNAMED]
    1:2:2:1: IF 0x558910e4d540 <e7756> {m14}
    1:2:2:1:1: VARREF 0x558910f08380 <e16425#> {m14} @dt=0x558910e69560@(nw1)  reset [RV] <- VAR 0x558910e69640 <e16402#> {m5} @dt=0x558910e69560@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910e6c6b0 <e7745> {m14} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910e6cde0 <e16424#> {m15} @dt=0x558910e6a8e0@(nw32)
    1:2:2:1:2:1:1: CONST 0x558910e6cb10 <e7754> {m15} @dt=0x558910d5ba80@(G/w32)  32'hbfc00000
    1:2:2:1:2:1:2: VARREF 0x558910f084a0 <e16423#> {m15} @dt=0x558910e6a8e0@(nw32)  address_output [LV] => VAR 0x558910e6ade0 <e16408#> {m7} @dt=0x558910e6a8e0@(nw32)  address_output OUTPUT PORT
    1:2:2:1: IF 0x558910e6dbc0 <e7778> {m17}
    1:2:2:1:1: LOGAND 0x558910e6d480 <e7777> {m17} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: LOGNOT 0x558910e6d130 <e7767> {m17} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x558910f085c0 <e16429#> {m17} @dt=0x558910e69040@(nw1)  enable [RV] <- VAR 0x558910e69120 <e16399#> {m4} @dt=0x558910e69040@(nw1)  enable INPUT PORT
    1:2:2:1:1:2: LOGNOT 0x558910e6d3c0 <e7768> {m17} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:2:1: VARREF 0x558910f086e0 <e16430#> {m17} @dt=0x558910e69560@(nw1)  reset [RV] <- VAR 0x558910e69640 <e16402#> {m5} @dt=0x558910e69560@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910e6d5c0 <e7770> {m17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910e6da80 <e16427#> {m18} @dt=0x558910e6a8e0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x558910f08800 <e16428#> {m18} @dt=0x558910e68700@(nw32)  address_input [RV] <- VAR 0x558910e68c00 <e16391#> {m3} @dt=0x558910e68700@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910f08920 <e16426#> {m18} @dt=0x558910e6a8e0@(nw32)  address_output [LV] => VAR 0x558910e6ade0 <e16408#> {m7} @dt=0x558910e6a8e0@(nw32)  address_output OUTPUT PORT
    1: MODULE 0x558910e712a0 <e10634> {n2}  Register_File  L3
    1:2: VAR 0x558910e71790 <e16075#> {n3} @dt=0x558910e716b0@(nw1)  clk INPUT PORT
    1:2: VAR 0x558910e71cb0 <e16078#> {n4} @dt=0x558910e71bd0@(nw1)  pipelined INPUT PORT
    1:2: VAR 0x558910e721d0 <e16081#> {n5} @dt=0x558910e720f0@(nw1)  HI_LO_output INPUT PORT
    1:2: VAR 0x558910e726f0 <e16084#> {n6} @dt=0x558910e72610@(nw1)  write_enable INPUT PORT
    1:2: VAR 0x558910e72ab0 <e16087#> {n6} @dt=0x558910e729d0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2: VAR 0x558910e73c70 <e16090#> {n7} @dt=0x558910e73770@(nw5)  read_address_1 INPUT PORT
    1:2: VAR 0x558910e74450 <e16098#> {n7} @dt=0x558910e73f50@(nw5)  read_address_2 INPUT PORT
    1:2: VAR 0x558910e74c30 <e16106#> {n7} @dt=0x558910e74730@(nw5)  write_address INPUT PORT
    1:2: VAR 0x558910e75e70 <e16114#> {n8} @dt=0x558910e75970@(nw32)  write_data INPUT PORT
    1:2: VAR 0x558910e76650 <e16122#> {n8} @dt=0x558910e76150@(nw32)  HI_write_data INPUT PORT
    1:2: VAR 0x558910e76e30 <e16130#> {n8} @dt=0x558910e76930@(nw32)  LO_write_data INPUT PORT
    1:2: VAR 0x558910e780a0 <e16138#> {n9} @dt=0x558910e77ba0@(nw32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x558910e788b0 <e16146#> {n9} @dt=0x558910e783b0@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x558910e79b20 <e16154#> {n10} @dt=0x558910e79620@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x558910e7b690 <e16162#> {n13} @dt=0x558910e7b5b0@(nw32)u[31:0]  registers VAR
    1:2: VAR 0x558910e7c7e0 <e16173#> {n14} @dt=0x558910e7c2e0@(nw32)  HI_reg VAR
    1:2: VAR 0x558910e7cf10 <e16181#> {n14} @dt=0x558910e7ca10@(nw32)  LO_reg VAR
    1:2: VAR 0x558910e7e080 <e16189#> {n15} @dt=0x558910e7dbc0@(nw32)  read_data_1_pre_mux VAR
    1:2: VAR 0x558910e7f230 <e16197#> {n16} @dt=0x558910e7ed70@(nw32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x558910e805b0 <e16204#> {n20} @dt=0x558910e7dbc0@(nw32)
    1:2:1: COND 0x558910e804f0 <e16242#> {n20} @dt=0x558910e7dbc0@(nw32)
    1:2:1:1: NEQ 0x558910e7fbd0 <e8104> {n20} @dt=0x558910d90ef0@(G/nw1)
    1:2:1:1:1: EXTEND 0x558910f52d80 <e16214#> {n20} @dt=0x558910f52ca0@(G/wu32/5)
    1:2:1:1:1:1: VARREF 0x558910f05c20 <e16212#> {n20} @dt=0x558910e73770@(nw5)  read_address_1 [RV] <- VAR 0x558910e73c70 <e16090#> {n7} @dt=0x558910e73770@(nw5)  read_address_1 INPUT PORT
    1:2:1:1:2: CONST 0x558910e7f900 <e8090> {n20} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:1:2: ARRAYSEL 0x558910f52e40 <e16225#> {n20} @dt=0x558910e7b0b0@(nw32)
    1:2:1:2:1: VARREF 0x558910f05d40 <e16221#> {n20} @dt=0x558910e7b5b0@(nw32)u[31:0]  registers [RV] <- VAR 0x558910e7b690 <e16162#> {n13} @dt=0x558910e7b5b0@(nw32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x558910f05e60 <e16222#> {n20} @dt=0x558910e73770@(nw5)  read_address_1 [RV] <- VAR 0x558910e73c70 <e16090#> {n7} @dt=0x558910e73770@(nw5)  read_address_1 INPUT PORT
    1:2:1:3: CONST 0x558910e80220 <e8106> {n20} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x558910f05f80 <e16203#> {n20} @dt=0x558910e7dbc0@(nw32)  read_data_1_pre_mux [LV] => VAR 0x558910e7e080 <e16189#> {n15} @dt=0x558910e7dbc0@(nw32)  read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x558910e81830 <e16244#> {n21} @dt=0x558910e7ed70@(nw32)
    1:2:1: COND 0x558910e81770 <e16284#> {n21} @dt=0x558910e7ed70@(nw32)
    1:2:1:1: NEQ 0x558910e80e50 <e8135> {n21} @dt=0x558910d90ef0@(G/nw1)
    1:2:1:1:1: EXTEND 0x558910f53280 <e16255#> {n21} @dt=0x558910f52ca0@(G/wu32/5)
    1:2:1:1:1:1: VARREF 0x558910f060a0 <e16253#> {n21} @dt=0x558910e73f50@(nw5)  read_address_2 [RV] <- VAR 0x558910e74450 <e16098#> {n7} @dt=0x558910e73f50@(nw5)  read_address_2 INPUT PORT
    1:2:1:1:2: CONST 0x558910e80b80 <e8121> {n21} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:1:2: ARRAYSEL 0x558910f53340 <e16266#> {n21} @dt=0x558910e7b0b0@(nw32)
    1:2:1:2:1: VARREF 0x558910f061c0 <e16262#> {n21} @dt=0x558910e7b5b0@(nw32)u[31:0]  registers [RV] <- VAR 0x558910e7b690 <e16162#> {n13} @dt=0x558910e7b5b0@(nw32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x558910f062e0 <e16263#> {n21} @dt=0x558910e73f50@(nw5)  read_address_2 [RV] <- VAR 0x558910e74450 <e16098#> {n7} @dt=0x558910e73f50@(nw5)  read_address_2 INPUT PORT
    1:2:1:3: CONST 0x558910e814a0 <e8137> {n21} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x558910f06400 <e16243#> {n21} @dt=0x558910e7ed70@(nw32)  read_data_2_pre_mux [LV] => VAR 0x558910e7f230 <e16197#> {n16} @dt=0x558910e7ed70@(nw32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x558910e82090 <e16286#> {n22} @dt=0x558910e77ba0@(nw32)
    1:2:1: COND 0x558910e81fd0 <e16295#> {n22} @dt=0x558910e77ba0@(nw32)
    1:2:1:1: VARREF 0x558910f06520 <e16287#> {n22} @dt=0x558910e720f0@(nw1)  HI_LO_output [RV] <- VAR 0x558910e721d0 <e16081#> {n5} @dt=0x558910e720f0@(nw1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x558910f06640 <e16288#> {n22} @dt=0x558910e7ca10@(nw32)  LO_reg [RV] <- VAR 0x558910e7cf10 <e16181#> {n14} @dt=0x558910e7ca10@(nw32)  LO_reg VAR
    1:2:1:3: VARREF 0x558910f06760 <e16289#> {n22} @dt=0x558910e7dbc0@(nw32)  read_data_1_pre_mux [RV] <- VAR 0x558910e7e080 <e16189#> {n15} @dt=0x558910e7dbc0@(nw32)  read_data_1_pre_mux VAR
    1:2:2: VARREF 0x558910f06880 <e16285#> {n22} @dt=0x558910e77ba0@(nw32)  read_data_1 [LV] => VAR 0x558910e780a0 <e16138#> {n9} @dt=0x558910e77ba0@(nw32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x558910e828d0 <e16297#> {n23} @dt=0x558910e783b0@(nw32)
    1:2:1: COND 0x558910e82810 <e16306#> {n23} @dt=0x558910e783b0@(nw32)
    1:2:1:1: VARREF 0x558910f069a0 <e16298#> {n23} @dt=0x558910e720f0@(nw1)  HI_LO_output [RV] <- VAR 0x558910e721d0 <e16081#> {n5} @dt=0x558910e720f0@(nw1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x558910f06ac0 <e16299#> {n23} @dt=0x558910e7c2e0@(nw32)  HI_reg [RV] <- VAR 0x558910e7c7e0 <e16173#> {n14} @dt=0x558910e7c2e0@(nw32)  HI_reg VAR
    1:2:1:3: VARREF 0x558910f06be0 <e16300#> {n23} @dt=0x558910e7ed70@(nw32)  read_data_2_pre_mux [RV] <- VAR 0x558910e7f230 <e16197#> {n16} @dt=0x558910e7ed70@(nw32)  read_data_2_pre_mux VAR
    1:2:2: VARREF 0x558910f06d00 <e16296#> {n23} @dt=0x558910e783b0@(nw32)  read_data_2 [LV] => VAR 0x558910e788b0 <e16146#> {n9} @dt=0x558910e783b0@(nw32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x558910e831d0 <e16308#> {n24} @dt=0x558910e79620@(nw32)
    1:2:1: ARRAYSEL 0x558910f53860 <e16318#> {n24} @dt=0x558910e7b0b0@(nw32)
    1:2:1:1: VARREF 0x558910f06e20 <e16314#> {n24} @dt=0x558910e7b5b0@(nw32)u[31:0]  registers [RV] <- VAR 0x558910e7b690 <e16162#> {n13} @dt=0x558910e7b5b0@(nw32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x558910f53a00 <e16334#> {n24} @dt=0x558910f53920@(G/sw5)  5'h2
    1:2:2: VARREF 0x558910f06f40 <e16307#> {n24} @dt=0x558910e79620@(nw32)  read_register_2 [LV] => VAR 0x558910e79b20 <e16154#> {n10} @dt=0x558910e79620@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x558910e835a0 <e16341#> {n29} @dt=0x558910e834c0@(nw1)  modified_write_clk VAR
    1:2: ASSIGNW 0x558910e83d30 <e16343#> {n30} @dt=0x558910e834c0@(nw1)
    1:2:1: XOR 0x558910e83c70 <e16351#> {n30} @dt=0x558910e834c0@(nw1)
    1:2:1:1: VARREF 0x558910f07060 <e16344#> {n30} @dt=0x558910e716b0@(nw1)  clk [RV] <- VAR 0x558910e71790 <e16075#> {n3} @dt=0x558910e716b0@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x558910f07180 <e16345#> {n30} @dt=0x558910e71bd0@(nw1)  pipelined [RV] <- VAR 0x558910e71cb0 <e16078#> {n4} @dt=0x558910e71bd0@(nw1)  pipelined INPUT PORT
    1:2:2: VARREF 0x558910f072a0 <e16342#> {n30} @dt=0x558910e834c0@(nw1)  modified_write_clk [LV] => VAR 0x558910e835a0 <e16341#> {n29} @dt=0x558910e834c0@(nw1)  modified_write_clk VAR
    1:2: ALWAYS 0x558910e85af0 <e8235> {n31} [always_ff]
    1:2:1: SENTREE 0x558910e84180 <e8204> {n31}
    1:2:1:1: SENITEM 0x558910e840c0 <e8202> {n31} [POS]
    1:2:1:1:1: VARREF 0x558910f073c0 <e16352#> {n31} @dt=0x558910e834c0@(nw1)  modified_write_clk [RV] <- VAR 0x558910e835a0 <e16341#> {n29} @dt=0x558910e834c0@(nw1)  modified_write_clk VAR
    1:2:2: BEGIN 0x558910e842c0 <e8205> {n31} [UNNAMED]
    1:2:2:1: IF 0x558910e84cd0 <e8216> {n32}
    1:2:2:1:1: VARREF 0x558910f074e0 <e16378#> {n32} @dt=0x558910e72610@(nw1)  write_enable [RV] <- VAR 0x558910e726f0 <e16084#> {n6} @dt=0x558910e72610@(nw1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x558910e84bd0 <e16376#> {n32} @dt=0x558910e7b0b0@(nw32)
    1:2:2:1:2:1: VARREF 0x558910f07600 <e16377#> {n32} @dt=0x558910e75970@(nw32)  write_data [RV] <- VAR 0x558910e75e70 <e16114#> {n8} @dt=0x558910e75970@(nw32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x558910f53e10 <e16363#> {n32} @dt=0x558910e7b0b0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558910f07720 <e16359#> {n32} @dt=0x558910e7b5b0@(nw32)u[31:0]  registers [LV] => VAR 0x558910e7b690 <e16162#> {n13} @dt=0x558910e7b5b0@(nw32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x558910f07840 <e16360#> {n32} @dt=0x558910e74730@(nw5)  write_address [RV] <- VAR 0x558910e74c30 <e16106#> {n7} @dt=0x558910e74730@(nw5)  write_address INPUT PORT
    1:2:2:1: IF 0x558910e859e0 <e8233> {n33}
    1:2:2:1:1: VARREF 0x558910f07960 <e16385#> {n33} @dt=0x558910e729d0@(nw1)  hi_lo_register_write_enable [RV] <- VAR 0x558910e72ab0 <e16087#> {n6} @dt=0x558910e729d0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x558910e85080 <e8219> {n33} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910e854c0 <e16380#> {n34} @dt=0x558910e7c2e0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x558910f07a80 <e16381#> {n34} @dt=0x558910e76150@(nw32)  HI_write_data [RV] <- VAR 0x558910e76650 <e16122#> {n8} @dt=0x558910e76150@(nw32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910f07ba0 <e16379#> {n34} @dt=0x558910e7c2e0@(nw32)  HI_reg [LV] => VAR 0x558910e7c7e0 <e16173#> {n14} @dt=0x558910e7c2e0@(nw32)  HI_reg VAR
    1:2:2:1:2:1: ASSIGNDLY 0x558910e858a0 <e16383#> {n35} @dt=0x558910e7ca10@(nw32)
    1:2:2:1:2:1:1: VARREF 0x558910f07cc0 <e16384#> {n35} @dt=0x558910e76930@(nw32)  LO_write_data [RV] <- VAR 0x558910e76e30 <e16130#> {n8} @dt=0x558910e76930@(nw32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910f07de0 <e16382#> {n35} @dt=0x558910e7ca10@(nw32)  LO_reg [LV] => VAR 0x558910e7cf10 <e16181#> {n14} @dt=0x558910e7ca10@(nw32)  LO_reg VAR
    1: MODULE 0x558910e86920 <e10635> {o1}  Sign_Extension  L3
    1:2: VAR 0x558910e87a10 <e16006#> {o3} @dt=0x558910e875d0@(nw16)  short_input INPUT PORT
    1:2: VAR 0x558910e88c50 <e16014#> {o4} @dt=0x558910e88750@(nw32)  extended_output OUTPUT PORT
    1:2: ASSIGNW 0x558910e8a340 <e16021#> {o6} @dt=0x558910e88750@(nw32)
    1:2:1: REPLICATE 0x558910e89f10 <e16072#> {o6} @dt=0x558910d5ba80@(G/w32)
    1:2:1:1: CONCAT 0x558910e89e10 <e16067#> {o6} @dt=0x558910d5ba80@(G/w32)
    1:2:1:1:1: REPLICATE 0x558910e89ad0 <e16061#> {o6} @dt=0x558910f52a00@(G/w16)
    1:2:1:1:1:1: SEL 0x558910f52520 <e16041#> {o6} @dt=0x558910d5b210@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x558910f058c0 <e16032#> {o6} @dt=0x558910e875d0@(nw16)  short_input [RV] <- VAR 0x558910e87a10 <e16006#> {o3} @dt=0x558910e875d0@(nw16)  short_input INPUT PORT
    1:2:1:1:1:1:2: CONST 0x558910f527b0 <e16057#> {o6} @dt=0x558910f526d0@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x558910f522d0 <e16034#> {o6} @dt=0x558910f52440@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x558910e89160 <e8315> {o6} @dt=0x558910cfb160@(G/swu32/5)  ?32?sh10
    1:2:1:1:2: VARREF 0x558910f059e0 <e16062#> {o6} @dt=0x558910e875d0@(nw16)  short_input [RV] <- VAR 0x558910e87a10 <e16006#> {o3} @dt=0x558910e875d0@(nw16)  short_input INPUT PORT
    1:2:1:2: CONST 0x558910e89fd0 <e8333> {o6} @dt=0x558910d5ba80@(G/w32)  32'h1
    1:2:2: VARREF 0x558910f05b00 <e16020#> {o6} @dt=0x558910e88750@(nw32)  extended_output [LV] => VAR 0x558910e88c50 <e16014#> {o4} @dt=0x558910e88750@(nw32)  extended_output OUTPUT PORT
    1: MODULE 0x558910e8b910 <e10636> {p1}  Or_Gate  L3
    1:2: VAR 0x558910e8be20 <e15993#> {p3} @dt=0x558910e8bd40@(nw1)  input_A INPUT PORT
    1:2: VAR 0x558910e8c340 <e15996#> {p4} @dt=0x558910e8c260@(nw1)  input_B INPUT PORT
    1:2: VAR 0x558910e8c8a0 <e15999#> {p6} @dt=0x558910e8c7c0@(nw1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x558910e8cf80 <e16001#> {p8} @dt=0x558910e8c7c0@(nw1)
    1:2:1: LOGOR 0x558910e8cec0 <e8379> {p8} @dt=0x558910d90ef0@(G/nw1)
    1:2:1:1: VARREF 0x558910f05560 <e16002#> {p8} @dt=0x558910e8bd40@(nw1)  input_A [RV] <- VAR 0x558910e8be20 <e15993#> {p3} @dt=0x558910e8bd40@(nw1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x558910f05680 <e16003#> {p8} @dt=0x558910e8c260@(nw1)  input_B [RV] <- VAR 0x558910e8c340 <e15996#> {p4} @dt=0x558910e8c260@(nw1)  input_B INPUT PORT
    1:2:2: VARREF 0x558910f057a0 <e16000#> {p8} @dt=0x558910e8c7c0@(nw1)  output_C [LV] => VAR 0x558910e8c8a0 <e15999#> {p6} @dt=0x558910e8c7c0@(nw1)  output_C OUTPUT PORT
    1: MODULE 0x558910e93850 <e10637> {q1}  Decode_Execute_Register  L3
    1:2: VAR 0x558910e93cc0 <e15637#> {q3} @dt=0x558910e93be0@(nw1)  clk INPUT PORT
    1:2: VAR 0x558910e940e0 <e15640#> {q4} @dt=0x558910e94000@(nw1)  clear INPUT PORT
    1:2: VAR 0x558910e94500 <e15643#> {q5} @dt=0x558910e94420@(nw1)  reset INPUT PORT
    1:2: VAR 0x558910e94920 <e15646#> {q7} @dt=0x558910e94840@(nw1)  register_write_decode INPUT PORT
    1:2: VAR 0x558910e94d80 <e15649#> {q8} @dt=0x558910e94ca0@(nw1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x558910e955e0 <e15652#> {q9} @dt=0x558910e95140@(nw1)  memory_write_decode INPUT PORT
    1:2: VAR 0x558910e95a60 <e15655#> {q10} @dt=0x558910e95980@(nw1)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x558910e95fc0 <e15658#> {q11} @dt=0x558910e95ee0@(nw1)  register_destination_decode INPUT PORT
    1:2: VAR 0x558910e964e0 <e15661#> {q12} @dt=0x558910e96400@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2: VAR 0x558910e97760 <e15664#> {q13} @dt=0x558910e97260@(nw6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x558910e989c0 <e15672#> {q14} @dt=0x558910e984c0@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x558910e99c00 <e15680#> {q15} @dt=0x558910e99700@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x558910e9ae40 <e15688#> {q16} @dt=0x558910e9a940@(nw5)  Rd_decode INPUT PORT
    1:2: VAR 0x558910e9c080 <e15696#> {q17} @dt=0x558910e9bb80@(nw32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x558910e9c5a0 <e15704#> {q18} @dt=0x558910e9c4c0@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x558910e9cb60 <e15707#> {q20} @dt=0x558910e9ca80@(nw1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x558910e9d180 <e15710#> {q21} @dt=0x558910e9d0a0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x558910e9d740 <e15713#> {q22} @dt=0x558910e9d660@(nw1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x558910e9dd10 <e15716#> {q23} @dt=0x558910e9dc30@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x558910e9e330 <e15719#> {q24} @dt=0x558910e9e250@(nw1)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x558910e9e940 <e15722#> {q25} @dt=0x558910e9e860@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2: VAR 0x558910e9fc20 <e15725#> {q26} @dt=0x558910e9f720@(nw6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x558910ea0e80 <e15733#> {q27} @dt=0x558910ea0980@(nw5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x558910ea20f0 <e15741#> {q28} @dt=0x558910ea1bf0@(nw5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x558910ea3360 <e15749#> {q29} @dt=0x558910ea2e60@(nw5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x558910ea4660 <e15757#> {q30} @dt=0x558910ea4160@(nw32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x558910ea4c80 <e15765#> {q31} @dt=0x558910ea4ba0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x558910ea5fe0 <e15768#> {q34} @dt=0x558910ea5ae0@(nw32)  read_data_one_decode INPUT PORT
    1:2: VAR 0x558910ea72d0 <e15776#> {q35} @dt=0x558910ea6dd0@(nw32)  read_data_two_decode INPUT PORT
    1:2: VAR 0x558910ea8600 <e15784#> {q37} @dt=0x558910ea8100@(nw32)  read_data_one_execute OUTPUT PORT
    1:2: VAR 0x558910ea9930 <e15792#> {q38} @dt=0x558910ea9430@(nw32)  read_data_two_execute OUTPUT PORT
    1:2: ALWAYS 0x558910eb7170 <e9282> {q42} [always_ff]
    1:2:1: SENTREE 0x558910eaa120 <e8935> {q42}
    1:2:1:1: SENITEM 0x558910ea9dd0 <e8929> {q42} [POS]
    1:2:1:1:1: VARREF 0x558910f01990 <e15798#> {q42} @dt=0x558910e93be0@(nw1)  clk [RV] <- VAR 0x558910e93cc0 <e15637#> {q3} @dt=0x558910e93be0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558910eaa060 <e8934> {q42} [POS]
    1:2:1:1:1: VARREF 0x558910f01ab0 <e15799#> {q42} @dt=0x558910e94420@(nw1)  reset [RV] <- VAR 0x558910e94500 <e15643#> {q5} @dt=0x558910e94420@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x558910eaa260 <e8936> {q42} [UNNAMED]
    1:2:2:1: IF 0x558910eb7020 <e9279> {q43}
    1:2:2:1:1: LOGOR 0x558910eaa750 <e9280> {q43} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x558910f01bd0 <e15989#> {q43} @dt=0x558910e94000@(nw1)  clear [RV] <- VAR 0x558910e940e0 <e15640#> {q4} @dt=0x558910e94000@(nw1)  clear INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f01cf0 <e15990#> {q43} @dt=0x558910e94420@(nw1)  reset [RV] <- VAR 0x558910e94500 <e15643#> {q5} @dt=0x558910e94420@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910eaa930 <e8943> {q43} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910eaafc0 <e15801#> {q44} @dt=0x558910e9ca80@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f50740 <e15814#> {q44} @dt=0x558910e9ca80@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f01e10 <e15800#> {q44} @dt=0x558910e9ca80@(nw1)  register_write_execute [LV] => VAR 0x558910e9cb60 <e15707#> {q20} @dt=0x558910e9ca80@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eab6a0 <e15816#> {q45} @dt=0x558910e9d0a0@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f50a70 <e15829#> {q45} @dt=0x558910e9d0a0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f01f30 <e15815#> {q45} @dt=0x558910e9d0a0@(nw1)  memory_to_register_execute [LV] => VAR 0x558910e9d180 <e15710#> {q21} @dt=0x558910e9d0a0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eabd00 <e15831#> {q46} @dt=0x558910e9d660@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f50da0 <e15844#> {q46} @dt=0x558910e9d660@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02050 <e15830#> {q46} @dt=0x558910e9d660@(nw1)  memory_write_execute [LV] => VAR 0x558910e9d740 <e15713#> {q22} @dt=0x558910e9d660@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eac2f0 <e15846#> {q47} @dt=0x558910e9dc30@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f510d0 <e15859#> {q47} @dt=0x558910e9dc30@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02170 <e15845#> {q47} @dt=0x558910e9dc30@(nw1)  ALU_src_B_execute [LV] => VAR 0x558910e9dd10 <e15716#> {q23} @dt=0x558910e9dc30@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eac870 <e15861#> {q48} @dt=0x558910e9e250@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f51400 <e15874#> {q48} @dt=0x558910e9e250@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02290 <e15860#> {q48} @dt=0x558910e9e250@(nw1)  register_destination_execute [LV] => VAR 0x558910e9e330 <e15719#> {q24} @dt=0x558910e9e250@(nw1)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eacf20 <e15876#> {q49} @dt=0x558910e9e860@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f51730 <e15889#> {q49} @dt=0x558910e9e860@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f023b0 <e15875#> {q49} @dt=0x558910e9e860@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x558910e9e940 <e15722#> {q25} @dt=0x558910e9e860@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eadbe0 <e15891#> {q50} @dt=0x558910e9f720@(nw6)
    1:2:2:1:2:1:1: REPLICATE 0x558910eada00 <e9031> {q50} @dt=0x558910db24c0@(G/w6)
    1:2:2:1:2:1:1:1: CONST 0x558910ead6f0 <e9023> {q50} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558910ead2f0 <e9024> {q50} @dt=0x558910d16f70@(G/swu32/3)  ?32?sh6
    1:2:2:1:2:1:2: VARREF 0x558910f024d0 <e15890#> {q50} @dt=0x558910e9f720@(nw6)  ALU_function_execute [LV] => VAR 0x558910e9fc20 <e15725#> {q26} @dt=0x558910e9f720@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eae860 <e15897#> {q51} @dt=0x558910ea1bf0@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x558910eae680 <e9056> {q51} @dt=0x558910e20d80@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x558910eae370 <e9048> {q51} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558910eadf70 <e9049> {q51} @dt=0x558910d16f70@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x558910f025f0 <e15896#> {q51} @dt=0x558910ea1bf0@(nw5)  Rt_execute [LV] => VAR 0x558910ea20f0 <e15741#> {q28} @dt=0x558910ea1bf0@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eaf510 <e15903#> {q52} @dt=0x558910ea2e60@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x558910eaf330 <e9081> {q52} @dt=0x558910e20d80@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x558910eaf020 <e9073> {q52} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558910eaec20 <e9074> {q52} @dt=0x558910d16f70@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x558910f02710 <e15902#> {q52} @dt=0x558910ea2e60@(nw5)  Rd_execute [LV] => VAR 0x558910ea3360 <e15749#> {q29} @dt=0x558910ea2e60@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eb01c0 <e15909#> {q53} @dt=0x558910ea0980@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x558910eaffe0 <e9106> {q53} @dt=0x558910e20d80@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x558910eafcd0 <e9098> {q53} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558910eaf8d0 <e9099> {q53} @dt=0x558910d16f70@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x558910f02830 <e15908#> {q53} @dt=0x558910ea0980@(nw5)  Rs_execute [LV] => VAR 0x558910ea0e80 <e15733#> {q27} @dt=0x558910ea0980@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eb0ee0 <e15915#> {q54} @dt=0x558910ea4160@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x558910eb0d00 <e9131> {q54} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x558910eb09f0 <e9123> {q54} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558910eb05f0 <e9124> {q54} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x558910f02950 <e15914#> {q54} @dt=0x558910ea4160@(nw32)  sign_imm_execute [LV] => VAR 0x558910ea4660 <e15757#> {q30} @dt=0x558910ea4160@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eb1580 <e15921#> {q55} @dt=0x558910ea4ba0@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f51ec0 <e15934#> {q55} @dt=0x558910ea4ba0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02a70 <e15920#> {q55} @dt=0x558910ea4ba0@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x558910ea4c80 <e15765#> {q31} @dt=0x558910ea4ba0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eb22e0 <e15936#> {q57} @dt=0x558910ea8100@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x558910eb2100 <e9167> {q57} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x558910eb1df0 <e9159> {q57} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558910eb19f0 <e9160> {q57} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x558910f02b90 <e15935#> {q57} @dt=0x558910ea8100@(nw32)  read_data_one_execute [LV] => VAR 0x558910ea8600 <e15784#> {q37} @dt=0x558910ea8100@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eb2fd0 <e15942#> {q58} @dt=0x558910ea9430@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x558910eb2df0 <e9192> {q58} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x558910eb2ae0 <e9184> {q58} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558910eb26e0 <e9185> {q58} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x558910f02cb0 <e15941#> {q58} @dt=0x558910ea9430@(nw32)  read_data_two_execute [LV] => VAR 0x558910ea9930 <e15792#> {q38} @dt=0x558910ea9430@(nw32)  read_data_two_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x558910eb3220 <e9195> {q59} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb36a0 <e15948#> {q60} @dt=0x558910e9ca80@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f02dd0 <e15949#> {q60} @dt=0x558910e94840@(nw1)  register_write_decode [RV] <- VAR 0x558910e94920 <e15646#> {q7} @dt=0x558910e94840@(nw1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f02ef0 <e15947#> {q60} @dt=0x558910e9ca80@(nw1)  register_write_execute [LV] => VAR 0x558910e9cb60 <e15707#> {q20} @dt=0x558910e9ca80@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb3b70 <e15951#> {q61} @dt=0x558910e9d0a0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f03010 <e15952#> {q61} @dt=0x558910e94ca0@(nw1)  memory_to_register_decode [RV] <- VAR 0x558910e94d80 <e15649#> {q8} @dt=0x558910e94ca0@(nw1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f03130 <e15950#> {q61} @dt=0x558910e9d0a0@(nw1)  memory_to_register_execute [LV] => VAR 0x558910e9d180 <e15710#> {q21} @dt=0x558910e9d0a0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb3fa0 <e15954#> {q62} @dt=0x558910e9d660@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f03250 <e15955#> {q62} @dt=0x558910e95140@(nw1)  memory_write_decode [RV] <- VAR 0x558910e955e0 <e15652#> {q9} @dt=0x558910e95140@(nw1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f03370 <e15953#> {q62} @dt=0x558910e9d660@(nw1)  memory_write_execute [LV] => VAR 0x558910e9d740 <e15713#> {q22} @dt=0x558910e9d660@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb4400 <e15957#> {q63} @dt=0x558910e9dc30@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f03490 <e15958#> {q63} @dt=0x558910e95980@(nw1)  ALU_src_B_decode [RV] <- VAR 0x558910e95a60 <e15655#> {q10} @dt=0x558910e95980@(nw1)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f035b0 <e15956#> {q63} @dt=0x558910e9dc30@(nw1)  ALU_src_B_execute [LV] => VAR 0x558910e9dd10 <e15716#> {q23} @dt=0x558910e9dc30@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb48d0 <e15960#> {q64} @dt=0x558910e9e250@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f036d0 <e15961#> {q64} @dt=0x558910e95ee0@(nw1)  register_destination_decode [RV] <- VAR 0x558910e95fc0 <e15658#> {q11} @dt=0x558910e95ee0@(nw1)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f037f0 <e15959#> {q64} @dt=0x558910e9e250@(nw1)  register_destination_execute [LV] => VAR 0x558910e9e330 <e15719#> {q24} @dt=0x558910e9e250@(nw1)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb4d70 <e15963#> {q65} @dt=0x558910e9e860@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f03910 <e15964#> {q65} @dt=0x558910e96400@(nw1)  hi_lo_register_write_decode [RV] <- VAR 0x558910e964e0 <e15661#> {q12} @dt=0x558910e96400@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f03a30 <e15962#> {q65} @dt=0x558910e9e860@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x558910e9e940 <e15722#> {q25} @dt=0x558910e9e860@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb51a0 <e15966#> {q66} @dt=0x558910e9f720@(nw6)
    1:2:2:1:3:1:1: VARREF 0x558910f03b50 <e15967#> {q66} @dt=0x558910e97260@(nw6)  ALU_function_decode [RV] <- VAR 0x558910e97760 <e15664#> {q13} @dt=0x558910e97260@(nw6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f03c70 <e15965#> {q66} @dt=0x558910e9f720@(nw6)  ALU_function_execute [LV] => VAR 0x558910e9fc20 <e15725#> {q26} @dt=0x558910e9f720@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb5550 <e15969#> {q67} @dt=0x558910ea0980@(nw5)
    1:2:2:1:3:1:1: VARREF 0x558910f03d90 <e15970#> {q67} @dt=0x558910e984c0@(nw5)  Rs_decode [RV] <- VAR 0x558910e989c0 <e15672#> {q14} @dt=0x558910e984c0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f03eb0 <e15968#> {q67} @dt=0x558910ea0980@(nw5)  Rs_execute [LV] => VAR 0x558910ea0e80 <e15733#> {q27} @dt=0x558910ea0980@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb5930 <e15972#> {q68} @dt=0x558910ea1bf0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x558910f03fd0 <e15973#> {q68} @dt=0x558910e99700@(nw5)  Rt_decode [RV] <- VAR 0x558910e99c00 <e15680#> {q15} @dt=0x558910e99700@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f040f0 <e15971#> {q68} @dt=0x558910ea1bf0@(nw5)  Rt_execute [LV] => VAR 0x558910ea20f0 <e15741#> {q28} @dt=0x558910ea1bf0@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb5d10 <e15975#> {q69} @dt=0x558910ea2e60@(nw5)
    1:2:2:1:3:1:1: VARREF 0x558910f04210 <e15976#> {q69} @dt=0x558910e9a940@(nw5)  Rd_decode [RV] <- VAR 0x558910e9ae40 <e15688#> {q16} @dt=0x558910e9a940@(nw5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f04330 <e15974#> {q69} @dt=0x558910ea2e60@(nw5)  Rd_execute [LV] => VAR 0x558910ea3360 <e15749#> {q29} @dt=0x558910ea2e60@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb6130 <e15978#> {q70} @dt=0x558910ea4160@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910f04450 <e15979#> {q70} @dt=0x558910e9bb80@(nw32)  sign_imm_decode [RV] <- VAR 0x558910e9c080 <e15696#> {q17} @dt=0x558910e9bb80@(nw32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f04570 <e15977#> {q70} @dt=0x558910ea4160@(nw32)  sign_imm_execute [LV] => VAR 0x558910ea4660 <e15757#> {q30} @dt=0x558910ea4160@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb6620 <e15981#> {q71} @dt=0x558910ea4ba0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f04690 <e15982#> {q71} @dt=0x558910e9c4c0@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x558910e9c5a0 <e15704#> {q18} @dt=0x558910e9c4c0@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f047b0 <e15980#> {q71} @dt=0x558910ea4ba0@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x558910ea4c80 <e15765#> {q31} @dt=0x558910ea4ba0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb6a80 <e15984#> {q73} @dt=0x558910ea8100@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910f048d0 <e15985#> {q73} @dt=0x558910ea5ae0@(nw32)  read_data_one_decode [RV] <- VAR 0x558910ea5fe0 <e15768#> {q34} @dt=0x558910ea5ae0@(nw32)  read_data_one_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f049f0 <e15983#> {q73} @dt=0x558910ea8100@(nw32)  read_data_one_execute [LV] => VAR 0x558910ea8600 <e15784#> {q37} @dt=0x558910ea8100@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb6ee0 <e15987#> {q74} @dt=0x558910ea9430@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910f05320 <e15988#> {q74} @dt=0x558910ea6dd0@(nw32)  read_data_two_decode [RV] <- VAR 0x558910ea72d0 <e15776#> {q35} @dt=0x558910ea6dd0@(nw32)  read_data_two_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f05440 <e15986#> {q74} @dt=0x558910ea9430@(nw32)  read_data_two_execute [LV] => VAR 0x558910ea9930 <e15792#> {q38} @dt=0x558910ea9430@(nw32)  read_data_two_execute OUTPUT PORT
    1: MODULE 0x558910ebbfb0 <e10638> {r1}  Execute_Memory_Register  L3
    1:2: VAR 0x558910ebc420 <e15374#> {r3} @dt=0x558910ebc340@(nw1)  clk INPUT PORT
    1:2: VAR 0x558910ebc840 <e15377#> {r4} @dt=0x558910ebc760@(nw1)  reset INPUT PORT
    1:2: VAR 0x558910ebcc80 <e15380#> {r7} @dt=0x558910ebcba0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x558910ebd0e0 <e15383#> {r8} @dt=0x558910ebd000@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x558910ebd540 <e15386#> {r9} @dt=0x558910ebd460@(nw1)  memory_write_execute INPUT PORT
    1:2: VAR 0x558910ebd9e0 <e15389#> {r10} @dt=0x558910ebd900@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2: VAR 0x558910ebdfc0 <e15392#> {r11} @dt=0x558910ebdee0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x558910ebe600 <e15395#> {r13} @dt=0x558910ebe520@(nw1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x558910ebec20 <e15398#> {r14} @dt=0x558910ebeb40@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x558910ebf1e0 <e15401#> {r15} @dt=0x558910ebf100@(nw1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x558910ebf800 <e15404#> {r16} @dt=0x558910ebf720@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2: VAR 0x558910ebfde0 <e15407#> {r17} @dt=0x558910ebfd00@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x558910ec1130 <e15410#> {r20} @dt=0x558910ec0c30@(nw32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x558910ec2420 <e15418#> {r21} @dt=0x558910ec1f20@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x558910ec3710 <e15426#> {r22} @dt=0x558910ec3210@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x558910ec4a00 <e15434#> {r23} @dt=0x558910ec4500@(nw32)  write_data_execute INPUT PORT
    1:2: VAR 0x558910ec5cf0 <e15442#> {r24} @dt=0x558910ec57f0@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x558910ec7020 <e15450#> {r26} @dt=0x558910ec6b20@(nw32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x558910ec8310 <e15458#> {r27} @dt=0x558910ec7e10@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x558910ec9600 <e15466#> {r28} @dt=0x558910ec9100@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x558910eca8f0 <e15474#> {r29} @dt=0x558910eca3f0@(nw32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x558910ecbc20 <e15482#> {r30} @dt=0x558910ecb720@(nw5)  write_register_memory OUTPUT PORT
    1:2: ALWAYS 0x558910ed3bf0 <e9855> {r34} [always_ff]
    1:2:1: SENTREE 0x558910ecc410 <e9679> {r34}
    1:2:1:1: SENITEM 0x558910ecc0c0 <e9673> {r34} [POS]
    1:2:1:1:1: VARREF 0x558910eff470 <e15488#> {r34} @dt=0x558910ebc340@(nw1)  clk [RV] <- VAR 0x558910ebc420 <e15374#> {r3} @dt=0x558910ebc340@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558910ecc350 <e9678> {r34} [POS]
    1:2:1:1:1: VARREF 0x558910eff590 <e15489#> {r34} @dt=0x558910ebc760@(nw1)  reset [RV] <- VAR 0x558910ebc840 <e15377#> {r4} @dt=0x558910ebc760@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x558910ecc550 <e9680> {r34} [UNNAMED]
    1:2:2:1: IF 0x558910ed3aa0 <e9852> {r35}
    1:2:2:1:1: VARREF 0x558910eff6b0 <e15634#> {r35} @dt=0x558910ebc760@(nw1)  reset [RV] <- VAR 0x558910ebc840 <e15377#> {r4} @dt=0x558910ebc760@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910ecc9d0 <e9682> {r35} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecd020 <e15491#> {r36} @dt=0x558910ebe520@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f49a00 <e15504#> {r36} @dt=0x558910ebe520@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910eff7d0 <e15490#> {r36} @dt=0x558910ebe520@(nw1)  register_write_memory [LV] => VAR 0x558910ebe600 <e15395#> {r13} @dt=0x558910ebe520@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecd540 <e15506#> {r37} @dt=0x558910ebeb40@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f49d90 <e15519#> {r37} @dt=0x558910ebeb40@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910eff8f0 <e15505#> {r37} @dt=0x558910ebeb40@(nw1)  memory_to_register_memory [LV] => VAR 0x558910ebec20 <e15398#> {r14} @dt=0x558910ebeb40@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecdba0 <e15521#> {r38} @dt=0x558910ebf100@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f4a120 <e15534#> {r38} @dt=0x558910ebf100@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910effa10 <e15520#> {r38} @dt=0x558910ebf100@(nw1)  memory_write_memory [LV] => VAR 0x558910ebf1e0 <e15401#> {r15} @dt=0x558910ebf100@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ece280 <e15536#> {r39} @dt=0x558910ebf720@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f4fa30 <e15549#> {r39} @dt=0x558910ebf720@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910effb30 <e15535#> {r39} @dt=0x558910ebf720@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x558910ebf800 <e15404#> {r16} @dt=0x558910ebf720@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ece900 <e15551#> {r40} @dt=0x558910ebfd00@(nw1)
    1:2:2:1:2:1:1: CONST 0x558910f4fd60 <e15564#> {r40} @dt=0x558910ebfd00@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910effc50 <e15550#> {r40} @dt=0x558910ebfd00@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x558910ebfde0 <e15407#> {r17} @dt=0x558910ebfd00@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecef90 <e15566#> {r41} @dt=0x558910ec6b20@(nw32)
    1:2:2:1:2:1:1: CONST 0x558910ececc0 <e9745> {r41} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558910effd70 <e15565#> {r41} @dt=0x558910ec6b20@(nw32)  ALU_output_memory [LV] => VAR 0x558910ec7020 <e15450#> {r26} @dt=0x558910ec6b20@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecf620 <e15572#> {r42} @dt=0x558910ec7e10@(nw32)
    1:2:2:1:2:1:1: CONST 0x558910ecf350 <e9756> {r42} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558910effe90 <e15571#> {r42} @dt=0x558910ec7e10@(nw32)  ALU_HI_output_memory [LV] => VAR 0x558910ec8310 <e15458#> {r27} @dt=0x558910ec7e10@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecfcb0 <e15578#> {r43} @dt=0x558910ec9100@(nw32)
    1:2:2:1:2:1:1: CONST 0x558910ecf9e0 <e9767> {r43} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558910efffb0 <e15577#> {r43} @dt=0x558910ec9100@(nw32)  ALU_LO_output_memory [LV] => VAR 0x558910ec9600 <e15466#> {r28} @dt=0x558910ec9100@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ed0340 <e15584#> {r44} @dt=0x558910eca3f0@(nw32)
    1:2:2:1:2:1:1: CONST 0x558910ed0070 <e9778> {r44} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558910f000d0 <e15583#> {r44} @dt=0x558910eca3f0@(nw32)  write_data_memory [LV] => VAR 0x558910eca8f0 <e15474#> {r29} @dt=0x558910eca3f0@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ed09d0 <e15590#> {r45} @dt=0x558910ecb720@(nw5)
    1:2:2:1:2:1:1: CONST 0x558910f50410 <e15603#> {r45} @dt=0x558910ecb720@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x558910f001f0 <e15589#> {r45} @dt=0x558910ecb720@(nw5)  write_register_memory [LV] => VAR 0x558910ecbc20 <e15482#> {r30} @dt=0x558910ecb720@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:3: BEGIN 0x558910ed0c20 <e9792> {r47} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed10a0 <e15605#> {r48} @dt=0x558910ebe520@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f00310 <e15606#> {r48} @dt=0x558910ebcba0@(nw1)  register_write_execute [RV] <- VAR 0x558910ebcc80 <e15380#> {r7} @dt=0x558910ebcba0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f00430 <e15604#> {r48} @dt=0x558910ebe520@(nw1)  register_write_memory [LV] => VAR 0x558910ebe600 <e15395#> {r13} @dt=0x558910ebe520@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed1570 <e15608#> {r49} @dt=0x558910ebeb40@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f00550 <e15609#> {r49} @dt=0x558910ebd000@(nw1)  memory_to_register_execute [RV] <- VAR 0x558910ebd0e0 <e15383#> {r8} @dt=0x558910ebd000@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f00670 <e15607#> {r49} @dt=0x558910ebeb40@(nw1)  memory_to_register_memory [LV] => VAR 0x558910ebec20 <e15398#> {r14} @dt=0x558910ebeb40@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed19a0 <e15611#> {r50} @dt=0x558910ebf100@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f00790 <e15612#> {r50} @dt=0x558910ebd460@(nw1)  memory_write_execute [RV] <- VAR 0x558910ebd540 <e15386#> {r9} @dt=0x558910ebd460@(nw1)  memory_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f008b0 <e15610#> {r50} @dt=0x558910ebf100@(nw1)  memory_write_memory [LV] => VAR 0x558910ebf1e0 <e15401#> {r15} @dt=0x558910ebf100@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed1e70 <e15614#> {r51} @dt=0x558910ebf720@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f009d0 <e15615#> {r51} @dt=0x558910ebd900@(nw1)  hi_lo_register_write_execute [RV] <- VAR 0x558910ebd9e0 <e15389#> {r10} @dt=0x558910ebd900@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f00af0 <e15613#> {r51} @dt=0x558910ebf720@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x558910ebf800 <e15404#> {r16} @dt=0x558910ebf720@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed2310 <e15617#> {r52} @dt=0x558910ebfd00@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910f00c10 <e15618#> {r52} @dt=0x558910ebdee0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x558910ebdfc0 <e15392#> {r11} @dt=0x558910ebdee0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f00d30 <e15616#> {r52} @dt=0x558910ebfd00@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x558910ebfde0 <e15407#> {r17} @dt=0x558910ebfd00@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed27a0 <e15620#> {r54} @dt=0x558910ec6b20@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910f00e50 <e15621#> {r54} @dt=0x558910ec0c30@(nw32)  ALU_output_execute [RV] <- VAR 0x558910ec1130 <e15410#> {r20} @dt=0x558910ec0c30@(nw32)  ALU_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f00f70 <e15619#> {r54} @dt=0x558910ec6b20@(nw32)  ALU_output_memory [LV] => VAR 0x558910ec7020 <e15450#> {r26} @dt=0x558910ec6b20@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed2c00 <e15623#> {r55} @dt=0x558910ec7e10@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910f01090 <e15624#> {r55} @dt=0x558910ec1f20@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x558910ec2420 <e15418#> {r21} @dt=0x558910ec1f20@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f011b0 <e15622#> {r55} @dt=0x558910ec7e10@(nw32)  ALU_HI_output_memory [LV] => VAR 0x558910ec8310 <e15458#> {r27} @dt=0x558910ec7e10@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed3060 <e15626#> {r56} @dt=0x558910ec9100@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910f012d0 <e15627#> {r56} @dt=0x558910ec3210@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x558910ec3710 <e15426#> {r22} @dt=0x558910ec3210@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f013f0 <e15625#> {r56} @dt=0x558910ec9100@(nw32)  ALU_LO_output_memory [LV] => VAR 0x558910ec9600 <e15466#> {r28} @dt=0x558910ec9100@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed34c0 <e15629#> {r57} @dt=0x558910eca3f0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910f01510 <e15630#> {r57} @dt=0x558910ec4500@(nw32)  write_data_execute [RV] <- VAR 0x558910ec4a00 <e15434#> {r23} @dt=0x558910ec4500@(nw32)  write_data_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f01630 <e15628#> {r57} @dt=0x558910eca3f0@(nw32)  write_data_memory [LV] => VAR 0x558910eca8f0 <e15474#> {r29} @dt=0x558910eca3f0@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed3920 <e15632#> {r58} @dt=0x558910ecb720@(nw5)
    1:2:2:1:3:1:1: VARREF 0x558910f01750 <e15633#> {r58} @dt=0x558910ec57f0@(nw5)  write_register_execute [RV] <- VAR 0x558910ec5cf0 <e15442#> {r24} @dt=0x558910ec57f0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f01870 <e15631#> {r58} @dt=0x558910ecb720@(nw5)  write_register_memory [LV] => VAR 0x558910ecbc20 <e15482#> {r30} @dt=0x558910ecb720@(nw5)  write_register_memory OUTPUT PORT
    1: MODULE 0x558910ed6840 <e10639> {s1}  Fetch_Decode_Register  L3
    1:2: VAR 0x558910ed6cb0 <e15296#> {s3} @dt=0x558910ed6bd0@(nw1)  clk INPUT PORT
    1:2: VAR 0x558910ed7150 <e15299#> {s4} @dt=0x558910ed7070@(nw1)  enable INPUT PORT
    1:2: VAR 0x558910ed7670 <e15302#> {s5} @dt=0x558910ed7590@(nw1)  clear INPUT PORT
    1:2: VAR 0x558910ed7b90 <e15305#> {s6} @dt=0x558910ed7ab0@(nw1)  reset INPUT PORT
    1:2: VAR 0x558910ed8dd0 <e15308#> {s8} @dt=0x558910ed88d0@(nw32)  instruction_fetch INPUT PORT
    1:2: VAR 0x558910eda060 <e15316#> {s9} @dt=0x558910ed9b60@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x558910edb390 <e15324#> {s11} @dt=0x558910edae90@(nw32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x558910edc6c0 <e15332#> {s12} @dt=0x558910edc1c0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x558910ee18e0 <e10112> {s16} [always_ff]
    1:2:1: SENTREE 0x558910edced0 <e10012> {s16}
    1:2:1:1: SENITEM 0x558910edcb80 <e10006> {s16} [POS]
    1:2:1:1:1: VARREF 0x558910d07910 <e15338#> {s16} @dt=0x558910ed6bd0@(nw1)  clk [RV] <- VAR 0x558910ed6cb0 <e15296#> {s3} @dt=0x558910ed6bd0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558910edce10 <e10011> {s16} [POS]
    1:2:1:1:1: VARREF 0x558910d07a30 <e15339#> {s16} @dt=0x558910ed7ab0@(nw1)  reset [RV] <- VAR 0x558910ed7b90 <e15305#> {s6} @dt=0x558910ed7ab0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x558910edd010 <e10013> {s16} [UNNAMED]
    1:2:2:1: IF 0x558910ee17d0 <e10109> {s17}
    1:2:2:1:1: VARREF 0x558910efe810 <e15371#> {s17} @dt=0x558910ed7ab0@(nw1)  reset [RV] <- VAR 0x558910ed7b90 <e15305#> {s6} @dt=0x558910ed7ab0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910edd4b0 <e10015> {s17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910eddf50 <e15341#> {s18} @dt=0x558910edae90@(nw32)
    1:2:2:1:2:1:1: CONST 0x558910eddc80 <e10024> {s18} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558910efe930 <e15340#> {s18} @dt=0x558910edae90@(nw32)  instruction_decode [LV] => VAR 0x558910edb390 <e15324#> {s11} @dt=0x558910edae90@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910edec60 <e15346#> {s19} @dt=0x558910edc1c0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x558910edea80 <e10048> {s19} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x558910ede770 <e10040> {s19} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558910ede370 <e10041> {s19} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x558910efea50 <e15345#> {s19} @dt=0x558910edc1c0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x558910edc6c0 <e15332#> {s12} @dt=0x558910edc1c0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3: IF 0x558910ee1700 <e10107> {s21}
    1:2:2:1:3:1: LOGNOT 0x558910edefc0 <e10108> {s21} @dt=0x558910d90ef0@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x558910efeb70 <e15370#> {s21} @dt=0x558910ed7070@(nw1)  enable [RV] <- VAR 0x558910ed7150 <e15299#> {s4} @dt=0x558910ed7070@(nw1)  enable INPUT PORT
    1:2:2:1:3:2: BEGIN 0x558910edf100 <e10055> {s21} [UNNAMED]
    1:2:2:1:3:2:1: IF 0x558910ee15f0 <e10105> {s22}
    1:2:2:1:3:2:1:1: VARREF 0x558910efec90 <e15369#> {s22} @dt=0x558910ed7590@(nw1)  clear [RV] <- VAR 0x558910ed7670 <e15302#> {s5} @dt=0x558910ed7590@(nw1)  clear INPUT PORT
    1:2:2:1:3:2:1:2: BEGIN 0x558910edf5a0 <e10057> {s22} [UNNAMED]
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x558910edfc30 <e15352#> {s23} @dt=0x558910edae90@(nw32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x558910edf960 <e10066> {s23} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x558910efedb0 <e15351#> {s23} @dt=0x558910edae90@(nw32)  instruction_decode [LV] => VAR 0x558910edb390 <e15324#> {s11} @dt=0x558910edae90@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x558910ee0940 <e15358#> {s24} @dt=0x558910edc1c0@(nw32)
    1:2:2:1:3:2:1:2:1:1: REPLICATE 0x558910ee0760 <e10090> {s24} @dt=0x558910d5ba80@(G/w32)
    1:2:2:1:3:2:1:2:1:1:1: CONST 0x558910ee0450 <e10082> {s24} @dt=0x558910d5b210@(G/w1)  1'h0
    1:2:2:1:3:2:1:2:1:1:2: CONST 0x558910ee0050 <e10083> {s24} @dt=0x558910d5cc30@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2:1:2: VARREF 0x558910efeed0 <e15357#> {s24} @dt=0x558910edc1c0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x558910edc6c0 <e15332#> {s12} @dt=0x558910edc1c0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:3: BEGIN 0x558910ee0b90 <e10093> {s25} [UNNAMED]
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x558910ee1010 <e15364#> {s26} @dt=0x558910edae90@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x558910efeff0 <e15365#> {s26} @dt=0x558910ed88d0@(nw32)  instruction_fetch [RV] <- VAR 0x558910ed8dd0 <e15308#> {s8} @dt=0x558910ed88d0@(nw32)  instruction_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x558910eff110 <e15363#> {s26} @dt=0x558910edae90@(nw32)  instruction_decode [LV] => VAR 0x558910edb390 <e15324#> {s11} @dt=0x558910edae90@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x558910ee14b0 <e15367#> {s27} @dt=0x558910edc1c0@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x558910eff230 <e15368#> {s27} @dt=0x558910ed9b60@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x558910eda060 <e15316#> {s9} @dt=0x558910ed9b60@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x558910eff350 <e15366#> {s27} @dt=0x558910edc1c0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x558910edc6c0 <e15332#> {s12} @dt=0x558910edc1c0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x558910ee6660 <e10640> {t1}  Memory_Writeback_Register  L3
    1:2: VAR 0x558910ee6ad0 <e15125#> {t3} @dt=0x558910ee69f0@(nw1)  clk INPUT PORT
    1:2: VAR 0x558910ee6ef0 <e15128#> {t4} @dt=0x558910ee6e10@(nw1)  reset INPUT PORT
    1:2: VAR 0x558910ee7340 <e15131#> {t6} @dt=0x558910ee7260@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x558910ee7820 <e15134#> {t7} @dt=0x558910ee7740@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x558910ee7d30 <e15137#> {t8} @dt=0x558910ee7c50@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2: VAR 0x558910ee8210 <e15140#> {t9} @dt=0x558910ee8130@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2: VAR 0x558910ee8850 <e15143#> {t11} @dt=0x558910ee8770@(nw1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x558910ee8e60 <e15146#> {t12} @dt=0x558910ee8d80@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x558910ee9470 <e15149#> {t13} @dt=0x558910ee9390@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2: VAR 0x558910ee9a80 <e15152#> {t14} @dt=0x558910ee99a0@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2: VAR 0x558910eeadc0 <e15155#> {t17} @dt=0x558910eea8c0@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x558910eec0b0 <e15163#> {t18} @dt=0x558910eebbb0@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x558910eed3a0 <e15171#> {t19} @dt=0x558910eecea0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x558910eee540 <e15179#> {t20} @dt=0x558910eee0c0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x558910eef6a0 <e15187#> {t21} @dt=0x558910eef1a0@(nw32)  read_data_memory INPUT PORT
    1:2: VAR 0x558910ef09d0 <e15195#> {t23} @dt=0x558910ef04d0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x558910ef1cf0 <e15203#> {t24} @dt=0x558910ef17f0@(nw5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x558910ef2ff0 <e15211#> {t25} @dt=0x558910ef2af0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x558910ef42e0 <e15219#> {t26} @dt=0x558910ef3de0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x558910ef55d0 <e15227#> {t27} @dt=0x558910ef50d0@(nw32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x558910efba40 <e10605> {t30} [always_ff]
    1:2:1: SENTREE 0x558910ef5dc0 <e10491> {t30}
    1:2:1:1: SENITEM 0x558910ef5a70 <e10485> {t30} [POS]
    1:2:1:1:1: VARREF 0x558910ce9f60 <e15233#> {t30} @dt=0x558910ee69f0@(nw1)  clk [RV] <- VAR 0x558910ee6ad0 <e15125#> {t3} @dt=0x558910ee69f0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558910ef5d00 <e10490> {t30} [POS]
    1:2:1:1:1: VARREF 0x558910cea080 <e15234#> {t30} @dt=0x558910ee6e10@(nw1)  reset [RV] <- VAR 0x558910ee6ef0 <e15128#> {t4} @dt=0x558910ee6e10@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x558910ef5f00 <e10492> {t30} [UNNAMED]
    1:2:2:1: IF 0x558910efb8f0 <e10602> {t31}
    1:2:2:1:1: VARREF 0x558910cea1a0 <e15289#> {t31} @dt=0x558910ee6e10@(nw1)  reset [RV] <- VAR 0x558910ee6ef0 <e15128#> {t4} @dt=0x558910ee6e10@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910ef63d0 <e10494> {t31} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef6820 <e15236#> {t32} @dt=0x558910ee8770@(nw1)
    1:2:2:1:2:1:1: VARREF 0x558910cea2c0 <e15237#> {t32} @dt=0x558910ee7260@(nw1)  register_write_memory [RV] <- VAR 0x558910ee7340 <e15131#> {t6} @dt=0x558910ee7260@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910cea3e0 <e15235#> {t32} @dt=0x558910ee8770@(nw1)  register_write_writeback [LV] => VAR 0x558910ee8850 <e15143#> {t11} @dt=0x558910ee8770@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef6cf0 <e15239#> {t33} @dt=0x558910ee8d80@(nw1)
    1:2:2:1:2:1:1: VARREF 0x558910cea550 <e15240#> {t33} @dt=0x558910ee7740@(nw1)  memory_to_register_memory [RV] <- VAR 0x558910ee7820 <e15134#> {t7} @dt=0x558910ee7740@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910cea670 <e15238#> {t33} @dt=0x558910ee8d80@(nw1)  memory_to_register_writeback [LV] => VAR 0x558910ee8e60 <e15146#> {t12} @dt=0x558910ee8d80@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef7190 <e15242#> {t34} @dt=0x558910ee9390@(nw1)
    1:2:2:1:2:1:1: VARREF 0x558910cea790 <e15243#> {t34} @dt=0x558910ee7c50@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x558910ee7d30 <e15137#> {t8} @dt=0x558910ee7c50@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910cea8b0 <e15241#> {t34} @dt=0x558910ee9390@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x558910ee9470 <e15149#> {t13} @dt=0x558910ee9390@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef7620 <e15245#> {t35} @dt=0x558910ee99a0@(nw1)
    1:2:2:1:2:1:1: VARREF 0x558910cea9d0 <e15246#> {t35} @dt=0x558910ee8130@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x558910ee8210 <e15140#> {t9} @dt=0x558910ee8130@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910ceaaf0 <e15244#> {t35} @dt=0x558910ee99a0@(nw1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x558910ee9a80 <e15152#> {t14} @dt=0x558910ee99a0@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef7ac0 <e15248#> {t37} @dt=0x558910ef04d0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x558910ceac10 <e15249#> {t37} @dt=0x558910eea8c0@(nw32)  ALU_output_memory [RV] <- VAR 0x558910eeadc0 <e15155#> {t17} @dt=0x558910eea8c0@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910cead30 <e15247#> {t37} @dt=0x558910ef04d0@(nw32)  ALU_output_writeback [LV] => VAR 0x558910ef09d0 <e15195#> {t23} @dt=0x558910ef04d0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef7f40 <e15251#> {t38} @dt=0x558910ef17f0@(nw5)
    1:2:2:1:2:1:1: VARREF 0x558910d05bd0 <e15252#> {t38} @dt=0x558910eebbb0@(nw5)  write_register_memory [RV] <- VAR 0x558910eec0b0 <e15163#> {t18} @dt=0x558910eebbb0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910d05cf0 <e15250#> {t38} @dt=0x558910ef17f0@(nw5)  write_register_writeback [LV] => VAR 0x558910ef1cf0 <e15203#> {t24} @dt=0x558910ef17f0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef83a0 <e15254#> {t39} @dt=0x558910ef2af0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x558910d05e10 <e15255#> {t39} @dt=0x558910eecea0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x558910eed3a0 <e15171#> {t19} @dt=0x558910eecea0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910d05f30 <e15253#> {t39} @dt=0x558910ef2af0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x558910ef2ff0 <e15211#> {t25} @dt=0x558910ef2af0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef8800 <e15257#> {t40} @dt=0x558910ef3de0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x558910d06050 <e15258#> {t40} @dt=0x558910eee0c0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x558910eee540 <e15179#> {t20} @dt=0x558910eee0c0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910d06170 <e15256#> {t40} @dt=0x558910ef3de0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x558910ef42e0 <e15219#> {t26} @dt=0x558910ef3de0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef8c60 <e15260#> {t41} @dt=0x558910ef50d0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x558910d06290 <e15261#> {t41} @dt=0x558910eef1a0@(nw32)  read_data_memory [RV] <- VAR 0x558910eef6a0 <e15187#> {t21} @dt=0x558910eef1a0@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910d063b0 <e15259#> {t41} @dt=0x558910ef50d0@(nw32)  read_data_writeback [LV] => VAR 0x558910ef55d0 <e15227#> {t27} @dt=0x558910ef50d0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x558910ef8ee0 <e10548> {t43} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x558910ef9330 <e15263#> {t44} @dt=0x558910ee8770@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910d064d0 <e15264#> {t44} @dt=0x558910ee7260@(nw1)  register_write_memory [RV] <- VAR 0x558910ee7340 <e15131#> {t6} @dt=0x558910ee7260@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d065f0 <e15262#> {t44} @dt=0x558910ee8770@(nw1)  register_write_writeback [LV] => VAR 0x558910ee8850 <e15143#> {t11} @dt=0x558910ee8770@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ef9800 <e15266#> {t45} @dt=0x558910ee8d80@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910d06710 <e15267#> {t45} @dt=0x558910ee7740@(nw1)  memory_to_register_memory [RV] <- VAR 0x558910ee7820 <e15134#> {t7} @dt=0x558910ee7740@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d06830 <e15265#> {t45} @dt=0x558910ee8d80@(nw1)  memory_to_register_writeback [LV] => VAR 0x558910ee8e60 <e15146#> {t12} @dt=0x558910ee8d80@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ef9ca0 <e15269#> {t46} @dt=0x558910ee9390@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910d06950 <e15270#> {t46} @dt=0x558910ee7c50@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x558910ee7d30 <e15137#> {t8} @dt=0x558910ee7c50@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d06a70 <e15268#> {t46} @dt=0x558910ee9390@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x558910ee9470 <e15149#> {t13} @dt=0x558910ee9390@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efa130 <e15272#> {t47} @dt=0x558910ee99a0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558910d06b90 <e15273#> {t47} @dt=0x558910ee8130@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x558910ee8210 <e15140#> {t9} @dt=0x558910ee8130@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d06cb0 <e15271#> {t47} @dt=0x558910ee99a0@(nw1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x558910ee9a80 <e15152#> {t14} @dt=0x558910ee99a0@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efa5d0 <e15275#> {t49} @dt=0x558910ef04d0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910d06dd0 <e15276#> {t49} @dt=0x558910eea8c0@(nw32)  ALU_output_memory [RV] <- VAR 0x558910eeadc0 <e15155#> {t17} @dt=0x558910eea8c0@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d06ef0 <e15274#> {t49} @dt=0x558910ef04d0@(nw32)  ALU_output_writeback [LV] => VAR 0x558910ef09d0 <e15195#> {t23} @dt=0x558910ef04d0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efaa50 <e15278#> {t50} @dt=0x558910ef17f0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x558910d07010 <e15279#> {t50} @dt=0x558910eebbb0@(nw5)  write_register_memory [RV] <- VAR 0x558910eec0b0 <e15163#> {t18} @dt=0x558910eebbb0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d07130 <e15277#> {t50} @dt=0x558910ef17f0@(nw5)  write_register_writeback [LV] => VAR 0x558910ef1cf0 <e15203#> {t24} @dt=0x558910ef17f0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efaeb0 <e15281#> {t51} @dt=0x558910ef2af0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910d07250 <e15282#> {t51} @dt=0x558910eecea0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x558910eed3a0 <e15171#> {t19} @dt=0x558910eecea0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d07370 <e15280#> {t51} @dt=0x558910ef2af0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x558910ef2ff0 <e15211#> {t25} @dt=0x558910ef2af0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efb310 <e15284#> {t52} @dt=0x558910ef3de0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910d07490 <e15285#> {t52} @dt=0x558910eee0c0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x558910eee540 <e15179#> {t20} @dt=0x558910eee0c0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d075b0 <e15283#> {t52} @dt=0x558910ef3de0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x558910ef42e0 <e15219#> {t26} @dt=0x558910ef3de0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efb770 <e15287#> {t53} @dt=0x558910ef50d0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558910d076d0 <e15288#> {t53} @dt=0x558910eef1a0@(nw32)  read_data_memory [RV] <- VAR 0x558910eef6a0 <e15187#> {t21} @dt=0x558910eef1a0@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d077f0 <e15286#> {t53} @dt=0x558910ef50d0@(nw32)  read_data_writeback [LV] => VAR 0x558910ef55d0 <e15227#> {t27} @dt=0x558910ef50d0@(nw32)  read_data_writeback OUTPUT PORT
    3: TYPETABLE 0x558910cd25f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x558910d90ef0 <e2896> {c445} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558910daa970 <e3347> {e22} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558910d5b210 <e2020> {c185} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558910d90ef0 <e2896> {c445} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558910efdba0 <e14987> {k3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
		detailed  ->  BASICDTYPE 0x558910e40470 <e6804> {i32} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x558910d5b830 <e2032> {c185} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x558910f526d0 <e16048#> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x558910e20d80 <e6184> {h12} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558910f53920 <e16325#> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558910f52f00 <e16232#> {n20} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558910db24c0 <e3590> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x558910f75510 <e19938#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x558910f52a00 <e16060#> {o6} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x558910d5b450 <e2027> {c185} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x558910dcb470 <e4251> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x558910f52440 <e16029#> {o6} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910d07d90 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910e4e520 <e7148> {j3} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910f5b950 <e17535#> {g22} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910d16f70 <e438> {c50} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910d24d90 <e772> {c70} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910f52ca0 <e16208#> {n20} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910cfb160 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910f6e060 <e19122#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910d5cc30 <e2067> {c189} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910db1730 <e3565> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910d5ba80 <e2039> {c185} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910f49560 <e15344#> {s18} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910db1d50 <e3578> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x558910f71c30 <e19532#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910cfb160 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d07d90 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d16f70 <e438> {c50} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d24d90 <e772> {c70} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d5b210 <e2020> {c185} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x558910d5b450 <e2027> {c185} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x558910d5b830 <e2032> {c185} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x558910d5ba80 <e2039> {c185} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d5cc30 <e2067> {c189} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d90ef0 <e2896> {c445} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x558910daa970 <e3347> {e22} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x558910db1730 <e3565> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910db1d50 <e3578> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910db24c0 <e3590> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910dcb470 <e4251> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x558910e20d80 <e6184> {h12} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e40470 <e6804> {i32} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910e4e520 <e7148> {j3} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910efdba0 <e14987> {k3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910e4e6b0 <e14995> {j3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910f32e20 <e15003> {k3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910f35670 <e15011> {l3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910ee69f0 <e15124#> {t3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee6e10 <e15127#> {t4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee7260 <e15130#> {t6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee7740 <e15133#> {t7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee7c50 <e15136#> {t8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee8130 <e15139#> {t9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee8770 <e15142#> {t11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee8d80 <e15145#> {t12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee9390 <e15148#> {t13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee99a0 <e15151#> {t14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910eea8c0 <e15154#> {t17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eebbb0 <e15162#> {t18} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910eecea0 <e15170#> {t19} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eee0c0 <e15178#> {t20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eef1a0 <e15186#> {t21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef04d0 <e15194#> {t23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef17f0 <e15202#> {t24} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ef2af0 <e15210#> {t25} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef3de0 <e15218#> {t26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef50d0 <e15226#> {t27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ed6bd0 <e15295#> {s3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed7070 <e15298#> {s4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed7590 <e15301#> {s5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed7ab0 <e15304#> {s6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed88d0 <e15307#> {s8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ed9b60 <e15315#> {s9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910edae90 <e15323#> {s11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910edc1c0 <e15331#> {s12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f49560 <e15344#> {s18} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ebc340 <e15373#> {r3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebc760 <e15376#> {r4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebcba0 <e15379#> {r7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebd000 <e15382#> {r8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebd460 <e15385#> {r9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebd900 <e15388#> {r10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebdee0 <e15391#> {r11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebe520 <e15394#> {r13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebeb40 <e15397#> {r14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebf100 <e15400#> {r15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebf720 <e15403#> {r16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebfd00 <e15406#> {r17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ec0c30 <e15409#> {r20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec1f20 <e15417#> {r21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec3210 <e15425#> {r22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec4500 <e15433#> {r23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec57f0 <e15441#> {r24} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ec6b20 <e15449#> {r26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec7e10 <e15457#> {r27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec9100 <e15465#> {r28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eca3f0 <e15473#> {r29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ecb720 <e15481#> {r30} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e93be0 <e15636#> {q3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94000 <e15639#> {q4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94420 <e15642#> {q5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94840 <e15645#> {q7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94ca0 <e15648#> {q8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e95140 <e15651#> {q9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e95980 <e15654#> {q10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e95ee0 <e15657#> {q11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e96400 <e15660#> {q12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e97260 <e15663#> {q13} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910e984c0 <e15671#> {q14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e99700 <e15679#> {q15} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e9a940 <e15687#> {q16} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e9bb80 <e15695#> {q17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e9c4c0 <e15703#> {q18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9ca80 <e15706#> {q20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9d0a0 <e15709#> {q21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9d660 <e15712#> {q22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9dc30 <e15715#> {q23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9e250 <e15718#> {q24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9e860 <e15721#> {q25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9f720 <e15724#> {q26} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910ea0980 <e15732#> {q27} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ea1bf0 <e15740#> {q28} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ea2e60 <e15748#> {q29} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ea4160 <e15756#> {q30} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea4ba0 <e15764#> {q31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ea5ae0 <e15767#> {q34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea6dd0 <e15775#> {q35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea8100 <e15783#> {q37} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea9430 <e15791#> {q38} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e8bd40 <e15992#> {p3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e8c260 <e15995#> {p4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e8c7c0 <e15998#> {p6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e875d0 <e16005#> {o3} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558910e88750 <e16013#> {o4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f52440 <e16029#> {o6} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f526d0 <e16048#> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x558910f52a00 <e16060#> {o6} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558910e716b0 <e16074#> {n3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e71bd0 <e16077#> {n4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e720f0 <e16080#> {n5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e72610 <e16083#> {n6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e729d0 <e16086#> {n6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e73770 <e16089#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e73f50 <e16097#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e74730 <e16105#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e75970 <e16113#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e76150 <e16121#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e76930 <e16129#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e77ba0 <e16137#> {n9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e783b0 <e16145#> {n9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e79620 <e16153#> {n10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x558910e7b5b0 <e16170#> {n13} @dt=this@(nw32)u[31:0] refdt=0x558910e7b0b0(nw32) [31:0]
    3:1:2: RANGE 0x558910e7afb0 <e7996> {n13}
    3:1:2:2: CONST 0x558910e7a8e0 <e7992> {n13} @dt=0x558910cfb160@(G/swu32/5)  ?32?sh1f
    3:1:2:3: CONST 0x558910e7ace0 <e7993> {n13} @dt=0x558910d07d90@(G/swu32/1)  ?32?sh0
    3:1: BASICDTYPE 0x558910e7b0b0 <e16164#> {n13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7c2e0 <e16172#> {n14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7ca10 <e16180#> {n14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7dbc0 <e16188#> {n15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7ed70 <e16196#> {n16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f52ca0 <e16208#> {n20} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f52f00 <e16232#> {n20} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910f53920 <e16325#> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e834c0 <e16340#> {n29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e679e0 <e16387#> {m2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e68700 <e16390#> {m3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e69040 <e16398#> {m4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e69560 <e16401#> {m5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e69a80 <e16404#> {m6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e6a8e0 <e16407#> {m7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f35a80 <e16432#> {l6} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910f36100 <e16440#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910dc1960 <e16477#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910daf5d0 <e16514#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da9230 <e16551#> {l10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f3d170 <e16588#> {l12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f21d00 <e16642#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910f21f60 <e16645#> {k7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f22700 <e16682#> {k8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f22a80 <e16719#> {k10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f33210 <e16767#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910f33470 <e16770#> {k7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910f33cd0 <e16807#> {k8} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910f34530 <e16844#> {k10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e4f510 <e16892#> {j6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e50750 <e16900#> {j7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e2feb0 <e16919#> {i2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e309b0 <e16922#> {i3} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e31bb0 <e16930#> {i4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e32df0 <e16938#> {i5} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e34030 <e16946#> {i6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e352b0 <e16954#> {i7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e35c30 <e16962#> {i8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e36190 <e16965#> {i9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e37030 <e16968#> {i10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e379b0 <e16976#> {i11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e37f10 <e16979#> {i12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e38d70 <e16982#> {i13} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e39770 <e16990#> {i14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e39d80 <e16993#> {i15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3a350 <e16996#> {i17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3a8a0 <e16999#> {i18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3ae80 <e17002#> {i19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3b490 <e17005#> {i20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3ba80 <e17008#> {i21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3c970 <e17011#> {i22} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910e3dca0 <e17019#> {i23} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910e3e5a0 <e17027#> {i26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3e9d0 <e17030#> {i27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e1bbb0 <e17215#> {h3} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910e1cd50 <e17223#> {h4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e1df90 <e17231#> {h5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e1f1d0 <e17239#> {h6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e1fb10 <e17247#> {h7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ddfed0 <e17462#> {g3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910de1a30 <e17470#> {g5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de1e90 <e17473#> {g6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de23b0 <e17476#> {g7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de28d0 <e17479#> {g8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de2df0 <e17482#> {g9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de3310 <e17485#> {g10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de3830 <e17488#> {g11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de4550 <e17491#> {g12} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910de4e50 <e17499#> {g13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de5bd0 <e17502#> {g17} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910de6cf0 <e17510#> {g18} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910de7e10 <e17518#> {g19} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910f5b950 <e17535#> {g22} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910dd3e30 <e18914#> {f3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910dd4350 <e18917#> {f4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910dd48b0 <e18920#> {f6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d9c890 <e18927#> {e4} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d9d9d0 <e18935#> {e5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d9ec10 <e18943#> {e6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d9fe90 <e18951#> {e8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da10d0 <e18959#> {e9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da2370 <e18967#> {e10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da34f0 <e18975#> {e14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910da4670 <e18983#> {e15} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da57f0 <e18991#> {e16} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da6690 <e18999#> {e17} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da76f0 <e19007#> {e18} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da8870 <e19015#> {e19} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910f6e060 <e19122#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f71c30 <e19532#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910f75510 <e19938#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d93410 <e20000#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d93bf0 <e20008#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d94e30 <e20016#> {d4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ce6310 <e20034#> {c6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910cf75d0 <e20037#> {c8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910cf8bc0 <e20040#> {c9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d08010 <e20043#> {c10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d087d0 <e20051#> {c13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d092b0 <e20054#> {c16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0a130 <e20062#> {c17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0afb0 <e20070#> {c20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0b770 <e20078#> {c21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0bb90 <e20081#> {c22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0c9b0 <e20084#> {c23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0dbf0 <e20092#> {c24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0e490 <e20100#> {c27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0e890 <e20103#> {c29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0f610 <e20106#> {c33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d10790 <e20114#> {c34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d118d0 <e20122#> {c35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d12a30 <e20130#> {c36} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d13b70 <e20138#> {c37} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d14390 <e20146#> {c38} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d147d0 <e20149#> {c41} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d14c10 <e20152#> {c42} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d15030 <e20155#> {c43} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d15470 <e20158#> {c44} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d158d0 <e20161#> {c45} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d15cf0 <e20164#> {c46} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d160f0 <e20167#> {c47} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d164f0 <e20170#> {c48} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d168f0 <e20173#> {c49} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d17630 <e20176#> {c50} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d17e70 <e20184#> {c51} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d18270 <e20187#> {c52} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d18fb0 <e20190#> {c57} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d1a110 <e20198#> {c58} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d1b250 <e20206#> {c59} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d1c370 <e20214#> {c61} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d1e190 <e20269#> {c63} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d1e890 <e20277#> {c63} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d213b0 <e20379#> {c66} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d21ab0 <e20387#> {c66} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d24110 <e20489#> {c69} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d25f30 <e20544#> {c71} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558910d27d90 <e20599#> {c74} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d28ed0 <e20607#> {c75} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d29ff0 <e20615#> {c76} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2b170 <e20623#> {c77} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2c350 <e20631#> {c78} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2d4a0 <e20639#> {c79} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2ddf0 <e20647#> {c83} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d2e2b0 <e20650#> {c84} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d2e720 <e20653#> {c85} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d2f4b0 <e20656#> {c86} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d2fd60 <e20664#> {c87} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d30af0 <e20667#> {c88} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d313f0 <e20675#> {c89} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d31860 <e20678#> {c90} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d31d40 <e20681#> {c91} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d32b70 <e20684#> {c94} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d33d50 <e20692#> {c95} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d34ee0 <e20700#> {c96} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d36090 <e20708#> {c97} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d37240 <e20716#> {c98} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d383f0 <e20724#> {c99} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d395a0 <e20732#> {c100} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d3a750 <e20740#> {c101} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d3b890 <e20748#> {c102} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d3c9e0 <e20756#> {c103} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d3db30 <e20764#> {c104} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d3ecf0 <e20772#> {c105} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d3f5e0 <e20780#> {c108} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d40370 <e20783#> {c109} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d40c70 <e20791#> {c110} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d410e0 <e20794#> {c111} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d415c0 <e20797#> {c112} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d41a50 <e20800#> {c113} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d42830 <e20803#> {c116} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d439e0 <e20811#> {c117} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d44b90 <e20819#> {c118} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d45d40 <e20827#> {c119} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d46ef0 <e20835#> {c120} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d47830 <e20843#> {c123} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d47cf0 <e20846#> {c124} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d481b0 <e20849#> {c125} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d48670 <e20852#> {c126} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d494a0 <e20855#> {c129} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d4a630 <e20863#> {c130} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4b7e0 <e20871#> {c131} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4c990 <e20879#> {c132} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4db40 <e20887#> {c133} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4ecf0 <e20895#> {c134} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4f570 <e20903#> {c137} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d4f9a0 <e20906#> {c138} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d4fe40 <e20909#> {c139} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d502d0 <e20912#> {c140} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d50760 <e20915#> {c141} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d514f0 <e20918#> {c142} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910d526a0 <e20926#> {c143} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910d52fa0 <e20934#> {c144} @dt=this@(nw1)  logic kwd=logic
