<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Cypress Peripheral Driver Library (PDL): PWM output signal configuration</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="cypress_logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Cypress Peripheral Driver Library (PDL)
   &#160;<span id="projectnumber">Version 3.0.4.57</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__group__tcpwm__pwm__output__configuration.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">PWM output signal configuration<div class="ingroups"><a class="el" href="group__group__tcpwm.html">Timer Counter PWM (TCPWM)</a> &raquo; <a class="el" href="group__group__tcpwm__pwm.html">PWM (TCPWM)</a> &raquo; <a class="el" href="group__group__tcpwm__macros__pwm.html">Macros</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>The configuration of PWM output signal for PWM alignment. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga78d7eaf2133b2f1701a87dacaea6ba72"><td class="memItemLeft" align="right" valign="top"><a id="ga78d7eaf2133b2f1701a87dacaea6ba72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__tcpwm__pwm__output__configuration.html#ga78d7eaf2133b2f1701a87dacaea6ba72">CY_TCPWM_PWM_TR_CTRL2_SET</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="memdesc:ga78d7eaf2133b2f1701a87dacaea6ba72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set define for PWM output signal configuration. <br /></td></tr>
<tr class="separator:ga78d7eaf2133b2f1701a87dacaea6ba72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631271be88534d97d7777f60a3df76dc"><td class="memItemLeft" align="right" valign="top"><a id="ga631271be88534d97d7777f60a3df76dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__tcpwm__pwm__output__configuration.html#ga631271be88534d97d7777f60a3df76dc">CY_TCPWM_PWM_TR_CTRL2_CLEAR</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="memdesc:ga631271be88534d97d7777f60a3df76dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear define for PWM output signal configuration. <br /></td></tr>
<tr class="separator:ga631271be88534d97d7777f60a3df76dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4baf1c62f4c4f7acbc72418c5ff7d4bb"><td class="memItemLeft" align="right" valign="top"><a id="ga4baf1c62f4c4f7acbc72418c5ff7d4bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__tcpwm__pwm__output__configuration.html#ga4baf1c62f4c4f7acbc72418c5ff7d4bb">CY_TCPWM_PWM_TR_CTRL2_INVERT</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="memdesc:ga4baf1c62f4c4f7acbc72418c5ff7d4bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert define for PWM output signal configuration. <br /></td></tr>
<tr class="separator:ga4baf1c62f4c4f7acbc72418c5ff7d4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d8db4a7299329aa0742472747b1ce8"><td class="memItemLeft" align="right" valign="top"><a id="gad3d8db4a7299329aa0742472747b1ce8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__tcpwm__pwm__output__configuration.html#gad3d8db4a7299329aa0742472747b1ce8">CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="memdesc:gad3d8db4a7299329aa0742472747b1ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">No change define for PWM output signal configuration. <br /></td></tr>
<tr class="separator:gad3d8db4a7299329aa0742472747b1ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c06651ed861bc680f4113c5aafbd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__tcpwm__pwm__output__configuration.html#ga1c06651ed861bc680f4113c5aafbd6b7">CY_TCPWM_PWM_MODE_PR</a></td></tr>
<tr class="memdesc:ga1c06651ed861bc680f4113c5aafbd6b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration of PWM output signal in Pseudo Random Mode.  <a href="#ga1c06651ed861bc680f4113c5aafbd6b7">More...</a><br /></td></tr>
<tr class="separator:ga1c06651ed861bc680f4113c5aafbd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18f3c5b5ca502bd0d131cc4f4a2fd76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__tcpwm__pwm__output__configuration.html#gaf18f3c5b5ca502bd0d131cc4f4a2fd76">CY_TCPWM_PWM_MODE_LEFT</a></td></tr>
<tr class="memdesc:gaf18f3c5b5ca502bd0d131cc4f4a2fd76"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration of PWM output signal for Left alignment.  <a href="#gaf18f3c5b5ca502bd0d131cc4f4a2fd76">More...</a><br /></td></tr>
<tr class="separator:gaf18f3c5b5ca502bd0d131cc4f4a2fd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d27e4916fac8eeb01d278ddaafefca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__tcpwm__pwm__output__configuration.html#ga46d27e4916fac8eeb01d278ddaafefca">CY_TCPWM_PWM_MODE_RIGHT</a></td></tr>
<tr class="memdesc:ga46d27e4916fac8eeb01d278ddaafefca"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration of PWM output signal for Right alignment.  <a href="#ga46d27e4916fac8eeb01d278ddaafefca">More...</a><br /></td></tr>
<tr class="separator:ga46d27e4916fac8eeb01d278ddaafefca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6408d913c6dba0614bf367065673e9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__tcpwm__pwm__output__configuration.html#ga6408d913c6dba0614bf367065673e9aa">CY_TCPWM_PWM_MODE_CNTR_OR_ASYMM</a></td></tr>
<tr class="memdesc:ga6408d913c6dba0614bf367065673e9aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration of PWM output signal for Center and Asymmetric alignment.  <a href="#ga6408d913c6dba0614bf367065673e9aa">More...</a><br /></td></tr>
<tr class="separator:ga6408d913c6dba0614bf367065673e9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1c06651ed861bc680f4113c5aafbd6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c06651ed861bc680f4113c5aafbd6b7">&#9670;&nbsp;</a></span>CY_TCPWM_PWM_MODE_PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CY_TCPWM_PWM_MODE_PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(_VAL2FLD(TCPWM_CNT_TR_CTRL2_CC_MATCH_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#gad3d8db4a7299329aa0742472747b1ce8">CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</a>) | \</div><div class="line">                                      _VAL2FLD(TCPWM_CNT_TR_CTRL2_OVERFLOW_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#gad3d8db4a7299329aa0742472747b1ce8">CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</a>) | \</div><div class="line">                                      _VAL2FLD(TCPWM_CNT_TR_CTRL2_UNDERFLOW_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#gad3d8db4a7299329aa0742472747b1ce8">CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</a>))</div><div class="ttc" id="group__group__tcpwm__pwm__output__configuration_html_gad3d8db4a7299329aa0742472747b1ce8"><div class="ttname"><a href="group__group__tcpwm__pwm__output__configuration.html#gad3d8db4a7299329aa0742472747b1ce8">CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</a></div><div class="ttdeci">#define CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</div><div class="ttdoc">No change define for PWM output signal configuration. </div><div class="ttdef"><b>Definition:</b> cy_tcpwm_pwm.h:169</div></div>
</div><!-- fragment -->
<p>The configuration of PWM output signal in Pseudo Random Mode. </p>

</div>
</div>
<a id="gaf18f3c5b5ca502bd0d131cc4f4a2fd76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18f3c5b5ca502bd0d131cc4f4a2fd76">&#9670;&nbsp;</a></span>CY_TCPWM_PWM_MODE_LEFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CY_TCPWM_PWM_MODE_LEFT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(_VAL2FLD(TCPWM_CNT_TR_CTRL2_CC_MATCH_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#ga631271be88534d97d7777f60a3df76dc">CY_TCPWM_PWM_TR_CTRL2_CLEAR</a>) | \</div><div class="line">                                      _VAL2FLD(TCPWM_CNT_TR_CTRL2_OVERFLOW_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#ga78d7eaf2133b2f1701a87dacaea6ba72">CY_TCPWM_PWM_TR_CTRL2_SET</a>) | \</div><div class="line">                                      _VAL2FLD(TCPWM_CNT_TR_CTRL2_UNDERFLOW_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#gad3d8db4a7299329aa0742472747b1ce8">CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</a>))</div><div class="ttc" id="group__group__tcpwm__pwm__output__configuration_html_gad3d8db4a7299329aa0742472747b1ce8"><div class="ttname"><a href="group__group__tcpwm__pwm__output__configuration.html#gad3d8db4a7299329aa0742472747b1ce8">CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</a></div><div class="ttdeci">#define CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</div><div class="ttdoc">No change define for PWM output signal configuration. </div><div class="ttdef"><b>Definition:</b> cy_tcpwm_pwm.h:169</div></div>
<div class="ttc" id="group__group__tcpwm__pwm__output__configuration_html_ga631271be88534d97d7777f60a3df76dc"><div class="ttname"><a href="group__group__tcpwm__pwm__output__configuration.html#ga631271be88534d97d7777f60a3df76dc">CY_TCPWM_PWM_TR_CTRL2_CLEAR</a></div><div class="ttdeci">#define CY_TCPWM_PWM_TR_CTRL2_CLEAR</div><div class="ttdoc">Clear define for PWM output signal configuration. </div><div class="ttdef"><b>Definition:</b> cy_tcpwm_pwm.h:167</div></div>
<div class="ttc" id="group__group__tcpwm__pwm__output__configuration_html_ga78d7eaf2133b2f1701a87dacaea6ba72"><div class="ttname"><a href="group__group__tcpwm__pwm__output__configuration.html#ga78d7eaf2133b2f1701a87dacaea6ba72">CY_TCPWM_PWM_TR_CTRL2_SET</a></div><div class="ttdeci">#define CY_TCPWM_PWM_TR_CTRL2_SET</div><div class="ttdoc">Set define for PWM output signal configuration. </div><div class="ttdef"><b>Definition:</b> cy_tcpwm_pwm.h:166</div></div>
</div><!-- fragment -->
<p>The configuration of PWM output signal for Left alignment. </p>

</div>
</div>
<a id="ga46d27e4916fac8eeb01d278ddaafefca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46d27e4916fac8eeb01d278ddaafefca">&#9670;&nbsp;</a></span>CY_TCPWM_PWM_MODE_RIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CY_TCPWM_PWM_MODE_RIGHT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(_VAL2FLD(TCPWM_CNT_TR_CTRL2_CC_MATCH_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#ga78d7eaf2133b2f1701a87dacaea6ba72">CY_TCPWM_PWM_TR_CTRL2_SET</a>) | \</div><div class="line">                                      _VAL2FLD(TCPWM_CNT_TR_CTRL2_OVERFLOW_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#gad3d8db4a7299329aa0742472747b1ce8">CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</a>) | \</div><div class="line">                                      _VAL2FLD(TCPWM_CNT_TR_CTRL2_UNDERFLOW_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#ga631271be88534d97d7777f60a3df76dc">CY_TCPWM_PWM_TR_CTRL2_CLEAR</a>))</div><div class="ttc" id="group__group__tcpwm__pwm__output__configuration_html_gad3d8db4a7299329aa0742472747b1ce8"><div class="ttname"><a href="group__group__tcpwm__pwm__output__configuration.html#gad3d8db4a7299329aa0742472747b1ce8">CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</a></div><div class="ttdeci">#define CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE</div><div class="ttdoc">No change define for PWM output signal configuration. </div><div class="ttdef"><b>Definition:</b> cy_tcpwm_pwm.h:169</div></div>
<div class="ttc" id="group__group__tcpwm__pwm__output__configuration_html_ga631271be88534d97d7777f60a3df76dc"><div class="ttname"><a href="group__group__tcpwm__pwm__output__configuration.html#ga631271be88534d97d7777f60a3df76dc">CY_TCPWM_PWM_TR_CTRL2_CLEAR</a></div><div class="ttdeci">#define CY_TCPWM_PWM_TR_CTRL2_CLEAR</div><div class="ttdoc">Clear define for PWM output signal configuration. </div><div class="ttdef"><b>Definition:</b> cy_tcpwm_pwm.h:167</div></div>
<div class="ttc" id="group__group__tcpwm__pwm__output__configuration_html_ga78d7eaf2133b2f1701a87dacaea6ba72"><div class="ttname"><a href="group__group__tcpwm__pwm__output__configuration.html#ga78d7eaf2133b2f1701a87dacaea6ba72">CY_TCPWM_PWM_TR_CTRL2_SET</a></div><div class="ttdeci">#define CY_TCPWM_PWM_TR_CTRL2_SET</div><div class="ttdoc">Set define for PWM output signal configuration. </div><div class="ttdef"><b>Definition:</b> cy_tcpwm_pwm.h:166</div></div>
</div><!-- fragment -->
<p>The configuration of PWM output signal for Right alignment. </p>

</div>
</div>
<a id="ga6408d913c6dba0614bf367065673e9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6408d913c6dba0614bf367065673e9aa">&#9670;&nbsp;</a></span>CY_TCPWM_PWM_MODE_CNTR_OR_ASYMM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CY_TCPWM_PWM_MODE_CNTR_OR_ASYMM</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(_VAL2FLD(TCPWM_CNT_TR_CTRL2_CC_MATCH_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#ga4baf1c62f4c4f7acbc72418c5ff7d4bb">CY_TCPWM_PWM_TR_CTRL2_INVERT</a>) | \</div><div class="line">                                         _VAL2FLD(TCPWM_CNT_TR_CTRL2_OVERFLOW_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#ga78d7eaf2133b2f1701a87dacaea6ba72">CY_TCPWM_PWM_TR_CTRL2_SET</a>) | \</div><div class="line">                                         _VAL2FLD(TCPWM_CNT_TR_CTRL2_UNDERFLOW_MODE, <a class="code" href="group__group__tcpwm__pwm__output__configuration.html#ga631271be88534d97d7777f60a3df76dc">CY_TCPWM_PWM_TR_CTRL2_CLEAR</a>))</div><div class="ttc" id="group__group__tcpwm__pwm__output__configuration_html_ga4baf1c62f4c4f7acbc72418c5ff7d4bb"><div class="ttname"><a href="group__group__tcpwm__pwm__output__configuration.html#ga4baf1c62f4c4f7acbc72418c5ff7d4bb">CY_TCPWM_PWM_TR_CTRL2_INVERT</a></div><div class="ttdeci">#define CY_TCPWM_PWM_TR_CTRL2_INVERT</div><div class="ttdoc">Invert define for PWM output signal configuration. </div><div class="ttdef"><b>Definition:</b> cy_tcpwm_pwm.h:168</div></div>
<div class="ttc" id="group__group__tcpwm__pwm__output__configuration_html_ga631271be88534d97d7777f60a3df76dc"><div class="ttname"><a href="group__group__tcpwm__pwm__output__configuration.html#ga631271be88534d97d7777f60a3df76dc">CY_TCPWM_PWM_TR_CTRL2_CLEAR</a></div><div class="ttdeci">#define CY_TCPWM_PWM_TR_CTRL2_CLEAR</div><div class="ttdoc">Clear define for PWM output signal configuration. </div><div class="ttdef"><b>Definition:</b> cy_tcpwm_pwm.h:167</div></div>
<div class="ttc" id="group__group__tcpwm__pwm__output__configuration_html_ga78d7eaf2133b2f1701a87dacaea6ba72"><div class="ttname"><a href="group__group__tcpwm__pwm__output__configuration.html#ga78d7eaf2133b2f1701a87dacaea6ba72">CY_TCPWM_PWM_TR_CTRL2_SET</a></div><div class="ttdeci">#define CY_TCPWM_PWM_TR_CTRL2_SET</div><div class="ttdoc">Set define for PWM output signal configuration. </div><div class="ttdef"><b>Definition:</b> cy_tcpwm_pwm.h:166</div></div>
</div><!-- fragment -->
<p>The configuration of PWM output signal for Center and Asymmetric alignment. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Cypress Peripheral Driver Library (PDL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
