$date
	Mon Apr 29 16:35:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter3bit_tb $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 3 & count [2:0] $end
$var reg 3 ' next_count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
0%
1$
0#
0"
b0 !
$end
#5000
b111 !
b111 &
1%
0$
1"
#10000
b111 '
0%
1#
0"
#15000
1#
1"
#20000
0#
0"
#25000
b0 !
b0 &
1"
#30000
0"
#35000
b1 !
b1 &
1"
#40000
0"
#45000
b10 !
b10 &
1"
#50000
0"
#55000
b11 !
b11 &
1"
#60000
0"
#65000
b100 !
b100 &
1"
#70000
0"
