#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 15 21:29:50 2025
# Process ID         : 30409
# Current directory  : /home/luka/FPGA/digitalnoNacrt/xadc/xadc.runs/impl_1
# Command line       : vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file           : /home/luka/FPGA/digitalnoNacrt/xadc/xadc.runs/impl_1/top.vdi
# Journal file       : /home/luka/FPGA/digitalnoNacrt/xadc/xadc.runs/impl_1/vivado.jou
# Running On         : luka-maschinsky
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i7-7920HQ CPU @ 3.10GHz
# CPU Frequency      : 3721.866 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 33496 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35643 MB
# Available Virtual  : 30405 MB
#-----------------------------------------------------------
source top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: link_design -top top -part xc7a50tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.dcp' for cell 'blazecore'
INFO: [Project 1-454] Reading design checkpoint '/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/xadc_ip_1/xadc_ip.dcp' for cell 'mmio_inst/xadc_inst/xadc_unit'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1459.652 ; gain = 0.000 ; free physical = 22256 ; free virtual = 28598
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/xadc_ip_1/xadc_ip.xdc] for cell 'mmio_inst/xadc_inst/xadc_unit/inst'
Finished Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/xadc_ip_1/xadc_ip.xdc] for cell 'mmio_inst/xadc_inst/xadc_unit/inst'
Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/bd_fc5c_0_microblaze_I_0.xdc] for cell 'blazecore/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/bd_fc5c_0_microblaze_I_0.xdc] for cell 'blazecore/inst/microblaze_I/U0'
Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_0_rst_0_0_board.xdc] for cell 'blazecore/inst/rst_0/U0'
Finished Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_0_rst_0_0_board.xdc] for cell 'blazecore/inst/rst_0/U0'
Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_0_rst_0_0.xdc] for cell 'blazecore/inst/rst_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_0_rst_0_0.xdc:50]
Finished Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_0_rst_0_0.xdc] for cell 'blazecore/inst/rst_0/U0'
Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_3/bd_fc5c_0_dlmb_0.xdc] for cell 'blazecore/inst/dlmb/U0'
Finished Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_3/bd_fc5c_0_dlmb_0.xdc] for cell 'blazecore/inst/dlmb/U0'
Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_iomodule_0_0_board.xdc] for cell 'blazecore/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_iomodule_0_0_board.xdc] for cell 'blazecore/inst/iomodule_0/U0'
Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_board.xdc] for cell 'blazecore/inst'
Finished Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_board.xdc] for cell 'blazecore/inst'
Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/luka/FPGA/digitalnoNacrt/xadc/xadc.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/luka/FPGA/sw/xadc_app/Debug/xadc_app.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1703.023 ; gain = 0.000 ; free physical = 22124 ; free virtual = 28465
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1703.023 ; gain = 338.684 ; free physical = 22124 ; free virtual = 28465
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1788.547 ; gain = 85.523 ; free physical = 22074 ; free virtual = 28415

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1185cc731

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2213.375 ; gain = 424.828 ; free physical = 21657 ; free virtual = 27999

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1185cc731

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1185cc731

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651
Phase 1 Initialization | Checksum: 1185cc731

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1185cc731

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1185cc731

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651
Phase 2 Timer Update And Timing Data Collection | Checksum: 1185cc731

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 16feeaee1

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651
Retarget | Checksum: 16feeaee1
INFO: [Opt 31-389] Phase Retarget created 88 cells and removed 106 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1a70900e5

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651
Constant propagation | Checksum: 1a70900e5
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651
Phase 5 Sweep | Checksum: 13d02bd14

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2560.266 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651
Sweep | Checksum: 13d02bd14
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 65 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 13d02bd14

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2592.281 ; gain = 32.016 ; free physical = 21309 ; free virtual = 27651
BUFG optimization | Checksum: 13d02bd14
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 13d02bd14

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2592.281 ; gain = 32.016 ; free physical = 21309 ; free virtual = 27651
Shift Register Optimization | Checksum: 13d02bd14
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 13d02bd14

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2592.281 ; gain = 32.016 ; free physical = 21309 ; free virtual = 27651
Post Processing Netlist | Checksum: 13d02bd14
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: b6cbf407

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2592.281 ; gain = 32.016 ; free physical = 21309 ; free virtual = 27651

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.281 ; gain = 0.000 ; free physical = 21309 ; free virtual = 27651
Phase 9.2 Verifying Netlist Connectivity | Checksum: b6cbf407

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2592.281 ; gain = 32.016 ; free physical = 21309 ; free virtual = 27651
Phase 9 Finalization | Checksum: b6cbf407

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2592.281 ; gain = 32.016 ; free physical = 21309 ; free virtual = 27651
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              88  |             106  |                                              1  |
|  Constant propagation         |               0  |               1  |                                              0  |
|  Sweep                        |               0  |              65  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b6cbf407

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2592.281 ; gain = 32.016 ; free physical = 21309 ; free virtual = 27651

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: b6cbf407

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21207 ; free virtual = 27536
Ending Power Optimization Task | Checksum: b6cbf407

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2838.156 ; gain = 245.875 ; free physical = 21207 ; free virtual = 27537

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b6cbf407

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21207 ; free virtual = 27537

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21207 ; free virtual = 27537
Ending Netlist Obfuscation Task | Checksum: b6cbf407

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21207 ; free virtual = 27537
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2838.156 ; gain = 1135.133 ; free physical = 21207 ; free virtual = 27537
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luka/FPGA/digitalnoNacrt/xadc/xadc.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21173 ; free virtual = 27519
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21173 ; free virtual = 27519
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21173 ; free virtual = 27519
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21173 ; free virtual = 27519
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21173 ; free virtual = 27519
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21172 ; free virtual = 27519
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21172 ; free virtual = 27519
INFO: [Common 17-1381] The checkpoint '/home/luka/FPGA/digitalnoNacrt/xadc/xadc.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21179 ; free virtual = 27527
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 88373105

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21179 ; free virtual = 27527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21179 ; free virtual = 27527

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11c5c02ce

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21176 ; free virtual = 27527

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 136a0f27c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21174 ; free virtual = 27526

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 136a0f27c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21174 ; free virtual = 27526
Phase 1 Placer Initialization | Checksum: 136a0f27c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21174 ; free virtual = 27526

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fd014abd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21198 ; free virtual = 27550

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1462a5df7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21217 ; free virtual = 27569

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1462a5df7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21216 ; free virtual = 27569

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 14f697cee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21252 ; free virtual = 27605

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: ebc32a91

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21252 ; free virtual = 27605

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 94 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 39 nets or LUTs. Breaked 0 LUT, combined 39 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21247 ; free virtual = 27603

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             39  |                    39  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             39  |                    39  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1241a2886

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21247 ; free virtual = 27603
Phase 2.5 Global Place Phase2 | Checksum: 1efe326b8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21247 ; free virtual = 27603
Phase 2 Global Placement | Checksum: 1efe326b8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21247 ; free virtual = 27603

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16585b1aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21243 ; free virtual = 27599

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d6043340

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21243 ; free virtual = 27599

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bd0cc4bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21243 ; free virtual = 27599

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18e443d3f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21243 ; free virtual = 27599

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 130302cbb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21243 ; free virtual = 27599

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fa43387a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21243 ; free virtual = 27599

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c88890fa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21243 ; free virtual = 27599
Phase 3 Detail Placement | Checksum: 1c88890fa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21243 ; free virtual = 27599

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 98833fd9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.377 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 4abeeba6

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: b816f1de

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597
Phase 4.1.1.1 BUFG Insertion | Checksum: 98833fd9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.377. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1485c2f28

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597
Phase 4.1 Post Commit Optimization | Checksum: 1485c2f28

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1485c2f28

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1485c2f28

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597
Phase 4.3 Placer Reporting | Checksum: 1485c2f28

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c13159f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597
Ending Placer Task | Checksum: 1025759ac

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597
74 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21256 ; free virtual = 27597
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21226 ; free virtual = 27567
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21229 ; free virtual = 27570
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21245 ; free virtual = 27586
Wrote PlaceDB: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21234 ; free virtual = 27577
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21234 ; free virtual = 27577
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21230 ; free virtual = 27573
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21229 ; free virtual = 27572
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21229 ; free virtual = 27573
Write Physdb Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21229 ; free virtual = 27573
INFO: [Common 17-1381] The checkpoint '/home/luka/FPGA/digitalnoNacrt/xadc/xadc.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21217 ; free virtual = 27559
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.377 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21217 ; free virtual = 27559
Wrote PlaceDB: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21210 ; free virtual = 27553
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21210 ; free virtual = 27553
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21210 ; free virtual = 27554
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21210 ; free virtual = 27554
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21209 ; free virtual = 27553
Write Physdb Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21209 ; free virtual = 27553
INFO: [Common 17-1381] The checkpoint '/home/luka/FPGA/digitalnoNacrt/xadc/xadc.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7580306d ConstDB: 0 ShapeSum: 85fe4277 RouteDB: 6d8e6c8
Post Restoration Checksum: NetGraph: 5231cc3b | NumContArr: 5584ecbe | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22d08ae33

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21093 ; free virtual = 27458

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22d08ae33

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21093 ; free virtual = 27458

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22d08ae33

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21093 ; free virtual = 27458
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 213152d13

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21078 ; free virtual = 27443
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.486  | TNS=0.000  | WHS=-0.169 | THS=-23.892|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1378
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1378
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2f385f560

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21070 ; free virtual = 27435

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2f385f560

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2838.156 ; gain = 0.000 ; free physical = 21070 ; free virtual = 27435

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23e83d223

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20995 ; free virtual = 27361
Phase 4 Initial Routing | Checksum: 23e83d223

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20995 ; free virtual = 27361

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.553  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ffdaa8d7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20993 ; free virtual = 27359
Phase 5 Rip-up And Reroute | Checksum: 1ffdaa8d7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20993 ; free virtual = 27359

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24d0f299f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20991 ; free virtual = 27357
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.553  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 24d0f299f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20991 ; free virtual = 27357

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 24d0f299f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20991 ; free virtual = 27357
Phase 6 Delay and Skew Optimization | Checksum: 24d0f299f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20991 ; free virtual = 27357

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.553  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2b97d37ab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20991 ; free virtual = 27357
Phase 7 Post Hold Fix | Checksum: 2b97d37ab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20991 ; free virtual = 27357

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07749 %
  Global Horizontal Routing Utilization  = 1.12103 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2b97d37ab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20990 ; free virtual = 27356

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2b97d37ab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20990 ; free virtual = 27356

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 342aac40a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20990 ; free virtual = 27356

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 342aac40a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20990 ; free virtual = 27356

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.553  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 342aac40a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20990 ; free virtual = 27356
Total Elapsed time in route_design: 18.13 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 21b02c545

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20990 ; free virtual = 27356
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 21b02c545

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20990 ; free virtual = 27356

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.129 ; gain = 21.973 ; free physical = 20990 ; free virtual = 27356
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luka/FPGA/digitalnoNacrt/xadc/xadc.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/luka/FPGA/digitalnoNacrt/xadc/xadc.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 2953.785 ; gain = 93.656 ; free physical = 20899 ; free virtual = 27267
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.785 ; gain = 0.000 ; free physical = 20899 ; free virtual = 27267
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2953.785 ; gain = 0.000 ; free physical = 20899 ; free virtual = 27269
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.785 ; gain = 0.000 ; free physical = 20899 ; free virtual = 27269
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2953.785 ; gain = 0.000 ; free physical = 20899 ; free virtual = 27269
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.785 ; gain = 0.000 ; free physical = 20899 ; free virtual = 27269
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2953.785 ; gain = 0.000 ; free physical = 20899 ; free virtual = 27270
Write Physdb Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2953.785 ; gain = 0.000 ; free physical = 20899 ; free virtual = 27270
INFO: [Common 17-1381] The checkpoint '/home/luka/FPGA/digitalnoNacrt/xadc/xadc.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu May 15 21:30:46 2025...
