// Seed: 1610126829
module module_0;
  id_1(
      .id_0(id_2), .id_1(id_2), .id_2(1)
  );
  wire id_3;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  specify
    if (id_3 && 1 != 1 * 1'b0 + id_3) (id_4[1] => id_5) = 1;
    (id_6 => id_7) = 1;
    (id_8 => id_9) = (1);
  endspecify module_0();
endmodule
