Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Russell/git/Architecture/FullALU/FullALUTest_isim_beh.exe -prj C:/Users/Russell/git/Architecture/FullALU/FullALUTest_beh.prj work.FullALUTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Russell/git/Architecture/FullALU/../ALUWithControl/ALUWithControl.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/FullALU/../ALUControl/ALUControl.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/FullALU/FullALU.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/FullALU/FullALUTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Russell/git/Architecture/FullALU/FullALUTest.v" Line 38: Port ALUctl is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/Russell/git/Architecture/FullALU/FullALU.v" Line 31: Size mismatch in connection of port <FuncCode>. Formal port size is 4-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "C:/Users/Russell/git/Architecture/FullALU/FullALU.v" Line 32: Size mismatch in connection of port <A>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module ALUControl
Compiling module ALUWithControl
Compiling module FullALU
Compiling module FullALUTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/Russell/git/Architecture/FullALU/FullALUTest_isim_beh.exe
Fuse Memory Usage: 29496 KB
Fuse CPU Usage: 499 ms
