// Seed: 3466714052
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  logic id_3, id_4, id_5 = id_3;
  assign id_2[1] = 1;
  assign id_4 = 1;
  logic id_6 = id_5;
  logic id_7;
endmodule
