

================================================================
== Vitis HLS Report for 'tagAB'
================================================================
* Date:           Wed Jun 14 16:04:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5133|     5133|  17.108 us|  17.108 us|  5133|  5133|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2_fu_24  |tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2  |     5122|     5122|  17.072 us|  17.072 us|  5122|  5122|       no|
        |grp_tagAB_Pipeline_VITIS_LOOP_283_3_fu_36                   |tagAB_Pipeline_VITIS_LOOP_283_3                   |        7|        7|  23.331 ns|  23.331 ns|     7|     7|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       45|      267|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      113|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       54|      382|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |grp_tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2_fu_24  |tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2  |        0|   0|  38|  180|    0|
    |grp_tagAB_Pipeline_VITIS_LOOP_283_3_fu_36                   |tagAB_Pipeline_VITIS_LOOP_283_3                   |        0|   0|   7|   87|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                       |                                                  |        0|   0|  45|  267|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  31|          6|    1|          6|
    |ap_done        |   9|          2|    1|          2|
    |l_aStr1_din    |   9|          2|   66|        132|
    |l_aStr1_write  |  14|          3|    1|          3|
    |l_bStr2_din    |   9|          2|   64|        128|
    |l_bStr2_write  |  14|          3|    1|          3|
    |l_strA7_read   |   9|          2|    1|          2|
    |l_strB8_read   |   9|          2|    1|          2|
    |real_start     |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 113|         24|  137|        280|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                |  5|   0|    5|          0|
    |ap_done_reg                                                              |  1|   0|    1|          0|
    |grp_tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2_fu_24_ap_start_reg  |  1|   0|    1|          0|
    |grp_tagAB_Pipeline_VITIS_LOOP_283_3_fu_36_ap_start_reg                   |  1|   0|    1|          0|
    |start_once_reg                                                           |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    |  9|   0|    9|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         tagAB|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         tagAB|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|         tagAB|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|         tagAB|  return value|
|l_strA7_dout            |   in|   64|     ap_fifo|       l_strA7|       pointer|
|l_strA7_num_data_valid  |   in|    2|     ap_fifo|       l_strA7|       pointer|
|l_strA7_fifo_cap        |   in|    2|     ap_fifo|       l_strA7|       pointer|
|l_strA7_empty_n         |   in|    1|     ap_fifo|       l_strA7|       pointer|
|l_strA7_read            |  out|    1|     ap_fifo|       l_strA7|       pointer|
|l_strB8_dout            |   in|   64|     ap_fifo|       l_strB8|       pointer|
|l_strB8_num_data_valid  |   in|    2|     ap_fifo|       l_strB8|       pointer|
|l_strB8_fifo_cap        |   in|    2|     ap_fifo|       l_strB8|       pointer|
|l_strB8_empty_n         |   in|    1|     ap_fifo|       l_strB8|       pointer|
|l_strB8_read            |  out|    1|     ap_fifo|       l_strB8|       pointer|
|l_aStr1_din             |  out|   66|     ap_fifo|       l_aStr1|       pointer|
|l_aStr1_num_data_valid  |   in|    2|     ap_fifo|       l_aStr1|       pointer|
|l_aStr1_fifo_cap        |   in|    2|     ap_fifo|       l_aStr1|       pointer|
|l_aStr1_full_n          |   in|    1|     ap_fifo|       l_aStr1|       pointer|
|l_aStr1_write           |  out|    1|     ap_fifo|       l_aStr1|       pointer|
|l_bStr2_din             |  out|   64|     ap_fifo|       l_bStr2|       pointer|
|l_bStr2_num_data_valid  |   in|    2|     ap_fifo|       l_bStr2|       pointer|
|l_bStr2_fifo_cap        |   in|    2|     ap_fifo|       l_bStr2|       pointer|
|l_bStr2_full_n          |   in|    1|     ap_fifo|       l_bStr2|       pointer|
|l_bStr2_write           |  out|    1|     ap_fifo|       l_bStr2|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

