
set partname {xc7z020clg484-1}
set boardname {bluesim}
## for compatibility with older fpgamake. will be removed.
set xbsvipdir {/afs/athena.mit.edu/course/6/6.375/lab2019f/connectal/out}
set ipdir {/afs/athena.mit.edu/course/6/6.375/lab2019f/connectal/out}
set connectaldir {/afs/athena.mit.edu/course/6/6.375/lab2019f/connectal}
set need_pcie {unused}
set connectal_dut {mkXsimTop}
set IMPORT_HOSTIF {}
set XILINX_SYS_CLK {}
set ConnectalVersion {18.12.1}
set NumberOfMasters {1}
set PinType {Top_Pins}
set PinTypeInclude {Top_Pins}
set NumberOfUserTiles {1}
set SlaveDataBusWidth {32}
set SlaveControlAddrWidth {5}
set BurstLenSize {10}
set project_dir {$(DTOP)}
set MainClockPeriod {8}
set DerivedClockPeriod {10.000000}
set CnocTop {}
set XsimHostInterface {}
set PhysAddrWidth {40}
set SIMULATION {}
set CONNECTAL_BITS_DEPENDENCES {bsim}
set BOARD_bluesim {}
