<?xml version="1.0"?>
<block name="lut.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:ae1ce13b4b8c41f2a96b98f9f8553a17141732e7f96221a03d2659ec2b460612" atom_netlist_id="SHA256:d150df14839fe20b8dc428f6c4117adbf54f61db38a2503d785bea9e48575a7b">
	<inputs>I[0] I[1] I[2] I[3]</inputs>
	<outputs>out:O</outputs>
	<clocks></clocks>
	<block name="out:O" instance="BLK_TL-PIO_A[0]" mode="PAD_IS_OUTPUT">
		<inputs>
			<port name="D_OUT_0">O</port>
			<port name="D_OUT_1">open</port>
			<port name="OUT_ENB">open</port>
		</inputs>
		<outputs>
			<port name="D_IN_0">open</port>
			<port name="D_IN_1">open</port>
		</outputs>
		<clocks />
		<block name="out:O" instance="PAD[0]" mode="default">
			<inputs>
				<port name="D_OUT">BLK_TL-PIO_A.D_OUT_0[0]-&gt;D_OUT_0 open</port>
			</inputs>
			<outputs />
			<clocks />
			<block name="out:O" instance="output[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">PAD.D_OUT[0]-&gt;D_OUT</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="$abc$135$auto$blifparse.cc:465:parse_blif$136" instance="BLK_TL-PLB[1]" mode="default">
		<inputs>
			<port name="lutff_0/in">open open open open</port>
			<port name="lutff_1/in">open open open open</port>
			<port name="lutff_2/in">open open open open</port>
			<port name="lutff_3/in">open open open open</port>
			<port name="lutff_4/in">open open open open</port>
			<port name="lutff_5/in">open open open open</port>
			<port name="lutff_6/in">open open open open</port>
			<port name="lutff_7/in">I[3] I[0] I[1] I[2]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">open</port>
			<port name="lutff_1/out">open</port>
			<port name="lutff_2/out">open</port>
			<port name="lutff_3/out">open</port>
			<port name="lutff_4/out">open</port>
			<port name="lutff_5/out">open</port>
			<port name="lutff_6/out">open</port>
			<port name="lutff_7/out">BLK_IG-PLB_LOCAL[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">open</port>
		</clocks>
		<block name="$abc$135$auto$blifparse.cc:465:parse_blif$136" instance="BLK_IG-PLB_LOCAL[0]" mode="default">
			<inputs>
				<port name="I0">open open open open</port>
				<port name="I1">open open open open</port>
				<port name="I2">open open open open</port>
				<port name="I3">open open open open</port>
				<port name="I4">open open open open</port>
				<port name="I5">open open open open</port>
				<port name="I6">open open open open</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">open</port>
				<port name="O1">open</port>
				<port name="O2">open</port>
				<port name="O3">open</port>
				<port name="O4">open</port>
				<port name="O5">open</port>
				<port name="O6">open</port>
				<port name="O7">BLK_IG-PLB_CELL[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="open" instance="BLK_IG-PLB_CELL[0]" />
			<block name="open" instance="BLK_IG-PLB_CELL[1]" />
			<block name="open" instance="BLK_IG-PLB_CELL[2]" />
			<block name="open" instance="BLK_IG-PLB_CELL[3]" />
			<block name="open" instance="BLK_IG-PLB_CELL[4]" />
			<block name="open" instance="BLK_IG-PLB_CELL[5]" />
			<block name="open" instance="BLK_IG-PLB_CELL[6]" />
			<block name="$abc$135$auto$blifparse.cc:465:parse_blif$136" instance="BLK_IG-PLB_CELL[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB_LOCAL.I7[0]-&gt;I7[0] BLK_IG-PLB_LOCAL.I7[1]-&gt;I7[1] BLK_IG-PLB_LOCAL.I7[2]-&gt;I7[2] BLK_IG-PLB_LOCAL.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="CLK">open</port>
				</clocks>
				<block name="$abc$135$auto$blifparse.cc:465:parse_blif$136" instance="BEL_LT-LUT[0]" mode="SB_LUT4">
					<inputs>
						<port name="in">BLK_IG-PLB_CELL.I[0]-&gt;LUT.I[0] BLK_IG-PLB_CELL.I[1]-&gt;LUT.I[1] BLK_IG-PLB_CELL.I[2]-&gt;LUT.I[2] BLK_IG-PLB_CELL.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-SB_LUT4[0].O[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$135$auto$blifparse.cc:465:parse_blif$136" instance="BLK_IG-SB_LUT4[0]">
						<attributes>
							<attribute name="src">"vtr/env/conda/bin/../share/yosys/ice40/cells_map.v:52"</attribute>
						</attributes>
						<parameters>
							<parameter name="LUT_INIT">0000000100010110</parameter>
						</parameters>
						<inputs>
							<port name="I0">BEL_LT-LUT.in[0]-&gt;I0</port>
							<port name="I1">BEL_LT-LUT.in[1]-&gt;I1</port>
							<port name="I2">BEL_LT-LUT.in[2]-&gt;I2</port>
							<port name="I3">BEL_LT-LUT.in[3]-&gt;I3</port>
						</inputs>
						<outputs>
							<port name="O">O</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="I[0]" instance="BLK_TL-PIO_A[2]" mode="PAD_IS_INPUT">
		<inputs>
			<port name="D_OUT_0">open</port>
			<port name="D_OUT_1">open</port>
			<port name="OUT_ENB">open</port>
		</inputs>
		<outputs>
			<port name="D_IN_0">PAD[0].D_IN[0]-&gt;D_IN_0</port>
			<port name="D_IN_1">open</port>
		</outputs>
		<clocks />
		<block name="I[0]" instance="PAD[0]" mode="default">
			<inputs />
			<outputs>
				<port name="D_IN">input[0].inpad[0]-&gt;D_IN_0 open</port>
			</outputs>
			<clocks />
			<block name="I[0]" instance="input[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">I[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="I[1]" instance="BLK_TL-PIO_A[3]" mode="PAD_IS_INPUT">
		<inputs>
			<port name="D_OUT_0">open</port>
			<port name="D_OUT_1">open</port>
			<port name="OUT_ENB">open</port>
		</inputs>
		<outputs>
			<port name="D_IN_0">PAD[0].D_IN[0]-&gt;D_IN_0</port>
			<port name="D_IN_1">open</port>
		</outputs>
		<clocks />
		<block name="I[1]" instance="PAD[0]" mode="default">
			<inputs />
			<outputs>
				<port name="D_IN">input[0].inpad[0]-&gt;D_IN_0 open</port>
			</outputs>
			<clocks />
			<block name="I[1]" instance="input[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">I[1]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="I[2]" instance="BLK_TL-PIO_A[4]" mode="PAD_IS_INPUT">
		<inputs>
			<port name="D_OUT_0">open</port>
			<port name="D_OUT_1">open</port>
			<port name="OUT_ENB">open</port>
		</inputs>
		<outputs>
			<port name="D_IN_0">PAD[0].D_IN[0]-&gt;D_IN_0</port>
			<port name="D_IN_1">open</port>
		</outputs>
		<clocks />
		<block name="I[2]" instance="PAD[0]" mode="default">
			<inputs />
			<outputs>
				<port name="D_IN">input[0].inpad[0]-&gt;D_IN_0 open</port>
			</outputs>
			<clocks />
			<block name="I[2]" instance="input[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">I[2]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="I[3]" instance="BLK_TL-PIO_A[5]" mode="PAD_IS_INPUT">
		<inputs>
			<port name="D_OUT_0">open</port>
			<port name="D_OUT_1">open</port>
			<port name="OUT_ENB">open</port>
		</inputs>
		<outputs>
			<port name="D_IN_0">PAD[0].D_IN[0]-&gt;D_IN_0</port>
			<port name="D_IN_1">open</port>
		</outputs>
		<clocks />
		<block name="I[3]" instance="PAD[0]" mode="default">
			<inputs />
			<outputs>
				<port name="D_IN">input[0].inpad[0]-&gt;D_IN_0 open</port>
			</outputs>
			<clocks />
			<block name="I[3]" instance="input[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">I[3]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
</block>
