<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SGER:  Application of Communication-Theoretic Principles to Nano Interconnect Research</AwardTitle>
<AwardEffectiveDate>09/01/2000</AwardEffectiveDate>
<AwardExpirationDate>08/31/2003</AwardExpirationDate>
<AwardTotalIntnAmount>100000.00</AwardTotalIntnAmount>
<AwardAmount>100000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010600</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Interconnect has been recognized one of ten hardest problems in nano technologies. A basic observation underlying this project is that nano-interconnect issues are much similar to that in real-world communication. Much research has been conducted to ensure the reliable, fast and secure communication over a noisy and stochastic environment. Therefore, the research is exploiting communication-theoretic principles and developing innovative signaling concepts in solving the stochastic nature of nano interconnect. The primary focus is on nano silicon technologies in CMOS with feature sizes below 100nm, and the goal is to explore ways to achieve reliable and fast signaling over the noisy and stochastically limited nano-interconnect environment. The specific objectives are&lt;br/&gt;1. to develop realistic-yet-simple communication models for various nano interconnect scenarios,&lt;br/&gt;2. To study fundamental signaling limits dictated by communication theory (estimates of achievable rates indicate up to Tbits/sec.),&lt;br/&gt;3. to demonstrate interconnect design techniques for nano-signaling that can potentially approach the theoretical signaling limits&lt;br/&gt;This is being made possible by a combination of several innovations that include (i) multi-wire (differential) full-duplex signaling, (ii) signal modulation, coding and equalization, and (iii) utilization, instead of avoiding, very-deep-submicron (VDSM) effects such as wave transmission for potential signaling.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>09/11/2000</MinAmdLetterDate>
<MaxAmdLetterDate>10/10/2002</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0090012</AwardID>
<Investigator>
<FirstName>Sumit</FirstName>
<LastName>Roy</LastName>
<EmailAddress>roy@ee.washington.edu</EmailAddress>
<StartDate>09/11/2000</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>C.-J. Richard</FirstName>
<LastName>Shi</LastName>
<EmailAddress>cjshi@ee.washington.edu</EmailAddress>
<StartDate>09/11/2000</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>David</FirstName>
<LastName>Allstot</LastName>
<EmailAddress>allstot@ee.washington.edu</EmailAddress>
<StartDate>09/11/2000</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Washington</Name>
<CityName>Seattle</CityName>
<ZipCode>981950001</ZipCode>
<PhoneNumber>2065434043</PhoneNumber>
<StreetAddress>4333 Brooklyn Ave NE</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Washington</StateName>
<StateCode>WA</StateCode>
</Institution>
<ProgramElement>
<Code>4710</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
</ProgramElement>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9237</Code>
<Text>SMALL GRANTS-EXPLORATORY RSRCH</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
