

================================================================
== Vitis HLS Report for 'src_loop_proc'
================================================================
* Date:           Wed Sep 15 21:04:41 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        affine_scale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|      702|  0.630 us|  7.020 us|   63|  702|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- src_loop  |       15|      654|        16|          1|          1|  1 ~ 640|       yes|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1791|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|    4067|   1860|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    433|    -|
|Register         |        -|    -|    3062|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    7129|   4180|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       6|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+
    |mul_28s_28s_44_3_1_U45         |mul_28s_28s_44_3_1         |        0|   0|  141|  112|    0|
    |mul_28s_28s_44_3_1_U46         |mul_28s_28s_44_3_1         |        0|   0|  141|  112|    0|
    |mul_32s_32ns_62_2_1_U58        |mul_32s_32ns_62_2_1        |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U44         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U47         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U52         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U53         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U54         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U55         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_34ns_65_2_1_U40        |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |mul_32s_34ns_65_2_1_U41        |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |mul_32s_34ns_65_2_1_U42        |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |mul_32s_34ns_65_2_1_U43        |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |mul_33s_32s_44_2_1_U56         |mul_33s_32s_44_2_1         |        0|   0|  169|   52|    0|
    |mul_33s_32s_44_2_1_U57         |mul_33s_32s_44_2_1         |        0|   0|  169|   52|    0|
    |sdiv_32ns_32s_32_36_seq_1_U48  |sdiv_32ns_32s_32_36_seq_1  |        0|   0|  394|  238|    0|
    |sdiv_32ns_32s_32_36_seq_1_U51  |sdiv_32ns_32s_32_36_seq_1  |        0|   0|  394|  238|    0|
    |sdiv_33ns_32s_32_37_seq_1_U49  |sdiv_33ns_32s_32_37_seq_1  |        0|   0|  406|  245|    0|
    |sdiv_33ns_32s_32_37_seq_1_U50  |sdiv_33ns_32s_32_37_seq_1  |        0|   0|  406|  245|    0|
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                          |                           |        0|   0| 4067| 1860|    0|
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_714_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln324_1_fu_1031_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln324_fu_1018_p2                |         +|   0|  0|  69|          62|          62|
    |add_ln691_fu_885_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln692_1_fu_357_p2               |         +|   0|  0|  39|          32|           2|
    |add_ln692_fu_437_p2                 |         +|   0|  0|  39|          32|           2|
    |add_ln69_1_fu_870_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln69_fu_842_p2                  |         +|   0|  0|  32|          32|          32|
    |ret_4_fu_937_p2                     |         +|   0|  0|  51|          44|          44|
    |ret_5_fu_1010_p2                    |         +|   0|  0|  41|          34|          34|
    |ret_fu_923_p2                       |         +|   0|  0|  51|          44|          44|
    |tmp28_i_fu_457_p2                   |         +|   0|  0|  32|          32|          32|
    |tmp_i_fu_682_p2                     |         +|   0|  0|  39|          32|          32|
    |ret_6_fu_905_p2                     |         -|   0|  0|  40|          33|          33|
    |sub_ln1345_fu_452_p2                |         -|   0|  0|  32|          32|          32|
    |sub_ln1347_fu_723_p2                |         -|   0|  0|  51|          44|          44|
    |sub_ln1364_1_fu_535_p2              |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_2_fu_548_p2              |         -|   0|  0|  72|           1|          65|
    |sub_ln1364_3_fu_577_p2              |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_4_fu_590_p2              |         -|   0|  0|  72|           1|          65|
    |sub_ln1364_5_fu_619_p2              |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_6_fu_632_p2              |         -|   0|  0|  72|           1|          65|
    |sub_ln1364_7_fu_661_p2              |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_fu_506_p2                |         -|   0|  0|  72|           1|          65|
    |sub_ln1497_1_fu_766_p2              |         -|   0|  0|  28|           1|          21|
    |sub_ln1497_fu_743_p2                |         -|   0|  0|  28|           1|          21|
    |sub_ln69_1_fu_865_p2                |         -|   0|  0|  32|          32|          32|
    |sub_ln69_fu_837_p2                  |         -|   0|  0|  32|          32|          32|
    |ap_block_state55_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state62_pp0_stage0_iter14  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op402_readreq_state55  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op409_read_state62     |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_1_fu_351_p2              |      icmp|   0|  0|  18|          32|           8|
    |icmp_ln878_2_fu_891_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln878_fu_431_p2                |      icmp|   0|  0|  18|          32|           8|
    |icmp_ln890_1_fu_976_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln890_fu_957_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |or_ln127_1_fu_987_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln127_2_fu_993_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln127_fu_951_p2                  |        or|   0|  0|  32|          32|          32|
    |or_ln69_1_fu_859_p2                 |        or|   0|  0|  32|          32|          12|
    |or_ln69_fu_831_p2                   |        or|   0|  0|  32|          32|          12|
    |select_ln102_fu_442_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln107_fu_363_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln1364_1_fu_541_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_2_fu_570_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_3_fu_583_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_4_fu_612_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_5_fu_625_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_6_fu_654_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_7_fu_667_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_fu_528_p3             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |xor_ln890_1_fu_981_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_fu_962_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1791|         966|        1519|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |a_blk_n                                      |    9|          2|    1|          2|
    |ap_NS_fsm                                    |  217|         50|    1|         50|
    |ap_done                                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15                     |    9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_283_p4      |    9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_storemerge_i_i_reg_279  |    9|          2|   32|         64|
    |b_blk_n                                      |    9|          2|    1|          2|
    |c_blk_n                                      |    9|          2|    1|          2|
    |d_blk_n                                      |    9|          2|    1|          2|
    |id_blk_n                                     |    9|          2|    1|          2|
    |m_blk_n                                      |    9|          2|    1|          2|
    |mapchip_draw_xsize_blk_n                     |    9|          2|    1|          2|
    |mapchip_draw_xsize_out_blk_n                 |    9|          2|    1|          2|
    |mapchip_maxheight_blk_n                      |    9|          2|    1|          2|
    |mapchip_maxwidth_blk_n                       |    9|          2|    1|          2|
    |n_blk_n                                      |    9|          2|    1|          2|
    |src_blk_n_AR                                 |    9|          2|    1|          2|
    |src_blk_n_R                                  |    9|          2|    1|          2|
    |srcin_blk_n                                  |    9|          2|    1|          2|
    |trunc_ln1345_blk_n                           |    9|          2|    1|          2|
    |trunc_ln1345_out_blk_n                       |    9|          2|    1|          2|
    |x_V_reg_268                                  |    9|          2|   32|         64|
    |xstart_pos_blk_n                             |    9|          2|    1|          2|
    |ystart_pos_blk_n                             |    9|          2|    1|          2|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  433|         98|  118|        284|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |a_read_reg_1069                               |  20|   0|   20|          0|
    |add_ln208_reg_1315                            |  32|   0|   32|          0|
    |ap_CS_fsm                                     |  49|   0|   49|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge_i_i_reg_279  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_storemerge_i_i_reg_279  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_storemerge_i_i_reg_279  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_storemerge_i_i_reg_279  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_storemerge_i_i_reg_279  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_storemerge_i_i_reg_279  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storemerge_i_i_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_storemerge_i_i_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_storemerge_i_i_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_storemerge_i_i_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_storemerge_i_i_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_storemerge_i_i_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_storemerge_i_i_reg_279   |  32|   0|   32|          0|
    |b_read_reg_1079                               |  20|   0|   20|          0|
    |c_read_reg_1074                               |  20|   0|   20|          0|
    |icmp_ln878_2_reg_1444                         |   1|   0|    1|          0|
    |id_read_reg_1102                              |  32|   0|   32|          0|
    |ixa_V_cast_i_reg_1409                         |  44|   0|   44|          0|
    |ixc_V_cast_i_reg_1419                         |  44|   0|   44|          0|
    |lhs_V_6_i_reg_1429                            |  32|   0|   34|          2|
    |lshr_ln1497_2_reg_1156                        |  31|   0|   31|          0|
    |lshr_ln_reg_1122                              |  31|   0|   31|          0|
    |m_read_reg_1084                               |  32|   0|   32|          0|
    |mapchip_draw_xsize_read_reg_1056              |  32|   0|   32|          0|
    |mapchip_maxheight_read_reg_1095               |  32|   0|   32|          0|
    |mapchip_maxwidth_read_reg_1061                |  32|   0|   32|          0|
    |mul_ln1347_reg_1310                           |  44|   0|   44|          0|
    |mul_ln1364_1_reg_1208                         |  65|   0|   65|          0|
    |mul_ln1364_2_reg_1218                         |  65|   0|   65|          0|
    |mul_ln1364_3_reg_1228                         |  65|   0|   65|          0|
    |mul_ln1364_reg_1198                           |  65|   0|   65|          0|
    |mul_ln208_reg_1238                            |  32|   0|   32|          0|
    |mul_ln215_reg_1305                            |  44|   0|   44|          0|
    |mul_ln324_reg_1498                            |  62|   0|   62|          0|
    |mul_ln69_1_reg_1394                           |  32|   0|   32|          0|
    |mul_ln69_reg_1384                             |  32|   0|   32|          0|
    |or_ln127_2_reg_1484                           |   1|   0|    1|          0|
    |result_yb_V_cast_i_reg_1414                   |  44|   0|   44|          0|
    |ret_5_reg_1493                                |  34|   0|   34|          0|
    |ret_6_reg_1448                                |  33|   0|   33|          0|
    |ret_7_reg_1464                                |  44|   0|   44|          0|
    |ret_8_reg_1469                                |  44|   0|   44|          0|
    |rhs_2_i_reg_1404                              |  31|   0|   33|          2|
    |rx_V_reg_1474                                 |  32|   0|   32|          0|
    |rx_V_reg_1474_pp0_iter4_reg                   |  32|   0|   32|          0|
    |ry_V_reg_1479                                 |  32|   0|   32|          0|
    |sdiv_ln1364_1_reg_1363                        |  32|   0|   32|          0|
    |sdiv_ln1364_2_reg_1368                        |  32|   0|   32|          0|
    |sdiv_ln1364_3_reg_1358                        |  32|   0|   32|          0|
    |sdiv_ln1364_reg_1352                          |  32|   0|   32|          0|
    |select_ln102_reg_1186                         |  32|   0|   32|          0|
    |select_ln107_reg_1161                         |  32|   0|   32|          0|
    |select_ln1364_1_reg_1243                      |  32|   0|   32|          0|
    |select_ln1364_3_reg_1249                      |  32|   0|   32|          0|
    |select_ln1364_5_reg_1255                      |  32|   0|   32|          0|
    |select_ln1364_7_reg_1260                      |  32|   0|   32|          0|
    |sext_ln122_reg_1424                           |  44|   0|   44|          0|
    |shl_ln_reg_1127                               |  20|   0|   32|         12|
    |src_V1_addr_reg_1453                          |  10|   0|   10|          0|
    |src_addr_read_reg_1509                        |  32|   0|   32|          0|
    |src_addr_reg_1503                             |  64|   0|   64|          0|
    |srcin_read_reg_1117                           |  64|   0|   64|          0|
    |tmp27_i_reg_1300                              |  32|   0|   32|          0|
    |tmp28_i_reg_1192                              |  32|   0|   32|          0|
    |tmp29_i_reg_1389                              |  32|   0|   32|          0|
    |tmp31_i_reg_1399                              |  32|   0|   32|          0|
    |tmp_10_reg_1138                               |   1|   0|    1|          0|
    |tmp_12_reg_1213                               |  26|   0|   26|          0|
    |tmp_13_reg_1144                               |   1|   0|    1|          0|
    |tmp_15_reg_1223                               |  26|   0|   26|          0|
    |tmp_16_reg_1150                               |   1|   0|    1|          0|
    |tmp_18_reg_1233                               |  26|   0|   26|          0|
    |tmp_2_reg_1132                                |   1|   0|    1|          0|
    |tmp_i_reg_1275                                |  32|   0|   32|          0|
    |tmp_reg_1203                                  |  26|   0|   26|          0|
    |trunc_ln1345_read_reg_1090                    |  32|   0|   32|          0|
    |trunc_ln1497_1_reg_1270                       |  21|   0|   21|          0|
    |trunc_ln1497_reg_1265                         |  21|   0|   21|          0|
    |trunc_ln69_1_reg_1378                         |  32|   0|   32|          0|
    |x_V_reg_268                                   |  32|   0|   32|          0|
    |xstart_pos_read_reg_1112                      |  32|   0|   32|          0|
    |ystart_pos_read_reg_1107                      |  32|   0|   32|          0|
    |zext_ln324_reg_1434                           |  32|   0|   62|         30|
    |icmp_ln878_2_reg_1444                         |  64|  32|    1|          0|
    |or_ln127_2_reg_1484                           |  64|  32|    1|          0|
    |src_V1_addr_reg_1453                          |  64|  32|   10|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |3062|  96| 2928|         46|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|mapchip_draw_xsize_dout        |   in|   32|     ap_fifo|      mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_empty_n     |   in|    1|     ap_fifo|      mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_read        |  out|    1|     ap_fifo|      mapchip_draw_xsize|       pointer|
|mapchip_maxwidth_dout          |   in|   32|     ap_fifo|        mapchip_maxwidth|       pointer|
|mapchip_maxwidth_empty_n       |   in|    1|     ap_fifo|        mapchip_maxwidth|       pointer|
|mapchip_maxwidth_read          |  out|    1|     ap_fifo|        mapchip_maxwidth|       pointer|
|d_dout                         |   in|   20|     ap_fifo|                       d|       pointer|
|d_empty_n                      |   in|    1|     ap_fifo|                       d|       pointer|
|d_read                         |  out|    1|     ap_fifo|                       d|       pointer|
|a_dout                         |   in|   20|     ap_fifo|                       a|       pointer|
|a_empty_n                      |   in|    1|     ap_fifo|                       a|       pointer|
|a_read                         |  out|    1|     ap_fifo|                       a|       pointer|
|c_dout                         |   in|   20|     ap_fifo|                       c|       pointer|
|c_empty_n                      |   in|    1|     ap_fifo|                       c|       pointer|
|c_read                         |  out|    1|     ap_fifo|                       c|       pointer|
|b_dout                         |   in|   20|     ap_fifo|                       b|       pointer|
|b_empty_n                      |   in|    1|     ap_fifo|                       b|       pointer|
|b_read                         |  out|    1|     ap_fifo|                       b|       pointer|
|m_dout                         |   in|   32|     ap_fifo|                       m|       pointer|
|m_empty_n                      |   in|    1|     ap_fifo|                       m|       pointer|
|m_read                         |  out|    1|     ap_fifo|                       m|       pointer|
|trunc_ln1345_dout              |   in|   32|     ap_fifo|            trunc_ln1345|       pointer|
|trunc_ln1345_empty_n           |   in|    1|     ap_fifo|            trunc_ln1345|       pointer|
|trunc_ln1345_read              |  out|    1|     ap_fifo|            trunc_ln1345|       pointer|
|mapchip_maxheight_dout         |   in|   32|     ap_fifo|       mapchip_maxheight|       pointer|
|mapchip_maxheight_empty_n      |   in|    1|     ap_fifo|       mapchip_maxheight|       pointer|
|mapchip_maxheight_read         |  out|    1|     ap_fifo|       mapchip_maxheight|       pointer|
|n_dout                         |   in|   32|     ap_fifo|                       n|       pointer|
|n_empty_n                      |   in|    1|     ap_fifo|                       n|       pointer|
|n_read                         |  out|    1|     ap_fifo|                       n|       pointer|
|src_V1_address0                |  out|   10|   ap_memory|                  src_V1|         array|
|src_V1_ce0                     |  out|    1|   ap_memory|                  src_V1|         array|
|src_V1_we0                     |  out|    1|   ap_memory|                  src_V1|         array|
|src_V1_d0                      |  out|   32|   ap_memory|                  src_V1|         array|
|id_dout                        |   in|   32|     ap_fifo|                      id|       pointer|
|id_empty_n                     |   in|    1|     ap_fifo|                      id|       pointer|
|id_read                        |  out|    1|     ap_fifo|                      id|       pointer|
|ystart_pos_dout                |   in|   32|     ap_fifo|              ystart_pos|       pointer|
|ystart_pos_empty_n             |   in|    1|     ap_fifo|              ystart_pos|       pointer|
|ystart_pos_read                |  out|    1|     ap_fifo|              ystart_pos|       pointer|
|xstart_pos_dout                |   in|   32|     ap_fifo|              xstart_pos|       pointer|
|xstart_pos_empty_n             |   in|    1|     ap_fifo|              xstart_pos|       pointer|
|xstart_pos_read                |  out|    1|     ap_fifo|              xstart_pos|       pointer|
|srcin_dout                     |   in|   64|     ap_fifo|                   srcin|       pointer|
|srcin_empty_n                  |   in|    1|     ap_fifo|                   srcin|       pointer|
|srcin_read                     |  out|    1|     ap_fifo|                   srcin|       pointer|
|m_axi_src_AWVALID              |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_AWREADY              |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_AWADDR               |  out|   64|       m_axi|                     src|       pointer|
|m_axi_src_AWID                 |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_AWLEN                |  out|   32|       m_axi|                     src|       pointer|
|m_axi_src_AWSIZE               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_AWBURST              |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_AWLOCK               |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_AWCACHE              |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_AWPROT               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_AWQOS                |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_AWREGION             |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_AWUSER               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WVALID               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WREADY               |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_WDATA                |  out|   32|       m_axi|                     src|       pointer|
|m_axi_src_WSTRB                |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_WLAST                |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WID                  |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WUSER                |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARVALID              |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARREADY              |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARADDR               |  out|   64|       m_axi|                     src|       pointer|
|m_axi_src_ARID                 |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARLEN                |  out|   32|       m_axi|                     src|       pointer|
|m_axi_src_ARSIZE               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_ARBURST              |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_ARLOCK               |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_ARCACHE              |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_ARPROT               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_ARQOS                |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_ARREGION             |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_ARUSER               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_RVALID               |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RREADY               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_RDATA                |   in|   32|       m_axi|                     src|       pointer|
|m_axi_src_RLAST                |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RID                  |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RUSER                |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RRESP                |   in|    2|       m_axi|                     src|       pointer|
|m_axi_src_BVALID               |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_BREADY               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_BRESP                |   in|    2|       m_axi|                     src|       pointer|
|m_axi_src_BID                  |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_BUSER                |   in|    1|       m_axi|                     src|       pointer|
|mapchip_draw_xsize_out_din     |  out|   32|     ap_fifo|  mapchip_draw_xsize_out|       pointer|
|mapchip_draw_xsize_out_full_n  |   in|    1|     ap_fifo|  mapchip_draw_xsize_out|       pointer|
|mapchip_draw_xsize_out_write   |  out|    1|     ap_fifo|  mapchip_draw_xsize_out|       pointer|
|trunc_ln1345_out_din           |  out|   32|     ap_fifo|        trunc_ln1345_out|       pointer|
|trunc_ln1345_out_full_n        |   in|    1|     ap_fifo|        trunc_ln1345_out|       pointer|
|trunc_ln1345_out_write         |  out|    1|     ap_fifo|        trunc_ln1345_out|       pointer|
+-------------------------------+-----+-----+------------+------------------------+--------------+

