INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/UART/UART.srcs/sim_1/new/tb_UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_UART_top
