{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634055393795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634055393795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 18:16:33 2021 " "Processing started: Tue Oct 12 18:16:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634055393795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634055393795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634055393795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1634055395997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/masking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/masking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masking-RT_masking " "Found design unit 1: masking-RT_masking" {  } { { "../Lab3_VGA/masking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/masking.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055397757 ""} { "Info" "ISGN_ENTITY_NAME" "1 masking " "Found entity 1: masking" {  } { { "../Lab3_VGA/masking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/masking.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/vs_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/vs_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vs_gen-rtl " "Found design unit 1: vs_gen-rtl" {  } { { "../Lab3_VGA/vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055397867 ""} { "Info" "ISGN_ENTITY_NAME" "1 vs_gen " "Found entity 1: vs_gen" {  } { { "../Lab3_VGA/vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055397867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055397867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/vga_contr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/vga_contr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_contr " "Found entity 1: VGA_contr" {  } { { "../Lab3_VGA/VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055398195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/rgb_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/rgb_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB_gen-rtl " "Found design unit 1: RGB_gen-rtl" {  } { { "../Lab3_VGA/RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398298 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB_gen " "Found entity 1: RGB_gen" {  } { { "../Lab3_VGA/RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055398298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/ram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/ram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_control-rtl " "Found design unit 1: RAM_control-rtl" {  } { { "../Lab3_VGA/RAM_control.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RAM_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398392 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_control " "Found entity 1: RAM_control" {  } { { "../Lab3_VGA/RAM_control.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RAM_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055398392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/ps2keyboardinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/ps2keyboardinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2KeyboardInterface-rtl " "Found design unit 1: PS2KeyboardInterface-rtl" {  } { { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398501 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2KeyboardInterface " "Found entity 1: PS2KeyboardInterface" {  } { { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055398501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/pixelcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/pixelcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelcounter-rtl " "Found design unit 1: pixelcounter-rtl" {  } { { "../Lab3_VGA/pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398594 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelcounter " "Found entity 1: pixelcounter" {  } { { "../Lab3_VGA/pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055398594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/pixel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/pixel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_reg-rtl " "Found design unit 1: pixel_reg-rtl" {  } { { "../Lab3_VGA/pixel_reg.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixel_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398689 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_reg " "Found entity 1: pixel_reg" {  } { { "../Lab3_VGA/pixel_reg.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixel_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055398689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055398689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/linecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/linecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linecounter-rtl " "Found design unit 1: linecounter-rtl" {  } { { "../Lab3_VGA/linecounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/linecounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055399273 ""} { "Info" "ISGN_ENTITY_NAME" "1 linecounter " "Found entity 1: linecounter" {  } { { "../Lab3_VGA/linecounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/linecounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055399273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055399273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/hs_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/hs_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hs_gen-rtl " "Found design unit 1: hs_gen-rtl" {  } { { "../Lab3_VGA/hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055399383 ""} { "Info" "ISGN_ENTITY_NAME" "1 hs_gen " "Found entity 1: hs_gen" {  } { { "../Lab3_VGA/hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055399383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055399383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-foo " "Found design unit 1: group_no-foo" {  } { { "../Lab3_VGA/group_no.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055399492 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "../Lab3_VGA/group_no.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055399492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055399492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/displayrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/displayrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Frame-Display_Arc " "Found design unit 1: Display_Frame-Display_Arc" {  } { { "../Lab3_VGA/DisplayROM.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/DisplayROM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055399837 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Frame " "Found entity 1: Display_Frame" {  } { { "../Lab3_VGA/DisplayROM.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/DisplayROM.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055399837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055399837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/ce_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/ce_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ce_gen-rtl " "Found design unit 1: ce_gen-rtl" {  } { { "../Lab3_VGA/ce_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/ce_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055400181 ""} { "Info" "ISGN_ENTITY_NAME" "1 ce_gen " "Found entity 1: ce_gen" {  } { { "../Lab3_VGA/ce_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/ce_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055400181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055400181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/blank_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/blank_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blank_gen-rtl " "Found design unit 1: blank_gen-rtl" {  } { { "../Lab3_VGA/blank_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/blank_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055400290 ""} { "Info" "ISGN_ENTITY_NAME" "1 blank_gen " "Found entity 1: blank_gen" {  } { { "../Lab3_VGA/blank_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/blank_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055400290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055400290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055400409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055400409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634055401791 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_ce " "Pin \"sram_ce\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 392 1208 1384 408 "sram_ce" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_oe " "Pin \"sram_oe\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 376 1208 1384 392 "sram_oe" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_lb " "Pin \"sram_lb\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 344 1208 1384 360 "sram_lb" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_ub " "Pin \"sram_ub\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 328 1208 1384 344 "sram_ub" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_we " "Pin \"sram_we\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 360 1208 1384 376 "sram_we" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "mclk " "Pin \"mclk\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 520 1208 1384 536 "mclk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "bclk " "Pin \"bclk\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 536 1208 1384 552 "bclk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "adclrc " "Pin \"adclrc\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 552 1208 1384 568 "adclrc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "daclrc " "Pin \"daclrc\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 584 1208 1384 600 "daclrc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dacdat " "Pin \"dacdat\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 600 1208 1384 616 "dacdat" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX0\[0..6\] " "Pin \"HEX0\[0..6\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDG\[0..8\] " "Pin \"LEDG\[0..8\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR\[0..17\] " "Pin \"LEDR\[0..17\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_addr\[19..0\] " "Pin \"sram_addr\[19..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "adcdat " "Pin \"adcdat\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 568 1208 1376 584 "adcdat" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY1 " "Pin \"KEY1\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 144 56 224 160 "KEY1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY2 " "Pin \"KEY2\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 160 56 224 176 "KEY2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY3 " "Pin \"KEY3\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 176 56 224 192 "KEY3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW\[0..17\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634055401806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_contr VGA_contr:inst_vga " "Elaborating entity \"VGA_contr\" for hierarchy \"VGA_contr:inst_vga\"" {  } { { "Proj.bdf" "inst_vga" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 8 1016 1184 232 "inst_vga" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055402117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hs_gen VGA_contr:inst_vga\|hs_gen:i_hs_gen " "Elaborating entity \"hs_gen\" for hierarchy \"VGA_contr:inst_vga\|hs_gen:i_hs_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_hs_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 200 1024 1184 312 "i_hs_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055402440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelcounter VGA_contr:inst_vga\|pixelcounter:i_pixcounter " "Elaborating entity \"pixelcounter\" for hierarchy \"VGA_contr:inst_vga\|pixelcounter:i_pixcounter\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_pixcounter" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 232 256 408 344 "i_pixcounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055402549 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce pixelcounter.vhd(17) " "VHDL Process Statement warning at pixelcounter.vhd(17): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3_VGA/pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634055402862 "|Proj|VGA_contr:inst_vga|pixelcounter:i_pixcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ce_gen VGA_contr:inst_vga\|ce_gen:i_ce_gen " "Elaborating entity \"ce_gen\" for hierarchy \"VGA_contr:inst_vga\|ce_gen:i_ce_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_ce_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 80 344 472 160 "i_ce_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055402924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vs_gen VGA_contr:inst_vga\|vs_gen:i_vs_gen " "Elaborating entity \"vs_gen\" for hierarchy \"VGA_contr:inst_vga\|vs_gen:i_vs_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_vs_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 344 1024 1192 456 "i_vs_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055403002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linecounter VGA_contr:inst_vga\|linecounter:i_linecounter " "Elaborating entity \"linecounter\" for hierarchy \"VGA_contr:inst_vga\|linecounter:i_linecounter\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_linecounter" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 376 272 408 488 "i_linecounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055403096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blank_gen VGA_contr:inst_vga\|blank_gen:iBlank_gen " "Elaborating entity \"blank_gen\" for hierarchy \"VGA_contr:inst_vga\|blank_gen:iBlank_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "iBlank_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 488 536 696 568 "iBlank_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055403783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_gen VGA_contr:inst_vga\|RGB_gen:i_RGB_gen " "Elaborating entity \"RGB_gen\" for hierarchy \"VGA_contr:inst_vga\|RGB_gen:i_RGB_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_RGB_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 616 1656 1856 728 "i_RGB_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055403875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce RGB_gen.vhd(21) " "VHDL Process Statement warning at RGB_gen.vhd(21): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3_VGA/RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634055403891 "|Proj|VGA_contr:inst_vga|RGB_gen:i_RGB_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masking VGA_contr:inst_vga\|masking:inst_masking " "Elaborating entity \"masking\" for hierarchy \"VGA_contr:inst_vga\|masking:inst_masking\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "inst_masking" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 648 1328 1544 824 "inst_masking" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055403954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_reg VGA_contr:inst_vga\|pixel_reg:i_pixreg " "Elaborating entity \"pixel_reg\" for hierarchy \"VGA_contr:inst_vga\|pixel_reg:i_pixreg\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_pixreg" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 616 1024 1216 728 "i_pixreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055404047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2KeyboardInterface VGA_contr:inst_vga\|PS2KeyboardInterface:inst1 " "Elaborating entity \"PS2KeyboardInterface\" for hierarchy \"VGA_contr:inst_vga\|PS2KeyboardInterface:inst1\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "inst1" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 824 1056 1256 936 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055404188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PS2_DAT2 PS2KeyboardInterface.vhd(15) " "Verilog HDL or VHDL warning at PS2KeyboardInterface.vhd(15): object \"PS2_DAT2\" assigned a value but never read" {  } { { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1634055404219 "|Proj|VGA_contr:inst_vga|PS2KeyboardInterface:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no VGA_contr:inst_vga\|group_no:i_GrNo " "Elaborating entity \"group_no\" for hierarchy \"VGA_contr:inst_vga\|group_no:i_GrNo\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_GrNo" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { -8 640 736 72 "i_GrNo" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055404281 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055408060 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1634055408060 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Lab3_VGA/hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 8 -1 0 } } { "../Lab3_VGA/vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 8 -1 0 } } { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1634055408091 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1634055408091 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 160 1208 1384 176 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 392 1208 1384 408 "sram_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe GND " "Pin \"sram_oe\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 376 1208 1384 392 "sram_oe" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 344 1208 1384 360 "sram_lb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 328 1208 1384 344 "sram_ub" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_ub"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we GND " "Pin \"sram_we\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 360 1208 1384 376 "sram_we" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_we"} { "Warning" "WMLS_MLS_STUCK_PIN" "mclk GND " "Pin \"mclk\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 520 1208 1384 536 "mclk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|mclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "bclk GND " "Pin \"bclk\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 536 1208 1384 552 "bclk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|bclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "adclrc GND " "Pin \"adclrc\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 552 1208 1384 568 "adclrc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|adclrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "daclrc GND " "Pin \"daclrc\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 584 1208 1384 600 "daclrc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|daclrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "dacdat GND " "Pin \"dacdat\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 600 1208 1384 616 "dacdat" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|dacdat"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[19\] GND " "Pin \"sram_addr\[19\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[18\] GND " "Pin \"sram_addr\[18\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[17\] GND " "Pin \"sram_addr\[17\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[16\] GND " "Pin \"sram_addr\[16\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[15\] GND " "Pin \"sram_addr\[15\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[14\] GND " "Pin \"sram_addr\[14\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[13\] GND " "Pin \"sram_addr\[13\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[12\] GND " "Pin \"sram_addr\[12\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[11\] GND " "Pin \"sram_addr\[11\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[10\] GND " "Pin \"sram_addr\[10\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[9\] GND " "Pin \"sram_addr\[9\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[8\] GND " "Pin \"sram_addr\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[7\] GND " "Pin \"sram_addr\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[6\] GND " "Pin \"sram_addr\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[5\] GND " "Pin \"sram_addr\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[4\] GND " "Pin \"sram_addr\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[3\] GND " "Pin \"sram_addr\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[2\] GND " "Pin \"sram_addr\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[1\] GND " "Pin \"sram_addr\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[0\] GND " "Pin \"sram_addr\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055408341 "|Proj|sram_addr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634055408341 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1634055408579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634055415020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adcdat " "No output dependent on input pin \"adcdat\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 568 1208 1376 584 "adcdat" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|adcdat"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 144 56 224 160 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 160 56 224 176 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 176 56 224 192 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055415899 "|Proj|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1634055415899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "804 " "Implemented 804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634055415931 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634055415931 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1634055415931 ""} { "Info" "ICUT_CUT_TM_LCELLS" "655 " "Implemented 655 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634055415931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634055415931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634055416176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 18:16:56 2021 " "Processing ended: Tue Oct 12 18:16:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634055416176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634055416176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634055416176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634055416176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634055420666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634055420682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 18:16:58 2021 " "Processing started: Tue Oct 12 18:16:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634055420682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634055420682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proj -c Proj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634055420698 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634055420776 ""}
{ "Info" "0" "" "Project  = Proj" {  } {  } 0 0 "Project  = Proj" 0 0 "Fitter" 0 0 1634055420776 ""}
{ "Info" "0" "" "Revision = Proj" {  } {  } 0 0 "Revision = Proj" 0 0 "Fitter" 0 0 1634055420776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634055422118 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proj EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634055424054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634055424117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634055424117 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634055424273 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1634055424822 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634055424822 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 1373 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 1375 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 1377 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 1379 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1634055424822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 1381 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1634055424822 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1634055424822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634055424854 ""}
{ "Info" "ISTA_SDC_FOUND" "Proj.sdc " "Reading SDC File: 'Proj.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1634055428566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1634055428661 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1634055428677 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1634055428692 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1634055428692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1634055428692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1634055428692 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1634055428692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1634055428739 ""}  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 112 56 224 128 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 1365 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634055428739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634055431889 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634055431889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634055431904 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634055431904 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634055431904 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634055431920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634055431920 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634055431920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634055431951 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1634055431967 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634055431967 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1634055432061 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1634055432061 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634055432076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634055437320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634055437649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634055437665 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634055438699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634055438699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634055441582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X58_Y49 X68_Y60 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } { { "loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} 58 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1634055444184 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634055444184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634055444619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1634055444619 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1634055444619 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634055444619 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1634055444666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634055444841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634055446438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634055446625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634055448624 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634055450955 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1634055451868 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adcdat 3.3-V LVTTL D2 " "Pin adcdat uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { adcdat } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adcdat" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 568 1208 1376 584 "adcdat" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adcdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVTTL M21 " "Pin KEY1 uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 144 56 224 160 "KEY1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY2 3.3-V LVTTL N21 " "Pin KEY2 uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 160 56 224 176 "KEY2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY3 3.3-V LVTTL R24 " "Pin KEY3 uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 176 56 224 192 "KEY3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[15\] 3.3-V LVTTL AG3 " "Pin sram_data\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[15\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[14\] 3.3-V LVTTL AF3 " "Pin sram_data\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[14\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[13\] 3.3-V LVTTL AE4 " "Pin sram_data\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[13\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[12\] 3.3-V LVTTL AE3 " "Pin sram_data\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[12\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[11\] 3.3-V LVTTL AE1 " "Pin sram_data\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[11\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[10\] 3.3-V LVTTL AE2 " "Pin sram_data\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[10\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[9\] 3.3-V LVTTL AD2 " "Pin sram_data\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[9\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[8\] 3.3-V LVTTL AD1 " "Pin sram_data\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[8\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[7\] 3.3-V LVTTL AF7 " "Pin sram_data\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[7\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[6\] 3.3-V LVTTL AH6 " "Pin sram_data\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[6\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[5\] 3.3-V LVTTL AG6 " "Pin sram_data\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[5\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[4\] 3.3-V LVTTL AF6 " "Pin sram_data\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[4\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[3\] 3.3-V LVTTL AH4 " "Pin sram_data\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[3\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[2\] 3.3-V LVTTL AG4 " "Pin sram_data\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[2\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[1\] 3.3-V LVTTL AF4 " "Pin sram_data\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[1\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[0\] 3.3-V LVTTL AH3 " "Pin sram_data\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[0\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 112 56 224 128 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY0 3.3-V LVTTL M23 " "Pin KEY0 uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 128 56 224 144 "KEY0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 64 848 1016 80 "PS2_CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 80 848 1016 96 "PS2_DAT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1634055451915 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1634055451915 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[15\] a permanently disabled " "Pin sram_data\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[15\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[14\] a permanently disabled " "Pin sram_data\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[14\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[13\] a permanently disabled " "Pin sram_data\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[13\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[12\] a permanently disabled " "Pin sram_data\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[12\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[11\] a permanently disabled " "Pin sram_data\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[11\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[10\] a permanently disabled " "Pin sram_data\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[10\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[9\] a permanently disabled " "Pin sram_data\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[9\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[8\] a permanently disabled " "Pin sram_data\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[8\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[7\] a permanently disabled " "Pin sram_data\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[7\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[6\] a permanently disabled " "Pin sram_data\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[6\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[5\] a permanently disabled " "Pin sram_data\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[5\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[4\] a permanently disabled " "Pin sram_data\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[4\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[3\] a permanently disabled " "Pin sram_data\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[3\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[2\] a permanently disabled " "Pin sram_data\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[2\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[1\] a permanently disabled " "Pin sram_data\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[1\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data\[0\] a permanently disabled " "Pin sram_data\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sram_data[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data\[0\]" } } } } { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1634055451930 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1634055451930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/output_files/Proj.fit.smsg " "Generated suppressed messages file X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/output_files/Proj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634055452797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5667 " "Peak virtual memory: 5667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634055456890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 18:17:36 2021 " "Processing ended: Tue Oct 12 18:17:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634055456890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634055456890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634055456890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634055456890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634055462156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634055462156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 18:17:41 2021 " "Processing started: Tue Oct 12 18:17:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634055462156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634055462156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proj -c Proj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634055462156 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1634055465994 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634055466122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634055469168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 18:17:49 2021 " "Processing ended: Tue Oct 12 18:17:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634055469168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634055469168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634055469168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634055469168 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634055470293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634055471907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634055471922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 18:17:50 2021 " "Processing started: Tue Oct 12 18:17:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634055471922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634055471922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proj -c Proj " "Command: quartus_sta Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634055471922 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1634055472016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1634055472961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1634055473008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1634055473008 ""}
{ "Info" "ISTA_SDC_FOUND" "Proj.sdc " "Reading SDC File: 'Proj.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1634055474884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1634055474993 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1634055475416 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1634055475432 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1634055475916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.974 " "Worst-case setup slack is 5.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055476025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055476025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.974         0.000 clk  " "    5.974         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055476025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1634055476025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055476080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055476080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 clk  " "    0.402         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055476080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1634055476080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1634055476361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1634055476409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.682 " "Worst-case minimum pulse width slack is 9.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055476440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055476440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.682         0.000 clk  " "    9.682         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055476440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1634055476440 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1634055476726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1634055476742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1634055477939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1634055478147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.895 " "Worst-case setup slack is 6.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055478496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055478496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.895         0.000 clk  " "    6.895         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055478496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1634055478496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055478527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055478527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 clk  " "    0.354         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055478527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1634055478527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1634055478792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1634055478839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.689 " "Worst-case minimum pulse width slack is 9.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055478886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055478886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689         0.000 clk  " "    9.689         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055478886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1634055478886 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1634055479427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1634055480479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.945 " "Worst-case setup slack is 10.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055480526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055480526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.945         0.000 clk  " "   10.945         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055480526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1634055480526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055480573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055480573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 clk  " "    0.182         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055480573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1634055480573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1634055480617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1634055480664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.265 " "Worst-case minimum pulse width slack is 9.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055480711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055480711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265         0.000 clk  " "    9.265         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1634055480711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1634055480711 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1634055482635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1634055482635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634055483530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 18:18:03 2021 " "Processing ended: Tue Oct 12 18:18:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634055483530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634055483530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634055483530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634055483530 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 182 s " "Quartus II Full Compilation was successful. 0 errors, 182 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634055488509 ""}
