#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 21 17:07:53 2023
# Process ID: 10257
# Current directory: /home/manvar00/Downloads/RELEASE_DVD/vivado_designs/Zcu_102_varun
# Command line: vivado
# Log file: /home/manvar00/Downloads/RELEASE_DVD/vivado_designs/Zcu_102_varun/vivado.log
# Journal file: /home/manvar00/Downloads/RELEASE_DVD/vivado_designs/Zcu_102_varun/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/manvar00/Downloads/RELEASE_DVD/vivado_designs/Zcu_102_varun/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/manvar00/Downloads/workspace/ug871-design-files/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/impl/ip'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/manvar00/Downloads/workspace/ug871-design-files/ug871-design-files/Introduction/lab1/lab1/solution1/impl/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/manvar00/Downloads/workspace/ug871-design-files/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/manvar00/Downloads/workspace/ug871-design-files/ug871-design-files/Introduction/lab1/lab1/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip'.
CRITICAL WARNING: [Common 17-1649] The Vivado message database '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/Zcu_102_varun/project_2/project_2.runs/Base_Zynq_MPSoC_Measurement_Load_0_0_synth_1/vivado.pb' contains 25264 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 25265' and re-open the project.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 6537.133 ; gain = 216.145 ; free physical = 3569 ; free virtual = 7469
update_compile_order -fileset sources_1
close_project
create_project project_3 /home/manvar00/Downloads/project_3 -part xczu9eg-ffvb1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip'.
create_bd_design "design_1"
Wrote  : </home/manvar00/Downloads/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 14 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
CRITICAL WARNING: [PSU-1]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 14 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
startgroup
set_property -dict [list CONFIG.PSU__DDRC__RANK_ADDR_COUNT {1} CONFIG.PSU__DDRC__DEVICE_CAPACITY {16384 MBits}] [get_bd_cells zynq_ultra_ps_e_0]
CRITICAL WARNING: [PSU-1]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 14 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
endgroup
CRITICAL WARNING: [PSU-1]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 14 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__DDRC__ROW_ADDR_COUNT {17}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
validate_bd_design
save_bd_design
Wrote  : </home/manvar00/Downloads/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/manvar00/Downloads/project_3/project_3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 17:15:21 2023...
