#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Dec  8 17:14:31 2016
# Process ID: 18471
# Current directory: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_RUNNING_AVG_0_0_synth_1
# Command line: vivado -log unity_RUNNING_AVG_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source unity_RUNNING_AVG_0_0.tcl
# Log file: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_RUNNING_AVG_0_0_synth_1/unity_RUNNING_AVG_0_0.vds
# Journal file: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_RUNNING_AVG_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source unity_RUNNING_AVG_0_0.tcl -notrace
Command: synth_design -top unity_RUNNING_AVG_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18769 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1058.676 ; gain = 155.301 ; free physical = 1698 ; free virtual = 18631
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'unity_RUNNING_AVG_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_RUNNING_AVG_0_0/synth/unity_RUNNING_AVG_0_0.vhd:65]
	Parameter IN_SIZE bound to: 32 - type: integer 
	Parameter AVG_SIZE_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RUNNING_AVG' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/new/RUNNING_AVG.vhd:35' bound to instance 'U0' of component 'RUNNING_AVG' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_RUNNING_AVG_0_0/synth/unity_RUNNING_AVG_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'RUNNING_AVG' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/new/RUNNING_AVG.vhd:45]
	Parameter IN_SIZE bound to: 32 - type: integer 
	Parameter AVG_SIZE_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RUNNING_AVG' (1#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/new/RUNNING_AVG.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'unity_RUNNING_AVG_0_0' (2#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_RUNNING_AVG_0_0/synth/unity_RUNNING_AVG_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1099.145 ; gain = 195.770 ; free physical = 1546 ; free virtual = 18480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1099.145 ; gain = 195.770 ; free physical = 1542 ; free virtual = 18476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1107.148 ; gain = 203.773 ; free physical = 1542 ; free virtual = 18476
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/new/RUNNING_AVG.vhd:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_counter_last_reg' and it is trimmed from '9' to '8' bits. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/new/RUNNING_AVG.vhd:65]
INFO: [Device 21-403] Loading part xc7z010clg225-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.156 ; gain = 211.781 ; free physical = 1529 ; free virtual = 18464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RUNNING_AVG 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[63]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[62]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[61]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[60]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[59]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[58]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[57]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[56]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[55]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[54]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[53]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[52]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[51]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[50]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[49]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[48]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[47]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[46]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[45]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[44]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[43]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[42]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[41]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sum_reg[40]) is unused and will be removed from module unity_RUNNING_AVG_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1207.500 ; gain = 304.125 ; free physical = 1183 ; free virtual = 18117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+-----------------+-----------+----------------------+------------------+
|Module Name           | RTL Object      | Inference | Size (Depth x Width) | Primitives       | 
+----------------------+-----------------+-----------+----------------------+------------------+
|unity_RUNNING_AVG_0_0 | U0/AVG_LIST_reg | Implied   | 256 x 32             | RAM128X1D x 64   | 
+----------------------+-----------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1207.500 ; gain = 304.125 ; free physical = 1183 ; free virtual = 18117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1209.508 ; gain = 306.133 ; free physical = 1183 ; free virtual = 18117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1209.508 ; gain = 306.133 ; free physical = 1125 ; free virtual = 18060
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1209.508 ; gain = 306.133 ; free physical = 1125 ; free virtual = 18060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1209.508 ; gain = 306.133 ; free physical = 1125 ; free virtual = 18060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1209.508 ; gain = 306.133 ; free physical = 1125 ; free virtual = 18060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1209.508 ; gain = 306.133 ; free physical = 1124 ; free virtual = 18058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1209.508 ; gain = 306.133 ; free physical = 1124 ; free virtual = 18058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    10|
|2     |LUT1      |     4|
|3     |LUT2      |    17|
|4     |LUT3      |    36|
|5     |LUT4      |     3|
|6     |LUT5      |    35|
|7     |LUT6      |    36|
|8     |RAM128X1D |    64|
|9     |FDRE      |    74|
+------+----------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   279|
|2     |  U0     |RUNNING_AVG |   279|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1209.508 ; gain = 306.133 ; free physical = 1124 ; free virtual = 18058
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.508 ; gain = 206.832 ; free physical = 1124 ; free virtual = 18058
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1209.516 ; gain = 306.141 ; free physical = 1124 ; free virtual = 18058
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1339.535 ; gain = 349.441 ; free physical = 899 ; free virtual = 17824
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_RUNNING_AVG_0_0_synth_1/unity_RUNNING_AVG_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1829.070 ; gain = 489.535 ; free physical = 157 ; free virtual = 16777
INFO: [Common 17-1381] The checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_RUNNING_AVG_0_0_synth_1/unity_RUNNING_AVG_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1829.070 ; gain = 0.000 ; free physical = 1676 ; free virtual = 18296
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 17:15:08 2016...
