# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_Controller.srcs/sources_1/imports/sources_1/imports/library_files/math_real.vhdl" \
"../../../../UART_Controller.srcs/sources_1/imports/new/clock_divider.vhd" \
"../../../../UART_Controller.srcs/sources_1/imports/new/color_detector.vhd" \
"../../../../UART_Controller.srcs/sources_1/imports/sources_1/imports/library_files/math_real-body.vhdl" \
"../../../../UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd" \
"../../../../UART_Controller.srcs/sources_1/new/uart_tx.vhd" \
"../../../../UART_Controller.srcs/sources_1/new/top_level.vhd" \
"../../../../UART_Controller.srcs/sources_1/new/reciever_test.vhd" \
"../../../../UART_Controller.srcs/sources_1/new/flip_flop.vhd" \
"../../../../UART_Controller.ip_user_files/bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
