#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 26 23:19:11 2019
# Process ID: 20400
# Current directory: /home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1
# Command line: vivado -log scrittura_su_flash.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source scrittura_su_flash.tcl
# Log file: /home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/scrittura_su_flash.vds
# Journal file: /home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source scrittura_su_flash.tcl -notrace
Command: synth_design -top scrittura_su_flash -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20411 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1309.000 ; gain = 79.910 ; free physical = 6001 ; free virtual = 9502
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'scrittura_su_flash' [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:25]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/imports/new/debouncer.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/imports/new/debouncer.sv:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/.Xil/Vivado-20400-saverio-UX530UX/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [/home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/.Xil/Vivado-20400-saverio-UX530UX/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_gen' of module 'clk_wiz_0' requires 4 connections, but only 3 given [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:68]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50881]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (3#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50881]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:566]
INFO: [Synth 8-6157] synthesizing module 'ila' [/home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/.Xil/Vivado-20400-saverio-UX530UX/realtime/ila_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila' (4#1) [/home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/.Xil/Vivado-20400-saverio-UX530UX/realtime/ila_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ILA_inst'. This will prevent further optimization [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:566]
INFO: [Synth 8-6155] done synthesizing module 'scrittura_su_flash' (5#1) [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/new/scrittura_su_flash.sv:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.625 ; gain = 124.535 ; free physical = 6012 ; free virtual = 9513
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.625 ; gain = 124.535 ; free physical = 6019 ; free virtual = 9514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.625 ; gain = 124.535 ; free physical = 6019 ; free virtual = 9514
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ILA_inst'
Finished Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ILA_inst'
Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/constrs_1/imports/new/ddr4.xdc]
Finished Parsing XDC File [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/constrs_1/imports/new/ddr4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/constrs_1/imports/new/ddr4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scrittura_su_flash_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scrittura_su_flash_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.414 ; gain = 0.000 ; free physical = 5771 ; free virtual = 9235
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5851 ; free virtual = 9315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5851 ; free virtual = 9315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/saverio/scrittura_su_flash/scrittura_su_flash.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for ILA_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5853 ; free virtual = 9317
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PB_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5842 ; free virtual = 9307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  32 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 37    
	  32 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module scrittura_su_flash 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  32 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 35    
	  32 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "debounce1/PB_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce2/PB_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'dati_reg[510]' (FDE) to 'dati_reg[4]'
INFO: [Synth 8-3886] merging instance 'dati_reg[509]' (FDE) to 'dati_reg[4]'
INFO: [Synth 8-3886] merging instance 'dati_reg[508]' (FDE) to 'dati_reg[4]'
INFO: [Synth 8-3886] merging instance 'dati_reg[507]' (FDE) to 'dati_reg[4]'
INFO: [Synth 8-3886] merging instance 'dati_reg[506]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[505]' (FDE) to 'dati_reg[4]'
INFO: [Synth 8-3886] merging instance 'dati_reg[504]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[503]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[502]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[501]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[500]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[499]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[498]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[497]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[496]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[495]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[494]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[493]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[492]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[491]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[490]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[489]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[488]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[487]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[486]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[485]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[484]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[483]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[482]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[481]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[480]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[479]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[478]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[477]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[476]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[475]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[474]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[473]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[472]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[471]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[470]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[469]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[468]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[467]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[466]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[465]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[464]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[463]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[462]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[461]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[460]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[459]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[458]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[457]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[456]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[455]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[454]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[453]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[452]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[451]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[450]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[449]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[448]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[447]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[446]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[445]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[444]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[443]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[442]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[441]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[440]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[439]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[438]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[437]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[436]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[435]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[434]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[433]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[432]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[431]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[430]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[429]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[428]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[427]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[426]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[425]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[424]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[423]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[422]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[421]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[420]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[419]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[418]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[417]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[416]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[415]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[414]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[413]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[412]' (FDE) to 'dati_reg[0]'
INFO: [Synth 8-3886] merging instance 'dati_reg[411]' (FDE) to 'dati_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dati_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dati_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\address_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\command_reg[7] )
WARNING: [Synth 8-3332] Sequential element (dati_letti_reg[0]) is unused and will be removed from module scrittura_su_flash.
WARNING: [Synth 8-3332] Sequential element (command_reg[7]) is unused and will be removed from module scrittura_su_flash.
WARNING: [Synth 8-3332] Sequential element (address_reg[23]) is unused and will be removed from module scrittura_su_flash.
WARNING: [Synth 8-3332] Sequential element (dati_reg[511]) is unused and will be removed from module scrittura_su_flash.
WARNING: [Synth 8-3332] Sequential element (dati_reg[4]) is unused and will be removed from module scrittura_su_flash.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5820 ; free virtual = 9287
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_out1' to pin 'clk_gen/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_out2' to pin 'clk_gen/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5654 ; free virtual = 9142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5647 ; free virtual = 9136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (abilita_clk_reg) is unused and will be removed from module scrittura_su_flash.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5647 ; free virtual = 9135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_gen has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5679 ; free virtual = 9152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5679 ; free virtual = 9152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5722 ; free virtual = 9152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5722 ; free virtual = 9152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5722 ; free virtual = 9151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5722 ; free virtual = 9151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ila           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ila       |     1|
|3     |CARRY4    |    15|
|4     |LUT1      |    15|
|5     |LUT2      |     8|
|6     |LUT3      |    21|
|7     |LUT4      |    22|
|8     |LUT5      |    20|
|9     |LUT6      |    42|
|10    |STARTUPE2 |     1|
|11    |FDRE      |    65|
|12    |FDSE      |     6|
|13    |IBUF      |     3|
|14    |OBUF      |     2|
+------+----------+------+

Report Instance Areas: 
+------+------------+------------+------+
|      |Instance    |Module      |Cells |
+------+------------+------------+------+
|1     |top         |            |   222|
|2     |  debounce1 |debouncer   |    41|
|3     |  debounce2 |debouncer_0 |    42|
+------+------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1690.414 ; gain = 461.324 ; free physical = 5721 ; free virtual = 9151
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1690.414 ; gain = 124.535 ; free physical = 5878 ; free virtual = 9298
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1690.422 ; gain = 461.324 ; free physical = 5885 ; free virtual = 9304
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1690.422 ; gain = 461.422 ; free physical = 6351 ; free virtual = 9743
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/saverio/scrittura_su_flash/scrittura_su_flash.runs/synth_1/scrittura_su_flash.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file scrittura_su_flash_utilization_synth.rpt -pb scrittura_su_flash_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1714.426 ; gain = 0.000 ; free physical = 6353 ; free virtual = 9745
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 23:19:52 2019...
