zynq_7_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/zynq_7/ip/zynq_7_processing_system7_0_0/sim/zynq_7_processing_system7_0_0.v,incdir="$ref_dir/../../../../lcd_7020.gen/sources_1/bd/zynq_7/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lcd_7020.gen/sources_1/bd/zynq_7/ipshared/ee60/hdl"incdir="../../../../lcd_7020.gen/sources_1/bd/zynq_7/ipshared/ec67/hdl"incdir="../../../../lcd_7020.gen/sources_1/bd/zynq_7/ipshared/ee60/hdl"
zynq_7.v,verilog,xil_defaultlib,../../../bd/zynq_7/sim/zynq_7.v,incdir="$ref_dir/../../../../lcd_7020.gen/sources_1/bd/zynq_7/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lcd_7020.gen/sources_1/bd/zynq_7/ipshared/ee60/hdl"incdir="../../../../lcd_7020.gen/sources_1/bd/zynq_7/ipshared/ec67/hdl"incdir="../../../../lcd_7020.gen/sources_1/bd/zynq_7/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
