{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713752054406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713752054407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 20:14:14 2024 " "Processing started: Sun Apr 21 20:14:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713752054407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713752054407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea1 -c Tarea1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1 -c Tarea1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713752054407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713752055325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713752055326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graytobinary.sv 1 1 " "Found 1 design units, including 1 entities, in source file graytobinary.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grayToBinary " "Found entity 1: grayToBinary" {  } { { "grayToBinary.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/grayToBinary.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713752073186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713752073186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1 " "Found entity 1: Tarea1" {  } { { "Tarea1.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713752073189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713752073189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graytobinary_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file graytobinary_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grayToBinary_tb " "Found entity 1: grayToBinary_tb" {  } { { "grayToBinary_tb.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/grayToBinary_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713752073192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713752073192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytoexcess3.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytoexcess3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToExcess3 " "Found entity 1: binaryToExcess3" {  } { { "binaryToExcess3.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/binaryToExcess3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713752073195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713752073195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytoexcess3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytoexcess3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToExcess3_tb " "Found entity 1: binaryToExcess3_tb" {  } { { "binaryToExcess3_tb.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/binaryToExcess3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713752073199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713752073199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/segmentOutput.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713752073202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713752073202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancetogray.sv 1 1 " "Found 1 design units, including 1 entities, in source file distancetogray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 distanceToGray " "Found entity 1: distanceToGray" {  } { { "distanceToGray.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/distanceToGray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713752073205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713752073205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancetogray_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file distancetogray_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 distanceToGray_tb " "Found entity 1: distanceToGray_tb" {  } { { "distanceToGray_tb.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/distanceToGray_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713752073208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713752073208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd Tarea1.sv(15) " "Verilog HDL Implicit Net warning at Tarea1.sv(15): created implicit net for \"bcd\"" {  } { { "Tarea1.sv" "" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713752073209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea1 " "Elaborating entity \"Tarea1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713752073268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distanceToGray distanceToGray:distanceGray " "Elaborating entity \"distanceToGray\" for hierarchy \"distanceToGray:distanceGray\"" {  } { { "Tarea1.sv" "distanceGray" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713752073271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayToBinary grayToBinary:grayBinary " "Elaborating entity \"grayToBinary\" for hierarchy \"grayToBinary:grayBinary\"" {  } { { "Tarea1.sv" "grayBinary" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713752073273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToExcess3 binaryToExcess3:binaryExcess " "Elaborating entity \"binaryToExcess3\" for hierarchy \"binaryToExcess3:binaryExcess\"" {  } { { "Tarea1.sv" "binaryExcess" { Text "C:/Users/alero/Documents/GitHub/Tarea1_FAC/Tarea1.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713752073275 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1713752073343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713752073385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 20:14:33 2024 " "Processing ended: Sun Apr 21 20:14:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713752073385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713752073385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713752073385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713752073385 ""}
