/*
 * m4fwloader - based on mqx_upload_on_m4SoloX
 *              from Giuseppe Pagano
 *               
 * Tool to control M4 AMP core from Linux user-space
 * 
 * Copyright (C) 2015-2016 Giuseppe Pagano <giuseppe.pagano@seco.com>
 * Copyright 2017 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 *
 * --------------------------------------------------------------------------------
 *  05.10.2018, D.RY: This is a modified & extended version of the original.
 *    Denis Ryndine <dry@embedded-synergy.co.za>
 * --------------------------------------------------------------------------------
 */

#include <stdio.h>
#include <stdlib.h>
#include <unistd.h>
#include <string.h>
#include <errno.h>
#include <signal.h>
#include <fcntl.h>
#include <ctype.h>
#include <termios.h>
#include <sys/types.h>
#include <sys/mman.h>
#include <stdint.h>
#include <stdbool.h>
#include <time.h>
#include <assert.h>

#define LogVerbose(...)          \
    do {                         \
        if (verbose)             \
            printf(__VA_ARGS__); \
    } while (0)
#define LogError(...) printf(__VA_ARGS__)

#define VERSION "1.0.5"
#define NAME_OF_UTILITY "i.MX M4 Loader"
#define HEADER NAME_OF_UTILITY " - M4 firmware loader v. " VERSION "\n"

#define IMX7D_ENABLE_M4                   (0x08)
#define IMX7D_SW_M4P_RST                  (0x04)
#define IMX7D_SW_M4C_RST                  (0x02)
#define IMX7D_SW_M4C_NON_SCLR_RST         (0x01)
#define IMX7D_M4_SW_FULL_RST              (IMX7D_SW_M4P_RST | IMX7D_SW_M4C_RST)
#define IMX7D_M4_RST_CLEAR_MASK           ~(IMX7D_M4_SW_FULL_RST | \
                                            IMX7D_SW_M4C_NON_SCLR_RST)

#define IMX7D_SRC_M4RCR                   (0x3039000C) /* reset register */
#define IMX7D_STOP_CLEAR_MASK             (IMX7D_M4_RST_CLEAR_MASK)
#define IMX7D_STOP_SET_MASK               (IMX7D_SW_M4C_NON_SCLR_RST)
#define IMX7D_START_CLEAR_MASK            (IMX7D_M4_RST_CLEAR_MASK)
#define IMX7D_START_SET_MASK              (IMX7D_ENABLE_M4 | IMX7D_SW_M4C_RST)
#define IMX7D_MU_ATR1                     (0x30AA0004) /* rpmsg_mu_kick_addr */
#define IMX7D_M4_BOOTROM                  (0x00180000)
#define IMX7D_CCM_ANALOG_PLL_480          (0x303600B0)
#define IMX7D_CCM_CCGR1                   (0x30384010)
#define IMX7D_OCRAM_START_ADDR            (0x00900000)
#define IMX7D_OCRAM_END_ADDR              (0x00947FFF) /* OCRAM + OCRAM_EPDC + OCRAM_PXP */
#define IMX7D_OCRAM_M4_ALIAS_START_ADDR   (0x20200000)
#define IMX7D_OCRAM_M4_ALIAS_END_ADDR     (0x20247FFF) /* OCRAM + OCRAM_EPDC + OCRAM_PXP */


#define IMX6SX_ENABLE_M4	                 (0x00400000)
#define IMX6SX_SW_M4P_RST		               (0x00001000) /* Platform Reset mask for SRC_SCR */
#define IMX6SX_SW_M4C_RST		               (0x4)
#define IMX6SX_SW_M4C_NON_SCLR_RST	       (0x10)
#define IMX6SX_M4_SW_FULL_RST	             (IMX6SX_SW_M4P_RST|IMX6SX_SW_M4C_RST)
#define IMX6SX_M4_RST_CLEAR_MASK           ~(IMX6SX_M4_SW_FULL_RST|IMX6SX_SW_M4C_NON_SCLR_RST)

#define IMX6SX_SRC_SCR                     (0x020D8000) /* reset register */
#define IMX6SX_STOP_CLEAR_MASK             (IMX6SX_M4_RST_CLEAR_MASK)
#define IMX6SX_STOP_SET_MASK               (IMX6SX_SW_M4C_NON_SCLR_RST)
#define IMX6SX_START_CLEAR_MASK            (IMX6SX_M4_RST_CLEAR_MASK)
#define IMX6SX_START_SET_MASK              (IMX6SX_ENABLE_M4|IMX6SX_SW_M4C_RST)
#define IMX6SX_MU_ATR1                     (0x02294004) /* rpmsg_mu_kick_addr */
#define IMX6SX_M4_BOOTROM                  (0x007F8000)
#define IMX6SX_CCM_CCGR3                   (0x020C4074)
#define IMX6SX_OCRAM_START_ADDR            (0x00900000)
#define IMX6SX_OCRAM_END_ADDR              (0x0091FFFF) /* OCRAM 128KB */
#define IMX6SX_OCRAM_ALIAS_START_ADDR      (0x00920000)
#define IMX6SX_OCRAM_ALIAS_END_ADDR        (0x0093FFFF) /* OCRAM aliased 128KB */
#define IMX6SX_OCRAM_M4_START_ADDR         (0x20900000)
#define IMX6SX_OCRAM_M4_END_ADDR           (0x2091FFFF) /* OCRAM 128KB */
#define IMX6SX_OCRAM_M4_ALIAS_START_ADDR   (0x20920000)
#define IMX6SX_OCRAM_M4_ALIAS_END_ADDR     (0x2093FFFF) /* OCRAM aliased 128KB */


#define IMX8MM_ENABLE_M4                   (0x08)
#define IMX8MM_SW_M4P_RST                  (0x04)
#define IMX8MM_SW_M4C_RST                  (0x02)
#define IMX8MM_SW_M4C_NON_SCLR_RST         (0x01)
#define IMX8MM_M4_SW_FULL_RST              (IMX8MM_SW_M4P_RST | IMX8MM_SW_M4C_RST)
#define IMX8MM_M4_RST_CLEAR_MASK           ~(IMX8MM_M4_SW_FULL_RST | \
                                            IMX8MM_SW_M4C_NON_SCLR_RST)

#define IMX8MM_SRC_M4RCR                   (0x3039000C) /* reset register */
#define IMX8MM_STOP_CLEAR_MASK             (IMX8MM_M4_RST_CLEAR_MASK)
#define IMX8MM_STOP_SET_MASK               (IMX8MM_SW_M4C_NON_SCLR_RST)
#define IMX8MM_START_CLEAR_MASK            (IMX8MM_M4_RST_CLEAR_MASK)
#define IMX8MM_START_SET_MASK              (IMX8MM_ENABLE_M4 | IMX8MM_SW_M4C_RST)

#define IMX8MM_MU_ATR1                     (0x30AA0004) /* rpmsg_mu_kick_addr */
#define IMX8MM_M4_BOOTROM                  (0x00180000)

//#define IMX7D_CCM_ANALOG_PLL_480          (0x303600B0)
#define IMX8MM_CCM_CCGR1                   (0x30384010)

#define IMX8MM_OCRAM_START_ADDR            (0x00900000)
#define IMX8MM_OCRAM_END_ADDR              (0x0093FFFF) /* OCRAM 128KB + OCRAM 128KB */
#define IMX8MM_OCRAM_M4_ALIAS_START_ADDR   (0x20200000)
#define IMX8MM_OCRAM_M4_ALIAS_END_ADDR     (0x2023FFFF) /* OCRAM 128KB + OCRAM 128KB */




// TODO: VALIDATE TCM RANGES FOR IMX8M
#define IMX_TCM_START_ADDR       (0x007F8000) /* TCML  32KB */
#define IMX_TCM_END_ADDR         (0x00807FFF) /* TCMU  32KB */
#define IMX_TCM_M4_START_ADDR    (0x1FFF8000) /* TCML  32KB */
#define IMX_TCM_M4_END_ADDR      (0x20007FFF) /* TCMU  32KB */

#define MAP_SIZE 4096UL
#define MAP_MASK (MAP_SIZE - 1)
#define SIZE_4BYTE 4UL
#define SIZE_16BYTE 16UL
#define MAP_OCRAM_IMX6_SIZE (IMX6SX_OCRAM_END_ADDR-IMX6SX_OCRAM_START_ADDR+1)
#define MAP_OCRAM_IMX7_SIZE (IMX7D_OCRAM_END_ADDR-IMX7D_OCRAM_START_ADDR+1)
#define MAP_OCRAM_IMX8MM_SIZE (IMX8MM_OCRAM_END_ADDR-IMX8MM_OCRAM_START_ADDR+1)

#define MAP_OCRAM_MASK(rz) ((rz) - 1)
#define MAX_RETRIES 8
#define MAX_FILE_SIZE_TCM (32 * 1024)

#define RETURN_CODE_OK 0
#define RETURN_CODE_ARGUMENTS_ERROR 1
#define RETURN_CODE_M4STOP_FAILED 2
#define RETURN_CODE_M4START_FAILED 3

/* Utility */
void timediff(const struct timespec* start, const struct timespec* end, struct timespec* td);

/* Helpers */
void wait_bits_cleared(uint32_t *vaddr,uint32_t wval, uint32_t mask);

struct soc_specific {
    char* detect_name;

    uint32_t src_m4reg_addr;

    uint32_t start_and;
    uint32_t start_or;
    uint32_t stop_and;
    uint32_t stop_or;

    uint32_t rpmsg_mu_kick_addr;

    void (*clk_enable)(int);

    uint32_t stack_pc_addr;
};

static int verbose = 1;

void regshow(uint32_t addr, char* name, int fd)
{
    off_t target;
    void *map_base, *virt_addr;

    target = (off_t)addr;
    map_base = mmap(0, MAP_SIZE, PROT_READ, MAP_SHARED, fd, target & ~MAP_MASK);
    virt_addr = (unsigned char*)(map_base + (target & MAP_MASK));
    LogVerbose("%s (0x%08X): 0x%08X\r\n", name, addr, *((uint32_t *)virt_addr));
    munmap(map_base, MAP_SIZE);
}

void imx6sx_clk_enable(int fd)
{
    off_t target;
    uint32_t read_result;
    void *map_base, *virt_addr;

    LogVerbose("i.MX6SX specific function for M4 clock enabling!\n");

    regshow(IMX6SX_CCM_CCGR3, "CCM_CCGR3", fd);
    target = (off_t)IMX6SX_CCM_CCGR3; /* M4 Clock gate*/
    map_base = mmap(0, MAP_SIZE, PROT_READ | PROT_WRITE, MAP_SHARED, fd, target & ~MAP_MASK);
    virt_addr = (unsigned char*)(map_base + (target & MAP_MASK));
    read_result = *((uint32_t*)virt_addr);
    *((uint32_t*)virt_addr) = read_result | 0x0000000C;
    munmap(map_base, MAP_SIZE);
    regshow(IMX6SX_CCM_CCGR3, "CCM_CCGR3", fd);
    LogVerbose("CCM_CCGR3 done\n");
}

void imx7d_clk_enable(int fd)
{
    off_t target;
    uint32_t read_result;
    void *map_base, *virt_addr;

    LogVerbose("i.MX7D specific function for M4 clock enabling!\n");

    regshow(IMX7D_CCM_ANALOG_PLL_480, "CCM_ANALOG_PLL_480", fd);
    /* Enable parent clock first! */
    target = (off_t)IMX7D_CCM_ANALOG_PLL_480;
    map_base = mmap(0, MAP_SIZE, PROT_READ | PROT_WRITE, MAP_SHARED, fd, target & ~MAP_MASK);
    virt_addr = (unsigned char*)(map_base + (target & MAP_MASK));
    /* clock enabled by clearing the bit!  */
    *((uint32_t*)virt_addr) = (*((uint32_t*)virt_addr)) & (~(1 << 5));
    munmap(map_base, MAP_SIZE);
    regshow(IMX7D_CCM_ANALOG_PLL_480, "CCM_ANALOG_PLL_480", fd);
    LogVerbose("CCM_ANALOG_PLL_480 done\n");

    /* ENABLE CLK */
    regshow(IMX7D_CCM_CCGR1, "CCM1_CCGR1", fd);
    target = (off_t)(IMX7D_CCM_CCGR1+4); /* CCM_CCGR1_SET */
    map_base = mmap(0, MAP_SIZE, PROT_READ | PROT_WRITE, MAP_SHARED, fd, target & ~MAP_MASK);
    virt_addr = (unsigned char*)(map_base + (target & MAP_MASK));
    *((uint32_t*)virt_addr) = 0x00000003;
    munmap(map_base, MAP_SIZE);
    regshow(IMX7D_CCM_CCGR1, "CCM1_CCGR1", fd);
    LogVerbose("CCM_CCGR1_SET done\n");
}

void imx8mm_clk_enable(int fd)
{
    off_t target;
    uint32_t read_result;
    void *map_base, *virt_addr;

    LogVerbose("i.MX8MM specific function for M4 clock enabling!\n");


    regshow(IMX7D_CCM_CCGR1, "CCM1_CCGR1", fd);

    //TODO: Unfinished biznizs
    //
    //

}

static struct soc_specific socs[] = {
    {
        "i.MX7 Dual",
        IMX7D_SRC_M4RCR,
        IMX7D_START_CLEAR_MASK,
        IMX7D_START_SET_MASK,
        IMX7D_STOP_CLEAR_MASK,
        IMX7D_STOP_SET_MASK,
        IMX7D_MU_ATR1,

        imx7d_clk_enable,

        IMX7D_M4_BOOTROM
    },
    {
        "i.MX6 SoloX",
        IMX6SX_SRC_SCR,
        IMX6SX_START_CLEAR_MASK,
        IMX6SX_START_SET_MASK,
        IMX6SX_STOP_CLEAR_MASK,
        IMX6SX_STOP_SET_MASK,
        IMX6SX_MU_ATR1,

        imx6sx_clk_enable,

        IMX6SX_M4_BOOTROM
    },
    {
        "i.MX8MM",
        IMX8MM_SRC_M4RCR,
        IMX8MM_START_CLEAR_MASK,
        IMX8MM_START_SET_MASK,
        IMX8MM_STOP_CLEAR_MASK,
        IMX8MM_STOP_SET_MASK,
        IMX8MM_MU_ATR1,

        imx8mm_clk_enable,

        IMX8MM_M4_BOOTROM
    }
};

enum sock_id_t {
  SOCK_ID_IMX7 = 0,
  SOCK_ID_IMX6 = 1,
  SOCK_ID_IMX8MM = 2,
};

size_t map_ocram_size(int soc_id) {
  if (SOCK_ID_IMX7==soc_id)
    return MAP_OCRAM_IMX7_SIZE;
  else if (SOCK_ID_IMX6==soc_id)
    return MAP_OCRAM_IMX6_SIZE;
  else if(SOCK_ID_IMX8MM==soc_id)
    return MAP_OCRAM_IMX8MM_SIZE;
  return 0;
}

size_t max_file_size(int soc_id) {
  return map_ocram_size(soc_id);
}

static int currentSoC;

void rpmsg_mu_kick(int fd, int socid, uint32_t vq_id)
{
    off_t target;
    void *map_base, *virt_addr;

    if (!socs[socid].rpmsg_mu_kick_addr)
        return;

    target = (off_t)socs[socid].rpmsg_mu_kick_addr;
    map_base = mmap(0, SIZE_4BYTE, PROT_READ | PROT_WRITE, MAP_SHARED, fd, target & ~MAP_MASK);
    virt_addr = (unsigned char*)(map_base + (target & MAP_MASK));
    vq_id = (vq_id << 16);
    *((uint32_t*)virt_addr) = vq_id;
    munmap(map_base, SIZE_4BYTE);
}

void ungate_m4_clk(int fd, int socid)
{
    socs[socid].clk_enable(fd);
}

void stop_cpu(int fd, int socid)
{
    uint32_t read_result;
    off_t target;
    void *map_base, *virt_addr;

    if (!socs[socid].src_m4reg_addr)
        return;

    regshow(socs[socid].src_m4reg_addr, "STOP - before", fd);
    target = (off_t)socs[socid].src_m4reg_addr;
    map_base = mmap(0, SIZE_4BYTE, PROT_READ | PROT_WRITE, MAP_SHARED, fd, target & ~MAP_MASK);
    virt_addr = (unsigned char*)(map_base + (target & MAP_MASK));
    read_result = *((uint32_t *)virt_addr);

    if (!strcmp("i.MX7 Dual", socs[socid].detect_name)){
      /* A special handling as not tested on MX6 yet. */
      *((uint32_t*)virt_addr) = (read_result & (socs[socid].stop_and)) | IMX7D_SW_M4C_NON_SCLR_RST;
      read_result = *((uint32_t*)virt_addr);
      assert(read_result & IMX7D_SW_M4C_NON_SCLR_RST);

      /* After setting non-self clearing, the M4RCR is the same (at least for M4 reset and enable bits)
       * as after POR : M4C_RST & M4C_NON_SCLR_RST are on holding core in reset, while M4 is enabled.
       * Next we reset the M4 platform / M4P_RST, which does not clear core reset bits.
       * (And before uploading new firmware, as correct per steps in AN5317).
       *
       * Notes: the latest IMX7DRM (2018) and previous have incorrect reset bit values for the core
       * reset bits, both should be 1 after POR. [ref my NXP support case]
       *
       * [ ref reset discussion thread : https://community.nxp.com/thread/482778 ]
       */

      LogVerbose("%s - M4RCR val after M4C_NON_SCLR_RST stop = 0x%08lX ..\n", NAME_OF_UTILITY, read_result);
      wait_bits_cleared( virt_addr,
          (read_result & (socs[socid].stop_and) ) | (IMX7D_SW_M4P_RST | IMX7D_SW_M4C_NON_SCLR_RST),
              IMX7D_SW_M4P_RST );
      read_result = *((uint32_t*)virt_addr);
      LogVerbose("%s - M4RCR val after M4P_RST  = 0x%08lX ..\n", NAME_OF_UTILITY, read_result);
    }

    if (!strcmp("i.MX6 SoloX",socs[socid].detect_name)) {

      LogVerbose("%s - M4RCR value before stop = 0x%08lX ..\n", NAME_OF_UTILITY, read_result);
        // NEED TO HOLD CORE IN RESET OTHERWISE BAD THINGS HAPPEN - EVERYTHING MIGHT FREEZE
        *((uint32_t*)virt_addr) = (read_result & (socs[socid].stop_and)) | IMX6SX_SW_M4C_NON_SCLR_RST;
        read_result = *((uint32_t*)virt_addr);
        assert(read_result & IMX6SX_SW_M4C_NON_SCLR_RST);

        wait_bits_cleared( virt_addr,
                           (read_result & (socs[socid].stop_and) ) | (IMX6SX_SW_M4P_RST | IMX6SX_SW_M4C_NON_SCLR_RST),
                           IMX6SX_SW_M4P_RST );

        read_result = *((uint32_t*)virt_addr);
      LogVerbose("%s - M4RCR value after reset  = 0x%08lX ..\n", NAME_OF_UTILITY, read_result);
    }

    if (!strcmp("i.MX8MM",socs[socid].detect_name)) {
        *((uint32_t*)virt_addr) = (read_result & (socs[socid].stop_and)) | IMX8MM_SW_M4C_NON_SCLR_RST;
        read_result = *((uint32_t*)virt_addr);
        assert(read_result & IMX8MM_SW_M4C_NON_SCLR_RST);



        LogVerbose("%s - M4RCR val after M4C_NON_SCLR_RST stop = 0x%08lX ..\n", NAME_OF_UTILITY, read_result);
        wait_bits_cleared( virt_addr,
                           (read_result & (socs[socid].stop_and) ) | (IMX8MM_SW_M4P_RST | IMX8MM_SW_M4C_NON_SCLR_RST),
                           IMX8MM_SW_M4P_RST );
        read_result = *((uint32_t *)virt_addr);
        LogVerbose("%s - M4RCR val after M4P_RST  = 0x%08lX ..\n", NAME_OF_UTILITY, read_result);

    }



    munmap(virt_addr, SIZE_4BYTE);
    regshow(socs[socid].src_m4reg_addr, "STOP - after", fd);
}

void start_cpu(int fd, int socid)
{
    uint32_t read_result;
    off_t target;
    void *map_base, *virt_addr;

    if (!socs[socid].src_m4reg_addr)
        return;

    regshow(socs[socid].src_m4reg_addr, "START - before", fd);
    target = (off_t)socs[socid].src_m4reg_addr;
    map_base = mmap(0, SIZE_4BYTE, PROT_READ | PROT_WRITE, MAP_SHARED, fd, target & ~MAP_MASK);
    virt_addr = (unsigned char*)(map_base + (target & MAP_MASK));
    read_result = *((uint32_t *)virt_addr);


    if (!strcmp("i.MX7 Dual", socs[socid].detect_name)){
      /* A special handling as not tested on MX6 yet. The start masks sets platform/core _self-clearing_
       * bits. These we should wait for to be cleared, to know that the resets finished. */
        wait_bits_cleared( virt_addr,
            (read_result & (socs[socid].start_and)) | socs[socid].start_or,
            IMX7D_SW_M4C_RST );
    }


    if (!strcmp("i.MX6 SoloX",socs[socid].detect_name)) {

        wait_bits_cleared( virt_addr,
                           (read_result & (socs[socid].start_and)) | socs[socid].start_or ,
                           IMX6SX_SW_M4C_RST );

    }

    if (!strcmp("i.MX8MM",socs[socid].detect_name)){

        wait_bits_cleared( virt_addr,
                           (read_result & (socs[socid].start_and)) | socs[socid].start_or,
                           IMX8MM_SW_M4C_RST );

    }

    munmap(virt_addr, SIZE_4BYTE);
    regshow(socs[socid].src_m4reg_addr, "START -after", fd);
}

void set_stack_pc(int fd, int socid, unsigned int stack, unsigned int pc)
{
    off_t target = (off_t)socs[socid].stack_pc_addr;
    uint32_t read_result;
    void *map_base, *virt_addr;
    map_base = mmap(0, SIZE_16BYTE, PROT_READ | PROT_WRITE, MAP_SHARED, fd, target & ~MAP_MASK);
    virt_addr = (unsigned char*)(map_base + (target & MAP_MASK));
    *((uint32_t*)virt_addr) = stack;
    virt_addr = (unsigned char*)(map_base + ((target + 0x4) & MAP_MASK));
    *((uint32_t*)virt_addr) = pc;
    munmap(map_base, SIZE_16BYTE);
}

int check_load_addr(uint32_t* ldaddr, char* mt, uint32_t pc)
{
  /* Check if where we loading to looks familiar. Also if the address looks like an M4 address,
   * return A7/A9 instead. Return 0(false) on any error.
   * NOTE: Only does very minimal check for case your PC value and thus taret load address looks
   * suspicious or wonkey, not much more. */
  if (0 == ldaddr || 0 == mt){
    LogError("%s - a NULL passed to load address checker:  bailing out.\n", NAME_OF_UTILITY);
    return 0;
  }

  int ret = 0; // false

  switch(currentSoC)
  {
    default:
      LogError("%s - SoC id is not set to anything I know, bailing out.\n", NAME_OF_UTILITY);
      break;
    case 0:  //iMX7D
      if ( (IMX7D_OCRAM_START_ADDR < pc && pc < IMX7D_OCRAM_END_ADDR)  ||
          (IMX7D_OCRAM_M4_ALIAS_START_ADDR < pc && pc < IMX7D_OCRAM_M4_ALIAS_END_ADDR) ){
        ret = 1;
        *ldaddr = IMX7D_OCRAM_START_ADDR + (pc & 0x00078000);  /* Align */
        *mt = 'o';
      }
      else if ( (IMX_TCM_START_ADDR < pc && pc < IMX_TCM_END_ADDR) ||
                (IMX_TCM_M4_START_ADDR < pc && pc < IMX_TCM_M4_END_ADDR) ){
        ret = 1;
        //Note: expects you to load it to TCML, by-the-book
        *ldaddr = IMX_TCM_START_ADDR; /* Align */
        *mt = 't';
      }
      break;
    case 1: //iMX6Solo
      if (  (IMX6SX_OCRAM_START_ADDR < pc && pc < IMX6SX_OCRAM_END_ADDR)  ||
            (IMX6SX_OCRAM_ALIAS_START_ADDR < pc && pc < IMX6SX_OCRAM_ALIAS_END_ADDR) ||
            (IMX6SX_OCRAM_M4_START_ADDR < pc && pc < IMX6SX_OCRAM_M4_END_ADDR) ||
            (IMX6SX_OCRAM_M4_ALIAS_START_ADDR < pc && pc < IMX6SX_OCRAM_M4_ALIAS_END_ADDR ) ) {
        *ldaddr = IMX6SX_OCRAM_START_ADDR + (pc & 0x00078000);  /* Align */
        ret = 1;
        *mt = 'o';
      }
      else if ( (IMX_TCM_START_ADDR < pc && pc < IMX_TCM_END_ADDR) ||
                (IMX_TCM_M4_START_ADDR < pc && pc < IMX_TCM_M4_END_ADDR) ) {
        ret = 1;
        //Note: expects you to load it to TCML, by-the-book
        *ldaddr = IMX_TCM_START_ADDR; /* Align */
        *mt = 't';
      }
      break;
    case 2:
        if ( (IMX8MM_OCRAM_START_ADDR < pc && pc < IMX8MM_OCRAM_END_ADDR)  ||
             (IMX8MM_OCRAM_M4_ALIAS_START_ADDR < pc && pc < IMX8MM_OCRAM_M4_ALIAS_END_ADDR) ){
            ret = 1;
            *ldaddr = IMX8MM_OCRAM_START_ADDR + (pc & 0x00078000);  /* Align */
            *mt = 'o';
        }
        else if ( (IMX_TCM_START_ADDR < pc && pc < IMX_TCM_END_ADDR) ||
                  (IMX_TCM_M4_START_ADDR < pc && pc < IMX_TCM_M4_END_ADDR) ){
            ret = 1;
            //Note: expects you to load it to TCML, by-the-book
            *ldaddr = IMX_TCM_START_ADDR; /* Align */
            *mt = 't';
        }
          break;

  }//switch(..)

  return ret;
}

int load_m4_fw(int fd, int socid, char* filepath, uint32_t loadaddr)
{
    int n;
    int size;
    FILE* fdf;
    off_t target;
    uint8_t* filebuffer;
    void *map_base, *virt_addr;
    uint32_t stack, pc;
    char mt = '\0';
    size_t ocrsz;

    fdf = fopen(filepath, "rb");
    fseek(fdf, 0, SEEK_END);
    size = ftell(fdf);
    fseek(fdf, 0, SEEK_SET);
    LogVerbose("%s - your binary size : %u /  0x%08x ...\n", NAME_OF_UTILITY, size, size);

    if (size > max_file_size(socid)) {
        LogError("%s - FAIL: File size too big, I wouldn't know how to load it: %d > %d. Bailing out.\n", NAME_OF_UTILITY, size, max_file_size(socid));
        return -2;
    }

    filebuffer = malloc(size + 1);
    if (size != fread(filebuffer, sizeof(char), size, fdf)) {
        free(filebuffer);
        return -2;
    }

    fclose(fdf);

    stack = (filebuffer[0] | (filebuffer[1] << 8) | (filebuffer[2] << 16) | (filebuffer[3] << 24));
    pc = (filebuffer[4] | (filebuffer[5] << 8) | (filebuffer[6] << 16) | (filebuffer[7] << 24));

    if (0 == loadaddr)
    {
      if ( !check_load_addr(&loadaddr, &mt, pc)) {
        LogError("%s - Failed the check for a valid target load address. Bailing out...\n", NAME_OF_UTILITY);
        free(filebuffer);
        return -2;
      }
      if ('o' == mt) {
        LogVerbose("%s - Your target memory type is .. %s\n", NAME_OF_UTILITY, "OCRAM");
      }
      else if ('t' == mt){
        LogVerbose("%s - Your target memory type is .. %s\n", NAME_OF_UTILITY, "TCM");
        if (size > MAX_FILE_SIZE_TCM ){
          LogError("%s - File size too big for TCM, can't load: %d > %d \n", NAME_OF_UTILITY, size, MAX_FILE_SIZE_TCM);
          free(filebuffer);
          return -2;
        }
      }
      else {
        LogError("%s - Could not determine your target memory type, thus bailing out .. \n", NAME_OF_UTILITY);
        free(filebuffer);
        return -2;
      }
    }

    LogVerbose("%s - FILENAME = %s; loadaddr = 0x%08x\n", NAME_OF_UTILITY, filepath, loadaddr);

    //Note that no matter where you loading, and actual filesize, it's the chunk of OCRAM size that
    //gets mapped. OCRAM > TCM, so that case is ok.
    //Beware boundaries not checked too, e.g. if loadaddr is in middle of OCRAM and size goes over
    //the end, prepare for happy surprise.
    ocrsz = map_ocram_size(socid);

    map_base = mmap(0, ocrsz, PROT_READ | PROT_WRITE, MAP_SHARED, fd, loadaddr & ~MAP_OCRAM_MASK(ocrsz));
    LogVerbose("%s: mmap'ed start - end (0x%08x - 0x%08x)\n",
        NAME_OF_UTILITY,
        loadaddr & ~MAP_OCRAM_MASK(ocrsz),
        (loadaddr & ~MAP_OCRAM_MASK(ocrsz)) + ocrsz );

    virt_addr = (unsigned char*)(map_base + (loadaddr & MAP_OCRAM_MASK(ocrsz)));
    LogVerbose("%s: mmap'ed vbase, virt_addr: 0x%08x,  0x%08x\n", NAME_OF_UTILITY, map_base, virt_addr);

    memcpy(virt_addr, filebuffer, size);
    munmap(map_base, ocrsz);

    LogVerbose("%s: Will set PC %x and STACK %x...", NAME_OF_UTILITY, pc, stack);
    set_stack_pc(fd, socid, stack, pc);
    LogVerbose("...Done\n");
    free(filebuffer);

    return size;
}

int get_board_id(void)
{
    int i;
    char out[512];
    int result = -1;
    FILE* fp;

    fp = fopen("/proc/cpuinfo", "r");
    if (fp == NULL)
        return result;

    while (fgets(out, sizeof(out) - 1, fp) != NULL) {
        if (strstr(out, "Hardware")) {
            for (i = 0; i < (sizeof(socs) / sizeof(struct soc_specific)); i++) {
                if (strstr(out, socs[i].detect_name)) {
                    result = i;
                    break;
                }
            }
            break;
        }
    }

    fclose(fp);


    if (result == -1) { //proc/cpuinfo does not contain "Hardware" field, let's check /var/log/messages boot log
        fp = fopen("/var/log/messages", "r");
        if (fp == NULL)
            return result;

        while (fgets(out, sizeof(out) - 1, fp) != NULL) {
            if (strstr(out, "CPU identified as")) {
                for (i = 0; i < (sizeof(socs) / sizeof(struct soc_specific)); i++) {
                    if (strstr(out, socs[i].detect_name)) {
                        result = i;
                        break;
                    }
                }
                break;
            }
        }

        fclose(fp);

    }


    return result;
}

int main(int argc, char** argv)
{
    int fd, n;
    uint32_t loadaddr;
    char* p;
    char m4IsStopped = 0;
    char m4IsRunning = 0;
    int m4TraceFlags = 0;
    int m4Retry;
    char* filepath = argv[1];
    currentSoC = -1;

    if (argc < 2) {
        LogError(HEADER);
        LogError("-- %s -- \nUsage:\n"
                 "%s [filename.bin] [0xLOADADDR] [--verbose]  # loads new firmware\n"
                 "or: %s stop                    # holds the auxiliary core in reset\n"
                 "or: %s start                   # releases the auxiliary core from reset\n"
                 "or: %s kick [n]                # triggers interrupt on RPMsg virtqueue n\n"
                 "\nSpecifying 0xLOADADDR = 0 makes the program determine the load address from the image file.\n"
                 "You probably want to use it with 0(zero) for load address as this _could_ be safer.\n",
            NAME_OF_UTILITY, argv[0], argv[0], argv[0], argv[0] );
        LogError("\nNOTE1: For TCM memory, can only load 32KB image\n");
        LogError(  "NOTE2: For OCRAM, can load 128KB image on iMX6, and 288KB on iMX7\n\n");
        return RETURN_CODE_ARGUMENTS_ERROR;
    }

    currentSoC = get_board_id();
    if (currentSoC == -1) {
        LogError(HEADER);
        LogError("Board is not supported.\n");
        return RETURN_CODE_ARGUMENTS_ERROR;
    }

    LogError("\nDetected board: %s\n",socs[currentSoC].detect_name);

    fd = open("/dev/mem", O_RDWR | O_SYNC);
    if (fd < 0) {
        LogError(HEADER);
        LogError("Could not open /dev/mem, are you root?\n");
        return RETURN_CODE_ARGUMENTS_ERROR;
    }



    /* PARTIAL COMMANDS */
    if (!strcmp(argv[1], "stop")) {
        stop_cpu(fd, currentSoC);
        return RETURN_CODE_OK;
    }
    else if (!strcmp(argv[1], "start")) {
        start_cpu(fd, currentSoC);
        return RETURN_CODE_OK;
    }
    else if (!strcmp(argv[1], "kick")) {
        if (argc < 3) {
            LogError(HEADER);
            LogError("%s - Usage: %s kick {vq_id to kick}\n", NAME_OF_UTILITY, argv[0]);
            return RETURN_CODE_ARGUMENTS_ERROR;
        }
        rpmsg_mu_kick(fd, currentSoC, strtoul(argv[2], &p, 16));
        return RETURN_CODE_OK;
    }

    /* FW LOADING */
    if (argc < 3) {
        LogError(HEADER);
        LogError("%s - Usage: %s [yourfwname.bin] [0xLOADADDR] [--verbose]\n", NAME_OF_UTILITY, argv[0]);
        return RETURN_CODE_ARGUMENTS_ERROR;
    }

    if (access(filepath, F_OK) == -1) {
        LogError("File %s not found.\n", argv[1]);
        return RETURN_CODE_ARGUMENTS_ERROR;
    }

    loadaddr = strtoul(argv[2], &p, 16);

    if (argc == 4) {
        if (!strcmp(argv[3], "--verbose")) {
            verbose = 1;
        }
        else {
            LogError(HEADER);
            LogError("%s - Usage: %s [yourfwname.bin] [0xLOADADDR] [--verbose]\n", NAME_OF_UTILITY, argv[0]);
            return RETURN_CODE_ARGUMENTS_ERROR;
        }
    }

    LogVerbose("LoadAddr is: %X\n", loadaddr);
    LogVerbose("Will stop CPU now...\n");
    stop_cpu(fd, currentSoC);
    LogVerbose("Will ungate M4 clock source...\n");
    ungate_m4_clk(fd, currentSoC);
    LogVerbose("Will load M4 firmware...\n");
    load_m4_fw(fd, currentSoC, filepath, loadaddr);
    LogVerbose("Will start CPU now...\n");
    start_cpu(fd, currentSoC);
    LogVerbose("Done!\n");
    close(fd);
    return RETURN_CODE_OK;
}


/* Utility */
void timediff(const struct timespec* start, const struct timespec* end, struct timespec* td)
{
  if ((end->tv_nsec-start->tv_nsec)<0) {
    td->tv_sec = end->tv_sec-start->tv_sec-1;
    td->tv_nsec = 1000000000+end->tv_nsec-start->tv_nsec;
  } else {
    td->tv_sec = end->tv_sec-start->tv_sec;
    td->tv_nsec = end->tv_nsec-start->tv_nsec;
  }
}

/* Helpers */
void wait_bits_cleared(uint32_t *vaddr, uint32_t wval, uint32_t mask)
{

  uint32_t read_result;
  struct timespec start = {0, 0}, end = {0,0}, td= {0,0};
  const unsigned NANOS_MAX = 10000000;
  unsigned iters= 0;

  if (0 != clock_gettime(CLOCK_REALTIME, &start)){
    LogError("%s - Failed to gettime; waiting for reset bits won't be accurate.\n", NAME_OF_UTILITY);
  }

  *vaddr = wval;

  while (true){
    read_result = *vaddr;
    if (0 != clock_gettime(CLOCK_REALTIME, &end)){
      iters += 10000; //a random number ...
      end.tv_nsec = end.tv_sec = 0;
    }
    else
      timediff(&start, &end, &td);
    if (!(read_result & mask)){
      LogVerbose("%s - waited %lu nanos / %u iters till mask = 0x%08lX to clear.\n", NAME_OF_UTILITY, td.tv_nsec, iters, mask);
      break;
    }
    if (NANOS_MAX < td.tv_nsec || NANOS_MAX < iters) {
      LogVerbose("%s - !TIMEOUT! %lu nanos / %u iters waiting for mask = 0x%08lX to clear.\n", NAME_OF_UTILITY, td.tv_nsec, iters, mask);
      break;
    }
  }
}
