-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF1_AWVALID : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF1_AWREADY : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF1_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_FM_DDR_BUFF1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_FM_DDR_BUFF1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF1_WVALID : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF1_WREADY : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF1_WLAST : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF1_ARVALID : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF1_ARREADY : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF1_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_FM_DDR_BUFF1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_FM_DDR_BUFF1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF1_RVALID : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF1_RREADY : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF1_RLAST : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF1_BVALID : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF1_BREADY : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF2_AWVALID : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF2_AWREADY : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF2_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_FM_DDR_BUFF2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_FM_DDR_BUFF2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF2_WVALID : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF2_WREADY : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF2_WLAST : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF2_ARVALID : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF2_ARREADY : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF2_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_FM_DDR_BUFF2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_FM_DDR_BUFF2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_FM_DDR_BUFF2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF2_RVALID : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF2_RREADY : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_FM_DDR_BUFF2_RLAST : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF2_BVALID : IN STD_LOGIC;
    m_axi_FM_DDR_BUFF2_BREADY : OUT STD_LOGIC;
    m_axi_FM_DDR_BUFF2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_FM_DDR_BUFF2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_FM_DDR_BUFF2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_WEIGHT_AWVALID : OUT STD_LOGIC;
    m_axi_WEIGHT_AWREADY : IN STD_LOGIC;
    m_axi_WEIGHT_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_WEIGHT_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_WEIGHT_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_WEIGHT_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_WEIGHT_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHT_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHT_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHT_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_WEIGHT_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHT_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHT_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_WEIGHT_WVALID : OUT STD_LOGIC;
    m_axi_WEIGHT_WREADY : IN STD_LOGIC;
    m_axi_WEIGHT_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_WEIGHT_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHT_WLAST : OUT STD_LOGIC;
    m_axi_WEIGHT_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_WEIGHT_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_WEIGHT_ARVALID : OUT STD_LOGIC;
    m_axi_WEIGHT_ARREADY : IN STD_LOGIC;
    m_axi_WEIGHT_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_WEIGHT_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_WEIGHT_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_WEIGHT_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_WEIGHT_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHT_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHT_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHT_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_WEIGHT_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHT_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_WEIGHT_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_WEIGHT_RVALID : IN STD_LOGIC;
    m_axi_WEIGHT_RREADY : OUT STD_LOGIC;
    m_axi_WEIGHT_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_WEIGHT_RLAST : IN STD_LOGIC;
    m_axi_WEIGHT_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_WEIGHT_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_WEIGHT_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHT_BVALID : IN STD_LOGIC;
    m_axi_WEIGHT_BREADY : OUT STD_LOGIC;
    m_axi_WEIGHT_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_WEIGHT_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_WEIGHT_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_BIAS_AWVALID : OUT STD_LOGIC;
    m_axi_BIAS_AWREADY : IN STD_LOGIC;
    m_axi_BIAS_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_BIAS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_BIAS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_BIAS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BIAS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BIAS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_BIAS_WVALID : OUT STD_LOGIC;
    m_axi_BIAS_WREADY : IN STD_LOGIC;
    m_axi_BIAS_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_BIAS_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_WLAST : OUT STD_LOGIC;
    m_axi_BIAS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_BIAS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_BIAS_ARVALID : OUT STD_LOGIC;
    m_axi_BIAS_ARREADY : IN STD_LOGIC;
    m_axi_BIAS_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_BIAS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_BIAS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_BIAS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BIAS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BIAS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BIAS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_BIAS_RVALID : IN STD_LOGIC;
    m_axi_BIAS_RREADY : OUT STD_LOGIC;
    m_axi_BIAS_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_BIAS_RLAST : IN STD_LOGIC;
    m_axi_BIAS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_BIAS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_BIAS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_BVALID : IN STD_LOGIC;
    m_axi_BIAS_BREADY : OUT STD_LOGIC;
    m_axi_BIAS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BIAS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_BIAS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_out1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_out1_0_ce0 : OUT STD_LOGIC;
    conv_out1_0_we0 : OUT STD_LOGIC;
    conv_out1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_out1_1_ce0 : OUT STD_LOGIC;
    conv_out1_1_we0 : OUT STD_LOGIC;
    conv_out1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_out1_2_ce0 : OUT STD_LOGIC;
    conv_out1_2_we0 : OUT STD_LOGIC;
    conv_out1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_out1_3_ce0 : OUT STD_LOGIC;
    conv_out1_3_we0 : OUT STD_LOGIC;
    conv_out1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_out1_4_ce0 : OUT STD_LOGIC;
    conv_out1_4_we0 : OUT STD_LOGIC;
    conv_out1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_out1_5_ce0 : OUT STD_LOGIC;
    conv_out1_5_we0 : OUT STD_LOGIC;
    conv_out1_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out1_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of conv1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_pp3_stage1 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_pp3_stage2 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage3 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage4 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage5 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage6 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage7 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage1 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage2 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage3 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage4 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage5 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage6 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage7 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage8 : STD_LOGIC_VECTOR (52 downto 0) := "00000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (52 downto 0) := "00000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp5_stage0 : STD_LOGIC_VECTOR (52 downto 0) := "00000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp5_stage1 : STD_LOGIC_VECTOR (52 downto 0) := "00000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (52 downto 0) := "00000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp6_stage0 : STD_LOGIC_VECTOR (52 downto 0) := "00000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (52 downto 0) := "00001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (52 downto 0) := "00010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (52 downto 0) := "00100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (52 downto 0) := "01000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (52 downto 0) := "10000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_498 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010010011000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_3E800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100000000000000000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv8_96 : STD_LOGIC_VECTOR (7 downto 0) := "10010110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_148 : STD_LOGIC_VECTOR (15 downto 0) := "0000000101001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv8_19 : STD_LOGIC_VECTOR (7 downto 0) := "00011001";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_A8 : STD_LOGIC_VECTOR (7 downto 0) := "10101000";
    constant ap_const_lv13_1260 : STD_LOGIC_VECTOR (12 downto 0) := "1001001100000";
    constant ap_const_lv16_5BE0 : STD_LOGIC_VECTOR (15 downto 0) := "0101101111100000";
    constant ap_const_lv17_1CB5F : STD_LOGIC_VECTOR (16 downto 0) := "11100101101011111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv13_125F : STD_LOGIC_VECTOR (12 downto 0) := "1001001011111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv11_497 : STD_LOGIC_VECTOR (10 downto 0) := "10010010111";
    constant ap_const_lv11_498 : STD_LOGIC_VECTOR (10 downto 0) := "10010011000";
    constant ap_const_lv11_C4 : STD_LOGIC_VECTOR (10 downto 0) := "00011000100";
    constant ap_const_lv22_A73 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000101001110011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal pic_in_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pic_in_ce0 : STD_LOGIC;
    signal pic_in_we0 : STD_LOGIC;
    signal pic_in_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W_CONV1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal W_CONV1_0_ce0 : STD_LOGIC;
    signal W_CONV1_0_we0 : STD_LOGIC;
    signal W_CONV1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W_CONV1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal W_CONV1_1_ce0 : STD_LOGIC;
    signal W_CONV1_1_we0 : STD_LOGIC;
    signal W_CONV1_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W_CONV1_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal W_CONV1_2_ce0 : STD_LOGIC;
    signal W_CONV1_2_we0 : STD_LOGIC;
    signal W_CONV1_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W_CONV1_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal W_CONV1_3_ce0 : STD_LOGIC;
    signal W_CONV1_3_we0 : STD_LOGIC;
    signal W_CONV1_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W_CONV1_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal W_CONV1_4_ce0 : STD_LOGIC;
    signal W_CONV1_4_we0 : STD_LOGIC;
    signal W_CONV1_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W_CONV1_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal W_CONV1_5_ce0 : STD_LOGIC;
    signal W_CONV1_5_we0 : STD_LOGIC;
    signal W_CONV1_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_0_ce0 : STD_LOGIC;
    signal conv1_buff_0_we0 : STD_LOGIC;
    signal conv1_buff_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_0_ce1 : STD_LOGIC;
    signal conv1_buff_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_1_ce0 : STD_LOGIC;
    signal conv1_buff_1_we0 : STD_LOGIC;
    signal conv1_buff_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_1_ce1 : STD_LOGIC;
    signal conv1_buff_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_2_ce0 : STD_LOGIC;
    signal conv1_buff_2_we0 : STD_LOGIC;
    signal conv1_buff_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_2_ce1 : STD_LOGIC;
    signal conv1_buff_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_3_ce0 : STD_LOGIC;
    signal conv1_buff_3_we0 : STD_LOGIC;
    signal conv1_buff_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_3_ce1 : STD_LOGIC;
    signal conv1_buff_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_4_ce0 : STD_LOGIC;
    signal conv1_buff_4_we0 : STD_LOGIC;
    signal conv1_buff_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_4_ce1 : STD_LOGIC;
    signal conv1_buff_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_5_ce0 : STD_LOGIC;
    signal conv1_buff_5_we0 : STD_LOGIC;
    signal conv1_buff_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_5_ce1 : STD_LOGIC;
    signal conv1_buff_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_CONV1_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal B_CONV1_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal B_CONV1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal B_CONV1_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal B_CONV1_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal B_CONV1_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal FM_DDR_BUFF1_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal FM_DDR_BUFF1_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal exitcond7_reg_2687 : STD_LOGIC_VECTOR (0 downto 0);
    signal FM_DDR_BUFF2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal FM_DDR_BUFF2_blk_n_W : STD_LOGIC;
    signal ap_enable_reg_pp6_iter2 : STD_LOGIC := '0';
    signal ap_block_pp6_stage0 : BOOLEAN;
    signal exitcond10_reg_3286 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_3286_pp6_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal FM_DDR_BUFF2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal WEIGHT_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal WEIGHT_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal exitcond8_reg_2701 : STD_LOGIC_VECTOR (0 downto 0);
    signal BIAS_blk_n_AR : STD_LOGIC;
    signal BIAS_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal indvar_reg_963 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar8_reg_975 : STD_LOGIC_VECTOR (10 downto 0);
    signal indvar8_reg_975_pp1_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state17_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state18_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state19_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal indvar2_reg_987 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_mul_reg_998 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_urem_reg_1009 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_flatten16_reg_1020 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten17_reg_1031 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten18_reg_1042 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond11_reg_1053 : STD_LOGIC_VECTOR (0 downto 0);
    signal kc_cast_reg_1064 : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out2_reg_1075 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_reg_1086 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_reg_1097 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_1108 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten9_reg_1119 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten10_reg_1130 : STD_LOGIC_VECTOR (15 downto 0);
    signal kr_reg_1141 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten11_reg_1152 : STD_LOGIC_VECTOR (16 downto 0);
    signal exitcond_flatten19_reg_1164 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond12_reg_1175 : STD_LOGIC_VECTOR (0 downto 0);
    signal chl_out4_reg_1186 : STD_LOGIC_VECTOR (2 downto 0);
    signal c7_reg_1197 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten12_reg_1208 : STD_LOGIC_VECTOR (7 downto 0);
    signal r7_reg_1219 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten13_reg_1230 : STD_LOGIC_VECTOR (12 downto 0);
    signal exitcond_flatten20_reg_1242 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond13_reg_1253 : STD_LOGIC_VECTOR (0 downto 0);
    signal chl_out5_reg_1264 : STD_LOGIC_VECTOR (2 downto 0);
    signal c8_reg_1275 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten14_reg_1286 : STD_LOGIC_VECTOR (6 downto 0);
    signal r8_reg_1297 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten15_reg_1308 : STD_LOGIC_VECTOR (10 downto 0);
    signal indvar4_reg_1320 : STD_LOGIC_VECTOR (10 downto 0);
    signal phi_mul3_reg_1331 : STD_LOGIC_VECTOR (21 downto 0);
    signal phi_urem3_reg_1342 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1361_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1405 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp3_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage6 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_state37_pp3_stage6_iter0 : BOOLEAN;
    signal ap_block_pp3_stage6_11001 : BOOLEAN;
    signal ap_CS_fsm_pp5_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage1 : signal is "none";
    signal ap_enable_reg_pp5_iter10 : STD_LOGIC := '0';
    signal ap_block_state57_pp5_stage1_iter0 : BOOLEAN;
    signal ap_block_state59_pp5_stage1_iter1 : BOOLEAN;
    signal ap_block_state61_pp5_stage1_iter2 : BOOLEAN;
    signal ap_block_state63_pp5_stage1_iter3 : BOOLEAN;
    signal ap_block_state65_pp5_stage1_iter4 : BOOLEAN;
    signal ap_block_state67_pp5_stage1_iter5 : BOOLEAN;
    signal ap_block_state69_pp5_stage1_iter6 : BOOLEAN;
    signal ap_block_state71_pp5_stage1_iter7 : BOOLEAN;
    signal ap_block_state73_pp5_stage1_iter8 : BOOLEAN;
    signal ap_block_state75_pp5_stage1_iter9 : BOOLEAN;
    signal ap_block_state77_pp5_stage1_iter10 : BOOLEAN;
    signal ap_block_pp5_stage1_11001 : BOOLEAN;
    signal grp_fu_1353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp3_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage3 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_state34_pp3_stage3_iter0 : BOOLEAN;
    signal ap_block_state42_pp3_stage3_iter1 : BOOLEAN;
    signal ap_block_pp3_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage7 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_state52_pp4_stage7_iter0 : BOOLEAN;
    signal ap_block_pp4_stage7_11001 : BOOLEAN;
    signal ap_enable_reg_pp5_iter3 : STD_LOGIC := '0';
    signal exitcond9_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond9_reg_2678 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_next_fu_1434_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_next_reg_2682 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond7_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond7_reg_2687_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_next4_fu_1482_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal indvar_next4_reg_2691 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal FM_DDR_BUFF1_read_reg_2696 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond8_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state27_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state28_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state29_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal exitcond8_reg_2701_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_next5_fu_1499_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal next_mul_fu_1505_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1511_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2715 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2715_pp2_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal div_t_reg_2722 : STD_LOGIC_VECTOR (2 downto 0);
    signal div_t_reg_2722_pp2_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal idx_urem_fu_1537_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal WEIGHT_read_reg_2731 : STD_LOGIC_VECTOR (31 downto 0);
    signal kc_mid_fu_1578_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal kc_mid_reg_2741 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_block_state31_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state39_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal kr_cast_mid2_v_fu_1586_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal kr_cast_mid2_v_reg_2747 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond_flatten13_m_fu_1612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten13_m_reg_2755 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_mid_fu_1624_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_mid_reg_2760 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond_flatten_mid_7_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_mid_7_reg_2766 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_mid3_fu_1668_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_mid3_reg_2771 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond4_mid5_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_mid5_reg_2777 : STD_LOGIC_VECTOR (0 downto 0);
    signal chl_out2_mid2_fu_1700_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out2_mid2_reg_2782 : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out2_mid2_reg_2782_pp3_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out_3_fu_1708_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out_3_reg_2788 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_next_fu_1720_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_next_reg_2793 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_next9_fu_1734_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten_next9_reg_2798 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten_next1_fu_1748_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvar_flatten_next1_reg_2803 : STD_LOGIC_VECTOR (15 downto 0);
    signal exitcond4_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_reg_2808 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_fu_1762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_2813 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten9_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten9_reg_2818 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten10_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten10_reg_2823 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten11_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten11_reg_2828 : STD_LOGIC_VECTOR (0 downto 0);
    signal kc_cast_mid2_fu_1794_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal kc_cast_mid2_reg_2832 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp3_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage1 : signal is "none";
    signal ap_block_state32_pp3_stage1_iter0 : BOOLEAN;
    signal ap_block_state40_pp3_stage1_iter1 : BOOLEAN;
    signal ap_block_pp3_stage1_11001 : BOOLEAN;
    signal r_mid2_fu_1809_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_mid2_reg_2837 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_mid2_fu_1820_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_mid2_reg_2844 : STD_LOGIC_VECTOR (4 downto 0);
    signal pic_in_load_reg_2885 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp3_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage2 : signal is "none";
    signal ap_block_state33_pp3_stage2_iter0 : BOOLEAN;
    signal ap_block_state41_pp3_stage2_iter1 : BOOLEAN;
    signal ap_block_pp3_stage2_11001 : BOOLEAN;
    signal tmp_67_fu_1897_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_reg_2890 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_buff_0_addr_1_reg_2895 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp3_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage5 : signal is "none";
    signal ap_block_state36_pp3_stage5_iter0 : BOOLEAN;
    signal ap_block_pp3_stage5_11001 : BOOLEAN;
    signal conv1_buff_1_addr_1_reg_2900 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_2_addr_1_reg_2905 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_3_addr_1_reg_2910 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_4_addr_1_reg_2915 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_5_addr_1_reg_2920 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_68_fu_1961_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_2925 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_next1_1_fu_1978_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal indvar_flatten_next1_1_reg_2930 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp3_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage7 : signal is "none";
    signal ap_block_state38_pp3_stage7_iter0 : BOOLEAN;
    signal ap_block_pp3_stage7_11001 : BOOLEAN;
    signal c2_mid_fu_1990_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal c2_mid_reg_2935 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state45_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state54_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal exitcond1_mid_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond1_mid_reg_2940 : STD_LOGIC_VECTOR (0 downto 0);
    signal r1_mid2_fu_2010_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal r1_mid2_reg_2945 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_4_fu_2018_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_4_reg_2952 : STD_LOGIC_VECTOR (4 downto 0);
    signal chl_out3_mid2_fu_2030_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out3_mid2_reg_2957 : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out_fu_2038_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out_reg_2967 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_next1_2_fu_2050_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_next1_2_reg_2972 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond1_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond1_reg_2977 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten12_fu_2064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten12_reg_2982 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten13_fu_2070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten13_reg_2987 : STD_LOGIC_VECTOR (0 downto 0);
    signal c2_mid2_fu_2076_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal c2_mid2_reg_2991 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp4_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage1 : signal is "none";
    signal ap_block_state46_pp4_stage1_iter0 : BOOLEAN;
    signal ap_block_pp4_stage1_11001 : BOOLEAN;
    signal conv1_buff_0_addr_reg_2996 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_1_addr_reg_3001 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_2_addr_reg_3006 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_3_addr_reg_3011 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_4_addr_reg_3016 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_buff_5_addr_reg_3021 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_70_fu_2129_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_reg_3026 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp4_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage2 : signal is "none";
    signal ap_block_state47_pp4_stage2_iter0 : BOOLEAN;
    signal ap_block_pp4_stage2_11001 : BOOLEAN;
    signal UnifiedRetVal_i_fu_2227_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal UnifiedRetVal_i_reg_3031 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_2277_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_reg_3036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp4_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage8 : signal is "none";
    signal ap_block_state53_pp4_stage8_iter0 : BOOLEAN;
    signal ap_block_pp4_stage8_11001 : BOOLEAN;
    signal indvar_flatten_next1_3_fu_2285_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten_next1_3_reg_3046 : STD_LOGIC_VECTOR (12 downto 0);
    signal c5_mid_fu_2297_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal c5_mid_reg_3051 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp5_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage0 : signal is "none";
    signal ap_block_state56_pp5_stage0_iter0 : BOOLEAN;
    signal ap_block_state58_pp5_stage0_iter1 : BOOLEAN;
    signal ap_block_state60_pp5_stage0_iter2 : BOOLEAN;
    signal ap_block_state62_pp5_stage0_iter3 : BOOLEAN;
    signal ap_block_state64_pp5_stage0_iter4 : BOOLEAN;
    signal ap_block_state66_pp5_stage0_iter5 : BOOLEAN;
    signal ap_block_state68_pp5_stage0_iter6 : BOOLEAN;
    signal ap_block_state70_pp5_stage0_iter7 : BOOLEAN;
    signal ap_block_state72_pp5_stage0_iter8 : BOOLEAN;
    signal ap_block_state74_pp5_stage0_iter9 : BOOLEAN;
    signal ap_block_state76_pp5_stage0_iter10 : BOOLEAN;
    signal ap_block_state78_pp5_stage0_iter11 : BOOLEAN;
    signal ap_block_pp5_stage0_11001 : BOOLEAN;
    signal exitcond_mid_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid_reg_3057 : STD_LOGIC_VECTOR (0 downto 0);
    signal r4_mid2_fu_2317_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal r4_mid2_reg_3062 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp5_iter0 : STD_LOGIC := '0';
    signal r4_mid2_reg_3062_pp5_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal r4_mid2_reg_3062_pp5_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal chl_out6_mid2_fu_2331_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070 : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070_pp5_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070_pp5_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070_pp5_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070_pp5_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070_pp5_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070_pp5_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070_pp5_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070_pp5_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070_pp5_iter9_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out6_mid2_reg_3070_pp5_iter10_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_84_reg_3076 : STD_LOGIC_VECTOR (3 downto 0);
    signal chl_out_2_fu_2349_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal chl_out_2_reg_3082 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_next1_4_fu_2361_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_next1_4_reg_3087 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond_fu_2369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_3092 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten14_fu_2375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten14_reg_3097 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten15_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten15_reg_3102 : STD_LOGIC_VECTOR (0 downto 0);
    signal c5_mid2_fu_2392_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal c5_mid2_reg_3106 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_44_cast_fu_2398_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_44_cast_reg_3111 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_44_cast_reg_3111_pp5_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_44_cast_reg_3111_pp5_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_47_cast_fu_2452_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_47_cast_reg_3146 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_47_cast_reg_3146_pp5_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_47_cast_reg_3146_pp5_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_125_fu_2514_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181_pp5_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181_pp5_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181_pp5_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181_pp5_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181_pp5_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181_pp5_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181_pp5_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181_pp5_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181_pp5_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_125_reg_3181_pp5_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_next1_5_fu_2520_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal indvar_flatten_next1_5_reg_3186 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1371_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_79_reg_3191 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp5_iter1 : STD_LOGIC := '0';
    signal grp_fu_1388_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_reg_3196 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_fu_2576_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_120_reg_3206 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_120_reg_3206_pp5_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_81_reg_3236 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_reg_3271 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp5_iter5 : STD_LOGIC := '0';
    signal tmp_51_reg_3276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp5_iter6 : STD_LOGIC := '0';
    signal grp_fu_1357_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_reg_3281 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond10_fu_2599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp6_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp6_stage0 : signal is "none";
    signal ap_block_state80_pp6_stage0_iter0 : BOOLEAN;
    signal ap_block_state81_pp6_stage0_iter1 : BOOLEAN;
    signal ap_block_state82_pp6_stage0_iter2 : BOOLEAN;
    signal ap_sig_ioackin_m_axi_FM_DDR_BUFF2_WREADY : STD_LOGIC;
    signal ap_block_state82_io : BOOLEAN;
    signal ap_block_pp6_stage0_11001 : BOOLEAN;
    signal indvar_next6_fu_2605_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp6_iter0 : STD_LOGIC := '0';
    signal idx_urem3_fu_2623_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal next_mul3_fu_2631_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal div54_t_reg_3335 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_76_fu_2661_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_reg_3340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state8 : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state17 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state27 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_block_pp3_stage7_subdone : BOOLEAN;
    signal ap_block_state35_pp3_stage4_iter0 : BOOLEAN;
    signal ap_block_state43_pp3_stage4_iter1 : BOOLEAN;
    signal ap_block_pp3_stage4_subdone : BOOLEAN;
    signal ap_CS_fsm_pp3_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage4 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_block_pp4_stage8_subdone : BOOLEAN;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_block_pp5_stage1_subdone : BOOLEAN;
    signal ap_block_pp5_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp5_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter11 : STD_LOGIC := '0';
    signal ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY : STD_LOGIC;
    signal ap_block_pp6_stage0_subdone : BOOLEAN;
    signal ap_condition_pp6_exit_iter0_state80 : STD_LOGIC;
    signal ap_enable_reg_pp6_iter1 : STD_LOGIC := '0';
    signal ap_phi_mux_indvar_phi_fu_967_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_indvar8_phi_fu_979_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_phi_mux_exitcond_flatten17_phi_fu_1035_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_exitcond_flatten18_phi_fu_1046_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_exitcond11_phi_fu_1057_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_kc_cast_phi_fu_1068_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_chl_out2_phi_fu_1079_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_c_phi_fu_1090_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_1101_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_r_phi_fu_1112_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten9_phi_fu_1123_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_indvar_flatten10_phi_fu_1134_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_kr_phi_fu_1145_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_indvar_flatten11_phi_fu_1156_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_exitcond_flatten19_phi_fu_1168_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal ap_phi_mux_exitcond12_phi_fu_1179_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_chl_out4_phi_fu_1190_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_c7_phi_fu_1201_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten12_phi_fu_1212_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_r7_phi_fu_1223_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten13_phi_fu_1234_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_exitcond_flatten20_phi_fu_1246_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp5_stage0 : BOOLEAN;
    signal ap_phi_mux_exitcond13_phi_fu_1257_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_chl_out5_phi_fu_1268_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_c8_phi_fu_1279_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten14_phi_fu_1290_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_r8_phi_fu_1301_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten15_phi_fu_1312_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal indvar1_fu_1488_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_88_fu_1562_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_94_fu_1846_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage1 : BOOLEAN;
    signal tmp_106_cast_fu_1887_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_110_cast_fu_1951_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage5 : BOOLEAN;
    signal tmp_115_cast_fu_2119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp4_stage1 : BOOLEAN;
    signal tmp_122_cast_fu_2436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp5_stage1 : BOOLEAN;
    signal tmp_123_cast_fu_2462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_127_cast_fu_2566_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_128_cast_fu_2581_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_132_cast_fu_2590_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_128_fu_2641_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_m_axi_BIAS_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_m_axi_BIAS_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_m_axi_FM_DDR_BUFF1_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_m_axi_WEIGHT_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_m_axi_WEIGHT_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY : STD_LOGIC := '0';
    signal ap_block_pp6_stage0_01001 : BOOLEAN;
    signal ap_block_pp4_stage2 : BOOLEAN;
    signal ap_block_pp3_stage4_11001 : BOOLEAN;
    signal ap_block_pp3_stage4 : BOOLEAN;
    signal grp_fu_1353_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1353_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp3_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage3 : signal is "none";
    signal ap_block_pp4_stage3 : BOOLEAN;
    signal grp_fu_1361_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1361_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp3_stage3 : BOOLEAN;
    signal ap_block_pp4_stage8 : BOOLEAN;
    signal grp_fu_1371_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1388_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal next_urem_fu_1525_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_1550_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_64_fu_1555_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal kr_2_fu_1572_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_exitcond_flatten_fu_1594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten13_n_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_mid_fu_1600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_4_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_mid_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_1662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_mid4_fu_1644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_1_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_1688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_op_fu_1714_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten11_op_fu_1728_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten31_op_fu_1742_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal kc_fu_1789_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_6_fu_1804_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_6_fu_1815_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal kc_cast_mid2_cast_fu_1800_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal kr_cast_mid2_fu_1786_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_58_fu_1832_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_56_fu_1826_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_93_fu_1838_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_95_fu_1858_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_61_cast_fu_1855_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl14_cast_fu_1865_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_96_fu_1869_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_97_fu_1875_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_cast_fu_1851_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_98_fu_1881_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp3_stage2 : BOOLEAN;
    signal tmp_99_fu_1917_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_100_fu_1928_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_cast_fu_1924_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl15_cast_fu_1935_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_101_fu_1939_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_63_cast_fu_1914_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_102_fu_1945_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp3_stage6 : BOOLEAN;
    signal not_exitcond_flatten_2_fu_1998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_4_fu_1984_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_104_fu_2024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten68_op_fu_2044_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_105_fu_2085_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_106_fu_2096_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl16_cast_fu_2092_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl17_cast_fu_2103_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_39_cast_fu_2081_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_107_fu_2107_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_108_fu_2113_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sel_tmp_i_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i_fu_2183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i_fu_2175_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp4_i_fu_2196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_i_fu_2188_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp6_i_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_i_fu_2201_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp8_i_fu_2222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_i_fu_2214_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_to_int_fu_2235_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_fu_2239_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_109_fu_2249_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_2253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_2265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_2271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_3_fu_2305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_5_fu_2291_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_110_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten87_op_fu_2355_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal c_5_fu_2387_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_111_fu_2402_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_112_fu_2413_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl18_cast_fu_2409_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl19_cast_fu_2420_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_113_fu_2424_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_114_fu_2430_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_46_fu_2446_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_115_fu_2456_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_121_fu_2472_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_122_fu_2486_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_fu_2497_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl22_cast_fu_2493_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl23_cast_fu_2504_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_124_fu_2508_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_cast_fu_2482_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_49_fu_2526_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_116_fu_2531_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_117_fu_2543_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl20_cast_fu_2539_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl21_cast_fu_2551_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_118_fu_2555_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_119_fu_2561_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal next_urem3_fu_2611_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_126_fu_2617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_fu_2637_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp4_stage8_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (52 downto 0);
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_block_pp3_stage1_subdone : BOOLEAN;
    signal ap_block_pp3_stage2_subdone : BOOLEAN;
    signal ap_block_pp3_stage3_subdone : BOOLEAN;
    signal ap_block_pp3_stage5_subdone : BOOLEAN;
    signal ap_block_pp3_stage6_subdone : BOOLEAN;
    signal ap_block_pp4_stage1_subdone : BOOLEAN;
    signal ap_block_pp4_stage2_subdone : BOOLEAN;
    signal ap_block_state48_pp4_stage3_iter0 : BOOLEAN;
    signal ap_block_pp4_stage3_subdone : BOOLEAN;
    signal ap_block_state49_pp4_stage4_iter0 : BOOLEAN;
    signal ap_block_pp4_stage4_subdone : BOOLEAN;
    signal ap_block_state50_pp4_stage5_iter0 : BOOLEAN;
    signal ap_block_pp4_stage5_subdone : BOOLEAN;
    signal ap_block_state51_pp4_stage6_iter0 : BOOLEAN;
    signal ap_block_pp4_stage6_subdone : BOOLEAN;
    signal ap_block_pp4_stage7_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_idle_pp5 : STD_LOGIC;
    signal ap_enable_pp5 : STD_LOGIC;
    signal ap_idle_pp6 : STD_LOGIC;
    signal ap_enable_pp6 : STD_LOGIC;

    component conv_top_fadd_32nbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_top_fmul_32ncud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_top_fcmp_32ndEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component conv_top_mux_63_3eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv1_pic_in IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv1_W_CONV1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv1_conv1_buff_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    pic_in_U : component conv1_pic_in
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pic_in_address0,
        ce0 => pic_in_ce0,
        we0 => pic_in_we0,
        d0 => FM_DDR_BUFF1_read_reg_2696,
        q0 => pic_in_q0);

    W_CONV1_0_U : component conv1_W_CONV1_0
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => W_CONV1_0_address0,
        ce0 => W_CONV1_0_ce0,
        we0 => W_CONV1_0_we0,
        d0 => WEIGHT_read_reg_2731,
        q0 => W_CONV1_0_q0);

    W_CONV1_1_U : component conv1_W_CONV1_0
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => W_CONV1_1_address0,
        ce0 => W_CONV1_1_ce0,
        we0 => W_CONV1_1_we0,
        d0 => WEIGHT_read_reg_2731,
        q0 => W_CONV1_1_q0);

    W_CONV1_2_U : component conv1_W_CONV1_0
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => W_CONV1_2_address0,
        ce0 => W_CONV1_2_ce0,
        we0 => W_CONV1_2_we0,
        d0 => WEIGHT_read_reg_2731,
        q0 => W_CONV1_2_q0);

    W_CONV1_3_U : component conv1_W_CONV1_0
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => W_CONV1_3_address0,
        ce0 => W_CONV1_3_ce0,
        we0 => W_CONV1_3_we0,
        d0 => WEIGHT_read_reg_2731,
        q0 => W_CONV1_3_q0);

    W_CONV1_4_U : component conv1_W_CONV1_0
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => W_CONV1_4_address0,
        ce0 => W_CONV1_4_ce0,
        we0 => W_CONV1_4_we0,
        d0 => WEIGHT_read_reg_2731,
        q0 => W_CONV1_4_q0);

    W_CONV1_5_U : component conv1_W_CONV1_0
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => W_CONV1_5_address0,
        ce0 => W_CONV1_5_ce0,
        we0 => W_CONV1_5_we0,
        d0 => WEIGHT_read_reg_2731,
        q0 => W_CONV1_5_q0);

    conv1_buff_0_U : component conv1_conv1_buff_0
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_buff_0_address0,
        ce0 => conv1_buff_0_ce0,
        we0 => conv1_buff_0_we0,
        d0 => conv1_buff_0_d0,
        q0 => conv1_buff_0_q0,
        address1 => conv1_buff_0_address1,
        ce1 => conv1_buff_0_ce1,
        q1 => conv1_buff_0_q1);

    conv1_buff_1_U : component conv1_conv1_buff_0
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_buff_1_address0,
        ce0 => conv1_buff_1_ce0,
        we0 => conv1_buff_1_we0,
        d0 => conv1_buff_1_d0,
        q0 => conv1_buff_1_q0,
        address1 => conv1_buff_1_address1,
        ce1 => conv1_buff_1_ce1,
        q1 => conv1_buff_1_q1);

    conv1_buff_2_U : component conv1_conv1_buff_0
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_buff_2_address0,
        ce0 => conv1_buff_2_ce0,
        we0 => conv1_buff_2_we0,
        d0 => conv1_buff_2_d0,
        q0 => conv1_buff_2_q0,
        address1 => conv1_buff_2_address1,
        ce1 => conv1_buff_2_ce1,
        q1 => conv1_buff_2_q1);

    conv1_buff_3_U : component conv1_conv1_buff_0
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_buff_3_address0,
        ce0 => conv1_buff_3_ce0,
        we0 => conv1_buff_3_we0,
        d0 => conv1_buff_3_d0,
        q0 => conv1_buff_3_q0,
        address1 => conv1_buff_3_address1,
        ce1 => conv1_buff_3_ce1,
        q1 => conv1_buff_3_q1);

    conv1_buff_4_U : component conv1_conv1_buff_0
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_buff_4_address0,
        ce0 => conv1_buff_4_ce0,
        we0 => conv1_buff_4_we0,
        d0 => conv1_buff_4_d0,
        q0 => conv1_buff_4_q0,
        address1 => conv1_buff_4_address1,
        ce1 => conv1_buff_4_ce1,
        q1 => conv1_buff_4_q1);

    conv1_buff_5_U : component conv1_conv1_buff_0
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_buff_5_address0,
        ce0 => conv1_buff_5_ce0,
        we0 => conv1_buff_5_we0,
        d0 => conv1_buff_5_d0,
        q0 => conv1_buff_5_q0,
        address1 => conv1_buff_5_address1,
        ce1 => conv1_buff_5_ce1,
        q1 => conv1_buff_5_q1);

    conv_top_fadd_32nbkb_U1 : component conv_top_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1353_p0,
        din1 => grp_fu_1353_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1353_p2);

    conv_top_fadd_32nbkb_U2 : component conv_top_fadd_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_51_reg_3276,
        din1 => tmp_82_reg_3271,
        ce => ap_const_logic_1,
        dout => grp_fu_1357_p2);

    conv_top_fmul_32ncud_U3 : component conv_top_fmul_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1361_p0,
        din1 => grp_fu_1361_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1361_p2);

    conv_top_fcmp_32ndEe_U4 : component conv_top_fcmp_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => reg_1416,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_2,
        dout => tmp_75_fu_1366_p2);

    conv_top_mux_63_3eOg_U5 : component conv_top_mux_63_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => conv1_buff_0_q1,
        din1 => conv1_buff_1_q1,
        din2 => conv1_buff_2_q1,
        din3 => conv1_buff_3_q1,
        din4 => conv1_buff_4_q1,
        din5 => conv1_buff_5_q1,
        din6 => grp_fu_1371_p7,
        dout => grp_fu_1371_p8);

    conv_top_mux_63_3eOg_U6 : component conv_top_mux_63_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => conv1_buff_0_q0,
        din1 => conv1_buff_1_q0,
        din2 => conv1_buff_2_q0,
        din3 => conv1_buff_3_q0,
        din4 => conv1_buff_4_q0,
        din5 => conv1_buff_5_q0,
        din6 => grp_fu_1388_p7,
        dout => grp_fu_1388_p8);

    conv_top_mux_63_3eOg_U7 : component conv_top_mux_63_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => W_CONV1_0_q0,
        din1 => W_CONV1_1_q0,
        din2 => W_CONV1_2_q0,
        din3 => W_CONV1_3_q0,
        din4 => W_CONV1_4_q0,
        din5 => W_CONV1_5_q0,
        din6 => chl_out2_mid2_reg_2782,
        dout => tmp_67_fu_1897_p8);

    conv_top_mux_63_3eOg_U8 : component conv_top_mux_63_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => conv1_buff_0_q0,
        din1 => conv1_buff_1_q0,
        din2 => conv1_buff_2_q0,
        din3 => conv1_buff_3_q0,
        din4 => conv1_buff_4_q0,
        din5 => conv1_buff_5_q0,
        din6 => chl_out2_mid2_reg_2782,
        dout => tmp_68_fu_1961_p8);

    conv_top_mux_63_3eOg_U9 : component conv_top_mux_63_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => conv1_buff_0_q0,
        din1 => conv1_buff_1_q0,
        din2 => conv1_buff_2_q0,
        din3 => conv1_buff_3_q0,
        din4 => conv1_buff_4_q0,
        din5 => conv1_buff_5_q0,
        din6 => chl_out3_mid2_reg_2957,
        dout => tmp_70_fu_2129_p8);

    conv_top_mux_63_3eOg_U10 : component conv_top_mux_63_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => conv_out1_0_q0,
        din1 => conv_out1_1_q0,
        din2 => conv_out1_2_q0,
        din3 => conv_out1_3_q0,
        din4 => conv_out1_4_q0,
        din5 => conv_out1_5_q0,
        din6 => div54_t_reg_3335,
        dout => tmp_76_fu_2661_p8);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state8);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state17) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state17)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state17);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state27) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state27)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state27);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((exitcond_flatten11_reg_2828 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_const_boolean_0 = ap_block_pp3_stage7_subdone))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_const_boolean_0 = ap_block_pp3_stage7_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_subdone)))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((exitcond_flatten13_reg_2987 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_subdone))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone)))) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone) and (exitcond_flatten15_reg_3102 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone))) then 
                    ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone))) then 
                    ap_enable_reg_pp5_iter10 <= ap_enable_reg_pp5_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter11 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone)))) then 
                    ap_enable_reg_pp5_iter11 <= ap_enable_reg_pp5_iter10;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                    ap_enable_reg_pp5_iter11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone))) then 
                    ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone))) then 
                    ap_enable_reg_pp5_iter3 <= ap_enable_reg_pp5_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone))) then 
                    ap_enable_reg_pp5_iter4 <= ap_enable_reg_pp5_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone))) then 
                    ap_enable_reg_pp5_iter5 <= ap_enable_reg_pp5_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone))) then 
                    ap_enable_reg_pp5_iter6 <= ap_enable_reg_pp5_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone))) then 
                    ap_enable_reg_pp5_iter7 <= ap_enable_reg_pp5_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone))) then 
                    ap_enable_reg_pp5_iter8 <= ap_enable_reg_pp5_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1_subdone))) then 
                    ap_enable_reg_pp5_iter9 <= ap_enable_reg_pp5_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp6_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp6_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp6_exit_iter0_state80) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone))) then 
                    ap_enable_reg_pp6_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state79) and (ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY = ap_const_logic_1))) then 
                    ap_enable_reg_pp6_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp6_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp6_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp6_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp6_exit_iter0_state80)) then 
                        ap_enable_reg_pp6_iter1 <= (ap_const_logic_1 xor ap_condition_pp6_exit_iter0_state80);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp6_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp6_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp6_stage0_subdone)) then 
                    ap_enable_reg_pp6_iter2 <= ap_enable_reg_pp6_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state79) and (ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY = ap_const_logic_1))) then 
                    ap_enable_reg_pp6_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_BIAS_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_BIAS_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    if (not(((ap_start = ap_const_logic_0) or (ap_sig_ioackin_m_axi_BIAS_ARREADY = ap_const_logic_0)))) then 
                        ap_reg_ioackin_m_axi_BIAS_ARREADY <= ap_const_logic_0;
                    elsif (((ap_start = ap_const_logic_1) and (m_axi_BIAS_ARREADY = ap_const_logic_1))) then 
                        ap_reg_ioackin_m_axi_BIAS_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                    if ((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY <= ap_const_logic_0;
                    elsif ((m_axi_FM_DDR_BUFF1_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state79)) then
                    if ((ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY <= ap_const_logic_0;
                    elsif ((m_axi_FM_DDR_BUFF2_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp6_iter2 = ap_const_logic_1) and (exitcond10_reg_3286_pp6_iter1_reg = ap_const_lv1_0))) then
                    if ((ap_const_boolean_0 = ap_block_pp6_stage0_11001)) then 
                        ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY <= ap_const_logic_0;
                    elsif (((m_axi_FM_DDR_BUFF2_WREADY = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_01001))) then 
                        ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_WEIGHT_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_WEIGHT_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                    if ((ap_sig_ioackin_m_axi_WEIGHT_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_WEIGHT_ARREADY <= ap_const_logic_0;
                    elsif ((m_axi_WEIGHT_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_WEIGHT_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    c7_reg_1197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                c7_reg_1197 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
                c7_reg_1197 <= c2_mid2_reg_2991;
            end if; 
        end if;
    end process;

    c8_reg_1275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                c8_reg_1275 <= ap_const_lv5_0;
            elsif (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
                c8_reg_1275 <= c5_mid2_reg_3106;
            end if; 
        end if;
    end process;

    c_reg_1086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                c_reg_1086 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                c_reg_1086 <= c_mid2_reg_2844;
            end if; 
        end if;
    end process;

    chl_out2_reg_1075_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                chl_out2_reg_1075 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                chl_out2_reg_1075 <= chl_out_3_reg_2788;
            end if; 
        end if;
    end process;

    chl_out4_reg_1186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                chl_out4_reg_1186 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
                chl_out4_reg_1186 <= chl_out_reg_2967;
            end if; 
        end if;
    end process;

    chl_out5_reg_1264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                chl_out5_reg_1264 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
                chl_out5_reg_1264 <= chl_out_2_reg_3082;
            end if; 
        end if;
    end process;

    exitcond11_reg_1053_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                exitcond11_reg_1053 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                exitcond11_reg_1053 <= exitcond4_reg_2808;
            end if; 
        end if;
    end process;

    exitcond12_reg_1175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                exitcond12_reg_1175 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
                exitcond12_reg_1175 <= exitcond1_reg_2977;
            end if; 
        end if;
    end process;

    exitcond13_reg_1253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                exitcond13_reg_1253 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
                exitcond13_reg_1253 <= exitcond_reg_3092;
            end if; 
        end if;
    end process;

    exitcond_flatten16_reg_1020_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                exitcond_flatten16_reg_1020 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                exitcond_flatten16_reg_1020 <= exitcond_flatten10_reg_2823;
            end if; 
        end if;
    end process;

    exitcond_flatten17_reg_1031_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                exitcond_flatten17_reg_1031 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                exitcond_flatten17_reg_1031 <= exitcond_flatten9_reg_2818;
            end if; 
        end if;
    end process;

    exitcond_flatten18_reg_1042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                exitcond_flatten18_reg_1042 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                exitcond_flatten18_reg_1042 <= exitcond_flatten_reg_2813;
            end if; 
        end if;
    end process;

    exitcond_flatten19_reg_1164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                exitcond_flatten19_reg_1164 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
                exitcond_flatten19_reg_1164 <= exitcond_flatten12_reg_2982;
            end if; 
        end if;
    end process;

    exitcond_flatten20_reg_1242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                exitcond_flatten20_reg_1242 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
                exitcond_flatten20_reg_1242 <= exitcond_flatten14_reg_3097;
            end if; 
        end if;
    end process;

    indvar2_reg_987_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                indvar2_reg_987 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond8_fu_1493_p2 = ap_const_lv1_0))) then 
                indvar2_reg_987 <= indvar_next5_fu_1499_p2;
            end if; 
        end if;
    end process;

    indvar4_reg_1320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state79) and (ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY = ap_const_logic_1))) then 
                indvar4_reg_1320 <= ap_const_lv11_0;
            elsif (((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (exitcond10_fu_2599_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then 
                indvar4_reg_1320 <= indvar_next6_fu_2605_p2;
            end if; 
        end if;
    end process;

    indvar8_reg_975_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                indvar8_reg_975 <= ap_const_lv11_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond7_reg_2687 = ap_const_lv1_0))) then 
                indvar8_reg_975 <= indvar_next4_reg_2691;
            end if; 
        end if;
    end process;

    indvar_flatten10_reg_1130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                indvar_flatten10_reg_1130 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                indvar_flatten10_reg_1130 <= indvar_flatten_next1_reg_2803;
            end if; 
        end if;
    end process;

    indvar_flatten11_reg_1152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                indvar_flatten11_reg_1152 <= ap_const_lv17_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                indvar_flatten11_reg_1152 <= indvar_flatten_next1_1_reg_2930;
            end if; 
        end if;
    end process;

    indvar_flatten12_reg_1208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                indvar_flatten12_reg_1208 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
                indvar_flatten12_reg_1208 <= indvar_flatten_next1_2_reg_2972;
            end if; 
        end if;
    end process;

    indvar_flatten13_reg_1230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                indvar_flatten13_reg_1230 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
                indvar_flatten13_reg_1230 <= indvar_flatten_next1_3_reg_3046;
            end if; 
        end if;
    end process;

    indvar_flatten14_reg_1286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                indvar_flatten14_reg_1286 <= ap_const_lv7_0;
            elsif (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
                indvar_flatten14_reg_1286 <= indvar_flatten_next1_4_reg_3087;
            end if; 
        end if;
    end process;

    indvar_flatten15_reg_1308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                indvar_flatten15_reg_1308 <= ap_const_lv11_0;
            elsif (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
                indvar_flatten15_reg_1308 <= indvar_flatten_next1_5_reg_3186;
            end if; 
        end if;
    end process;

    indvar_flatten9_reg_1119_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                indvar_flatten9_reg_1119 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                indvar_flatten9_reg_1119 <= indvar_flatten_next9_reg_2798;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_1097_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                indvar_flatten_reg_1097 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                indvar_flatten_reg_1097 <= indvar_flatten_next_reg_2793;
            end if; 
        end if;
    end process;

    indvar_reg_963_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond9_reg_2678 = ap_const_lv1_0))) then 
                indvar_reg_963 <= indvar_next_reg_2682;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                indvar_reg_963 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    kc_cast_reg_1064_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                kc_cast_reg_1064 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                kc_cast_reg_1064 <= kc_cast_mid2_reg_2832;
            end if; 
        end if;
    end process;

    kr_reg_1141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                kr_reg_1141 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                kr_reg_1141 <= kr_cast_mid2_v_reg_2747;
            end if; 
        end if;
    end process;

    phi_mul3_reg_1331_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state79) and (ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY = ap_const_logic_1))) then 
                phi_mul3_reg_1331 <= ap_const_lv22_0;
            elsif (((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (exitcond10_fu_2599_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then 
                phi_mul3_reg_1331 <= next_mul3_fu_2631_p2;
            end if; 
        end if;
    end process;

    phi_mul_reg_998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                phi_mul_reg_998 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond8_fu_1493_p2 = ap_const_lv1_0))) then 
                phi_mul_reg_998 <= next_mul_fu_1505_p2;
            end if; 
        end if;
    end process;

    phi_urem3_reg_1342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state79) and (ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY = ap_const_logic_1))) then 
                phi_urem3_reg_1342 <= ap_const_lv11_0;
            elsif (((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (exitcond10_fu_2599_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then 
                phi_urem3_reg_1342 <= idx_urem3_fu_2623_p3;
            end if; 
        end if;
    end process;

    phi_urem_reg_1009_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                phi_urem_reg_1009 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond8_fu_1493_p2 = ap_const_lv1_0))) then 
                phi_urem_reg_1009 <= idx_urem_fu_1537_p3;
            end if; 
        end if;
    end process;

    r7_reg_1219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                r7_reg_1219 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
                r7_reg_1219 <= r1_mid2_reg_2945;
            end if; 
        end if;
    end process;

    r8_reg_1297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                r8_reg_1297 <= ap_const_lv5_0;
            elsif (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
                r8_reg_1297 <= r4_mid2_reg_3062;
            end if; 
        end if;
    end process;

    r_reg_1108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                r_reg_1108 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
                r_reg_1108 <= r_mid2_reg_2837;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (indvar_reg_963 = ap_const_lv3_0))) then
                B_CONV1_0 <= m_axi_BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (indvar_reg_963 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                B_CONV1_1 <= m_axi_BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (indvar_reg_963 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                B_CONV1_2 <= m_axi_BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (indvar_reg_963 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                B_CONV1_3 <= m_axi_BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (indvar_reg_963 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                B_CONV1_4 <= m_axi_BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((indvar_reg_963 = ap_const_lv3_5) or ((indvar_reg_963 = ap_const_lv3_6) or (indvar_reg_963 = ap_const_lv3_7))))) then
                B_CONV1_5 <= m_axi_BIAS_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond7_reg_2687 = ap_const_lv1_0))) then
                FM_DDR_BUFF1_read_reg_2696 <= m_axi_FM_DDR_BUFF1_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then
                UnifiedRetVal_i_reg_3031 <= UnifiedRetVal_i_fu_2227_p3;
                tmp_70_reg_3026 <= tmp_70_fu_2129_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond8_reg_2701 = ap_const_lv1_0))) then
                WEIGHT_read_reg_2731 <= m_axi_WEIGHT_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then
                c2_mid2_reg_2991 <= c2_mid2_fu_2076_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                c2_mid_reg_2935 <= c2_mid_fu_1990_p3;
                c_4_reg_2952 <= c_4_fu_2018_p2;
                chl_out3_mid2_reg_2957 <= chl_out3_mid2_fu_2030_p3;
                exitcond1_mid_reg_2940 <= exitcond1_mid_fu_2004_p2;
                exitcond_flatten13_reg_2987 <= exitcond_flatten13_fu_2070_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) then
                c5_mid2_reg_3106 <= c5_mid2_fu_2392_p3;
                indvar_flatten_next1_5_reg_3186 <= indvar_flatten_next1_5_fu_2520_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then
                c5_mid_reg_3051 <= c5_mid_fu_2297_p3;
                chl_out6_mid2_reg_3070 <= chl_out6_mid2_fu_2331_p3;
                chl_out6_mid2_reg_3070_pp5_iter10_reg <= chl_out6_mid2_reg_3070_pp5_iter9_reg;
                chl_out6_mid2_reg_3070_pp5_iter1_reg <= chl_out6_mid2_reg_3070;
                chl_out6_mid2_reg_3070_pp5_iter2_reg <= chl_out6_mid2_reg_3070_pp5_iter1_reg;
                chl_out6_mid2_reg_3070_pp5_iter3_reg <= chl_out6_mid2_reg_3070_pp5_iter2_reg;
                chl_out6_mid2_reg_3070_pp5_iter4_reg <= chl_out6_mid2_reg_3070_pp5_iter3_reg;
                chl_out6_mid2_reg_3070_pp5_iter5_reg <= chl_out6_mid2_reg_3070_pp5_iter4_reg;
                chl_out6_mid2_reg_3070_pp5_iter6_reg <= chl_out6_mid2_reg_3070_pp5_iter5_reg;
                chl_out6_mid2_reg_3070_pp5_iter7_reg <= chl_out6_mid2_reg_3070_pp5_iter6_reg;
                chl_out6_mid2_reg_3070_pp5_iter8_reg <= chl_out6_mid2_reg_3070_pp5_iter7_reg;
                chl_out6_mid2_reg_3070_pp5_iter9_reg <= chl_out6_mid2_reg_3070_pp5_iter8_reg;
                exitcond_flatten15_reg_3102 <= exitcond_flatten15_fu_2381_p2;
                exitcond_mid_reg_3057 <= exitcond_mid_fu_2311_p2;
                r4_mid2_reg_3062_pp5_iter1_reg <= r4_mid2_reg_3062;
                r4_mid2_reg_3062_pp5_iter2_reg <= r4_mid2_reg_3062_pp5_iter1_reg;
                    tmp_120_reg_3206(10 downto 1) <= tmp_120_fu_2576_p2(10 downto 1);
                    tmp_120_reg_3206_pp5_iter4_reg(10 downto 1) <= tmp_120_reg_3206(10 downto 1);
                tmp_84_reg_3076 <= r4_mid2_fu_2317_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                c_mid2_reg_2844 <= c_mid2_fu_1820_p3;
                kc_cast_mid2_reg_2832 <= kc_cast_mid2_fu_1794_p3;
                r_mid2_reg_2837 <= r_mid2_fu_1809_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                c_mid3_reg_2771 <= c_mid3_fu_1668_p3;
                chl_out2_mid2_reg_2782 <= chl_out2_mid2_fu_1700_p3;
                chl_out2_mid2_reg_2782_pp3_iter1_reg <= chl_out2_mid2_reg_2782;
                exitcond4_mid5_reg_2777 <= exitcond4_mid5_fu_1682_p2;
                exitcond_flatten11_reg_2828 <= exitcond_flatten11_fu_1780_p2;
                exitcond_flatten13_m_reg_2755 <= exitcond_flatten13_m_fu_1612_p2;
                exitcond_flatten_mid_7_reg_2766 <= exitcond_flatten_mid_7_fu_1650_p2;
                kc_mid_reg_2741 <= kc_mid_fu_1578_p3;
                r_mid_reg_2760 <= r_mid_fu_1624_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then
                chl_out_2_reg_3082 <= chl_out_2_fu_2349_p2;
                exitcond_flatten14_reg_3097 <= exitcond_flatten14_fu_2375_p2;
                exitcond_reg_3092 <= exitcond_fu_2369_p2;
                indvar_flatten_next1_4_reg_3087 <= indvar_flatten_next1_4_fu_2361_p3;
                r4_mid2_reg_3062 <= r4_mid2_fu_2317_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                chl_out_3_reg_2788 <= chl_out_3_fu_1708_p2;
                exitcond4_reg_2808 <= exitcond4_fu_1756_p2;
                exitcond_flatten10_reg_2823 <= exitcond_flatten10_fu_1774_p2;
                exitcond_flatten9_reg_2818 <= exitcond_flatten9_fu_1768_p2;
                exitcond_flatten_reg_2813 <= exitcond_flatten_fu_1762_p2;
                indvar_flatten_next1_reg_2803 <= indvar_flatten_next1_fu_1748_p3;
                indvar_flatten_next9_reg_2798 <= indvar_flatten_next9_fu_1734_p3;
                indvar_flatten_next_reg_2793 <= indvar_flatten_next_fu_1720_p3;
                kr_cast_mid2_v_reg_2747 <= kr_cast_mid2_v_fu_1586_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then
                chl_out_reg_2967 <= chl_out_fu_2038_p2;
                exitcond1_reg_2977 <= exitcond1_fu_2058_p2;
                exitcond_flatten12_reg_2982 <= exitcond_flatten12_fu_2064_p2;
                indvar_flatten_next1_2_reg_2972 <= indvar_flatten_next1_2_fu_2050_p3;
                r1_mid2_reg_2945 <= r1_mid2_fu_2010_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5))) then
                conv1_buff_0_addr_1_reg_2895 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
                conv1_buff_1_addr_1_reg_2900 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
                conv1_buff_2_addr_1_reg_2905 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
                conv1_buff_3_addr_1_reg_2910 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
                conv1_buff_4_addr_1_reg_2915 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
                conv1_buff_5_addr_1_reg_2920 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then
                conv1_buff_0_addr_reg_2996 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
                conv1_buff_1_addr_reg_3001 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
                conv1_buff_2_addr_reg_3006 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
                conv1_buff_3_addr_reg_3011 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
                conv1_buff_4_addr_reg_3016 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
                conv1_buff_5_addr_reg_3021 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (exitcond10_fu_2599_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then
                div54_t_reg_3335 <= phi_mul3_reg_1331(21 downto 19);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond8_fu_1493_p2 = ap_const_lv1_0))) then
                div_t_reg_2722 <= phi_mul_reg_998(15 downto 13);
                tmp_reg_2715 <= tmp_fu_1511_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                div_t_reg_2722_pp2_iter1_reg <= div_t_reg_2722;
                exitcond8_reg_2701 <= exitcond8_fu_1493_p2;
                exitcond8_reg_2701_pp2_iter1_reg <= exitcond8_reg_2701;
                tmp_reg_2715_pp2_iter1_reg <= tmp_reg_2715;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then
                exitcond10_reg_3286 <= exitcond10_fu_2599_p2;
                exitcond10_reg_3286_pp6_iter1_reg <= exitcond10_reg_3286;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                exitcond7_reg_2687 <= exitcond7_fu_1476_p2;
                exitcond7_reg_2687_pp1_iter1_reg <= exitcond7_reg_2687;
                indvar8_reg_975_pp1_iter1_reg <= indvar8_reg_975;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond9_reg_2678 <= exitcond9_fu_1428_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                indvar_flatten_next1_1_reg_2930 <= indvar_flatten_next1_1_fu_1978_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001))) then
                indvar_flatten_next1_3_reg_3046 <= indvar_flatten_next1_3_fu_2285_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                indvar_next4_reg_2691 <= indvar_next4_fu_1482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                indvar_next_reg_2682 <= indvar_next_fu_1434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                pic_in_load_reg_2885 <= pic_in_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_enable_reg_pp5_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6)))) then
                reg_1405 <= grp_fu_1361_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1)))) then
                reg_1416 <= grp_fu_1353_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1))) then
                tmp_125_reg_3181 <= tmp_125_fu_2514_p2;
                tmp_125_reg_3181_pp5_iter10_reg <= tmp_125_reg_3181_pp5_iter9_reg;
                tmp_125_reg_3181_pp5_iter1_reg <= tmp_125_reg_3181;
                tmp_125_reg_3181_pp5_iter2_reg <= tmp_125_reg_3181_pp5_iter1_reg;
                tmp_125_reg_3181_pp5_iter3_reg <= tmp_125_reg_3181_pp5_iter2_reg;
                tmp_125_reg_3181_pp5_iter4_reg <= tmp_125_reg_3181_pp5_iter3_reg;
                tmp_125_reg_3181_pp5_iter5_reg <= tmp_125_reg_3181_pp5_iter4_reg;
                tmp_125_reg_3181_pp5_iter6_reg <= tmp_125_reg_3181_pp5_iter5_reg;
                tmp_125_reg_3181_pp5_iter7_reg <= tmp_125_reg_3181_pp5_iter6_reg;
                tmp_125_reg_3181_pp5_iter8_reg <= tmp_125_reg_3181_pp5_iter7_reg;
                tmp_125_reg_3181_pp5_iter9_reg <= tmp_125_reg_3181_pp5_iter8_reg;
                    tmp_44_cast_reg_3111(4 downto 0) <= tmp_44_cast_fu_2398_p1(4 downto 0);
                    tmp_44_cast_reg_3111_pp5_iter1_reg(4 downto 0) <= tmp_44_cast_reg_3111(4 downto 0);
                    tmp_44_cast_reg_3111_pp5_iter2_reg(4 downto 0) <= tmp_44_cast_reg_3111_pp5_iter1_reg(4 downto 0);
                    tmp_47_cast_reg_3146(4 downto 1) <= tmp_47_cast_fu_2452_p1(4 downto 1);
                    tmp_47_cast_reg_3146_pp5_iter1_reg(4 downto 1) <= tmp_47_cast_reg_3146(4 downto 1);
                    tmp_47_cast_reg_3146_pp5_iter2_reg(4 downto 1) <= tmp_47_cast_reg_3146_pp5_iter1_reg(4 downto 1);
                tmp_52_reg_3281 <= grp_fu_1357_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001))) then
                tmp_43_reg_3036 <= tmp_43_fu_2277_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp5_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then
                tmp_51_reg_3276 <= grp_fu_1353_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2))) then
                tmp_67_reg_2890 <= tmp_67_fu_1897_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6))) then
                tmp_68_reg_2925 <= tmp_68_fu_1961_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (exitcond10_reg_3286 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then
                tmp_76_reg_3340 <= tmp_76_fu_2661_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then
                tmp_79_reg_3191 <= grp_fu_1371_p8;
                tmp_80_reg_3196 <= grp_fu_1388_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1))) then
                tmp_81_reg_3236 <= grp_fu_1388_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter5 = ap_const_logic_1))) then
                tmp_82_reg_3271 <= grp_fu_1371_p8;
            end if;
        end if;
    end process;
    tmp_44_cast_reg_3111(10 downto 5) <= "000000";
    tmp_44_cast_reg_3111_pp5_iter1_reg(10 downto 5) <= "000000";
    tmp_44_cast_reg_3111_pp5_iter2_reg(10 downto 5) <= "000000";
    tmp_47_cast_reg_3146(0) <= '1';
    tmp_47_cast_reg_3146(10 downto 5) <= "000000";
    tmp_47_cast_reg_3146_pp5_iter1_reg(0) <= '1';
    tmp_47_cast_reg_3146_pp5_iter1_reg(10 downto 5) <= "000000";
    tmp_47_cast_reg_3146_pp5_iter2_reg(0) <= '1';
    tmp_47_cast_reg_3146_pp5_iter2_reg(10 downto 5) <= "000000";
    tmp_120_reg_3206(0) <= '1';
    tmp_120_reg_3206_pp5_iter4_reg(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_FM_DDR_BUFF2_BVALID, ap_CS_fsm_state10, ap_enable_reg_pp1_iter1, ap_CS_fsm_state79, ap_enable_reg_pp6_iter2, ap_CS_fsm_state87, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, ap_enable_reg_pp3_iter0, ap_enable_reg_pp5_iter10, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, exitcond9_fu_1428_p2, ap_enable_reg_pp0_iter0, exitcond7_fu_1476_p2, ap_enable_reg_pp1_iter0, exitcond8_fu_1493_p2, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp5_stage0, exitcond10_fu_2599_p2, ap_enable_reg_pp6_iter0, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter2, ap_block_pp3_stage7_subdone, ap_block_pp3_stage4_subdone, ap_CS_fsm_pp3_stage4, ap_block_pp4_stage8_subdone, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0_subdone, ap_block_pp5_stage1_subdone, ap_block_pp5_stage0_subdone, ap_enable_reg_pp5_iter11, ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY, ap_block_pp6_stage0_subdone, ap_enable_reg_pp6_iter1, ap_sig_ioackin_m_axi_BIAS_ARREADY, ap_sig_ioackin_m_axi_FM_DDR_BUFF1_ARREADY, ap_sig_ioackin_m_axi_WEIGHT_ARREADY, ap_block_pp3_stage0_subdone, ap_block_pp3_stage1_subdone, ap_block_pp3_stage2_subdone, ap_block_pp3_stage3_subdone, ap_block_pp3_stage5_subdone, ap_block_pp3_stage6_subdone, ap_block_pp4_stage1_subdone, ap_block_pp4_stage2_subdone, ap_block_pp4_stage3_subdone, ap_block_pp4_stage4_subdone, ap_block_pp4_stage5_subdone, ap_block_pp4_stage6_subdone, ap_block_pp4_stage7_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_sig_ioackin_m_axi_BIAS_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((exitcond9_fu_1428_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((exitcond9_fu_1428_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_sig_ioackin_m_axi_FM_DDR_BUFF1_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((exitcond7_fu_1476_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) and not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((exitcond7_fu_1476_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (ap_sig_ioackin_m_axi_WEIGHT_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((exitcond8_fu_1493_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) and not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((exitcond8_fu_1493_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_pp3_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                end if;
            when ap_ST_fsm_pp3_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage2;
                end if;
            when ap_ST_fsm_pp3_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage3;
                end if;
            when ap_ST_fsm_pp3_stage4 => 
                if ((not(((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_subdone))) and (ap_const_boolean_0 = ap_block_pp3_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage5;
                elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage4;
                end if;
            when ap_ST_fsm_pp3_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage5;
                end if;
            when ap_ST_fsm_pp3_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage6;
                end if;
            when ap_ST_fsm_pp3_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage7;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if ((not(((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_pp4_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                end if;
            when ap_ST_fsm_pp4_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                end if;
            when ap_ST_fsm_pp4_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage3;
                end if;
            when ap_ST_fsm_pp4_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage4;
                end if;
            when ap_ST_fsm_pp4_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage5;
                end if;
            when ap_ST_fsm_pp4_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage6;
                end if;
            when ap_ST_fsm_pp4_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage7;
                end if;
            when ap_ST_fsm_pp4_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage8;
                end if;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
            when ap_ST_fsm_pp5_stage0 => 
                if ((not(((ap_enable_reg_pp5_iter10 = ap_const_logic_0) and (ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage1;
                elsif (((ap_enable_reg_pp5_iter10 = ap_const_logic_0) and (ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                end if;
            when ap_ST_fsm_pp5_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp5_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage1;
                end if;
            when ap_ST_fsm_state79 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state79) and (ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_pp6_stage0 => 
                if ((not(((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_enable_reg_pp6_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone) and (exitcond10_fu_2599_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp6_iter2 = ap_const_logic_1) and (ap_enable_reg_pp6_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
                elsif ((((ap_enable_reg_pp6_iter2 = ap_const_logic_1) and (ap_enable_reg_pp6_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone)) or ((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_enable_reg_pp6_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone) and (exitcond10_fu_2599_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state83;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
                end if;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state87) and (m_axi_FM_DDR_BUFF2_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state87;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    BIAS_blk_n_AR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_BIAS_ARREADY)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            BIAS_blk_n_AR <= m_axi_BIAS_ARREADY;
        else 
            BIAS_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    BIAS_blk_n_R_assign_proc : process(m_axi_BIAS_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            BIAS_blk_n_R <= m_axi_BIAS_RVALID;
        else 
            BIAS_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    FM_DDR_BUFF1_blk_n_AR_assign_proc : process(m_axi_FM_DDR_BUFF1_ARREADY, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            FM_DDR_BUFF1_blk_n_AR <= m_axi_FM_DDR_BUFF1_ARREADY;
        else 
            FM_DDR_BUFF1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    FM_DDR_BUFF1_blk_n_R_assign_proc : process(m_axi_FM_DDR_BUFF1_RVALID, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond7_reg_2687)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond7_reg_2687 = ap_const_lv1_0))) then 
            FM_DDR_BUFF1_blk_n_R <= m_axi_FM_DDR_BUFF1_RVALID;
        else 
            FM_DDR_BUFF1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    FM_DDR_BUFF2_blk_n_AW_assign_proc : process(m_axi_FM_DDR_BUFF2_AWREADY, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            FM_DDR_BUFF2_blk_n_AW <= m_axi_FM_DDR_BUFF2_AWREADY;
        else 
            FM_DDR_BUFF2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    FM_DDR_BUFF2_blk_n_B_assign_proc : process(m_axi_FM_DDR_BUFF2_BVALID, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            FM_DDR_BUFF2_blk_n_B <= m_axi_FM_DDR_BUFF2_BVALID;
        else 
            FM_DDR_BUFF2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    FM_DDR_BUFF2_blk_n_W_assign_proc : process(m_axi_FM_DDR_BUFF2_WREADY, ap_enable_reg_pp6_iter2, ap_block_pp6_stage0, exitcond10_reg_3286_pp6_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (ap_enable_reg_pp6_iter2 = ap_const_logic_1) and (exitcond10_reg_3286_pp6_iter1_reg = ap_const_lv1_0))) then 
            FM_DDR_BUFF2_blk_n_W <= m_axi_FM_DDR_BUFF2_WREADY;
        else 
            FM_DDR_BUFF2_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    UnifiedRetVal_i_fu_2227_p3 <= 
        B_CONV1_4 when (sel_tmp8_i_fu_2222_p2(0) = '1') else 
        sel_tmp7_i_fu_2214_p3;

    WEIGHT_blk_n_AR_assign_proc : process(m_axi_WEIGHT_ARREADY, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            WEIGHT_blk_n_AR <= m_axi_WEIGHT_ARREADY;
        else 
            WEIGHT_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    WEIGHT_blk_n_R_assign_proc : process(m_axi_WEIGHT_RVALID, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, exitcond8_reg_2701)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond8_reg_2701 = ap_const_lv1_0))) then 
            WEIGHT_blk_n_R <= m_axi_WEIGHT_RVALID;
        else 
            WEIGHT_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    W_CONV1_0_address0_assign_proc : process(ap_block_pp2_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp2_iter2, tmp_88_fu_1562_p1, ap_block_pp3_stage1, tmp_106_cast_fu_1887_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            W_CONV1_0_address0 <= tmp_106_cast_fu_1887_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            W_CONV1_0_address0 <= tmp_88_fu_1562_p1(5 - 1 downto 0);
        else 
            W_CONV1_0_address0 <= "XXXXX";
        end if; 
    end process;


    W_CONV1_0_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp2_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            W_CONV1_0_ce0 <= ap_const_logic_1;
        else 
            W_CONV1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_0_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_2722_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (div_t_reg_2722_pp2_iter1_reg = ap_const_lv3_0))) then 
            W_CONV1_0_we0 <= ap_const_logic_1;
        else 
            W_CONV1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_1_address0_assign_proc : process(ap_block_pp2_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp2_iter2, tmp_88_fu_1562_p1, ap_block_pp3_stage1, tmp_106_cast_fu_1887_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            W_CONV1_1_address0 <= tmp_106_cast_fu_1887_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            W_CONV1_1_address0 <= tmp_88_fu_1562_p1(5 - 1 downto 0);
        else 
            W_CONV1_1_address0 <= "XXXXX";
        end if; 
    end process;


    W_CONV1_1_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp2_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            W_CONV1_1_ce0 <= ap_const_logic_1;
        else 
            W_CONV1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_1_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_2722_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_2722_pp2_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            W_CONV1_1_we0 <= ap_const_logic_1;
        else 
            W_CONV1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_2_address0_assign_proc : process(ap_block_pp2_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp2_iter2, tmp_88_fu_1562_p1, ap_block_pp3_stage1, tmp_106_cast_fu_1887_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            W_CONV1_2_address0 <= tmp_106_cast_fu_1887_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            W_CONV1_2_address0 <= tmp_88_fu_1562_p1(5 - 1 downto 0);
        else 
            W_CONV1_2_address0 <= "XXXXX";
        end if; 
    end process;


    W_CONV1_2_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp2_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            W_CONV1_2_ce0 <= ap_const_logic_1;
        else 
            W_CONV1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_2_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_2722_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_2722_pp2_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            W_CONV1_2_we0 <= ap_const_logic_1;
        else 
            W_CONV1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_3_address0_assign_proc : process(ap_block_pp2_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp2_iter2, tmp_88_fu_1562_p1, ap_block_pp3_stage1, tmp_106_cast_fu_1887_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            W_CONV1_3_address0 <= tmp_106_cast_fu_1887_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            W_CONV1_3_address0 <= tmp_88_fu_1562_p1(5 - 1 downto 0);
        else 
            W_CONV1_3_address0 <= "XXXXX";
        end if; 
    end process;


    W_CONV1_3_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp2_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            W_CONV1_3_ce0 <= ap_const_logic_1;
        else 
            W_CONV1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_3_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_2722_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_2722_pp2_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            W_CONV1_3_we0 <= ap_const_logic_1;
        else 
            W_CONV1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_4_address0_assign_proc : process(ap_block_pp2_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp2_iter2, tmp_88_fu_1562_p1, ap_block_pp3_stage1, tmp_106_cast_fu_1887_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            W_CONV1_4_address0 <= tmp_106_cast_fu_1887_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            W_CONV1_4_address0 <= tmp_88_fu_1562_p1(5 - 1 downto 0);
        else 
            W_CONV1_4_address0 <= "XXXXX";
        end if; 
    end process;


    W_CONV1_4_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp2_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            W_CONV1_4_ce0 <= ap_const_logic_1;
        else 
            W_CONV1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_4_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_2722_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_2722_pp2_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            W_CONV1_4_we0 <= ap_const_logic_1;
        else 
            W_CONV1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_5_address0_assign_proc : process(ap_block_pp2_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp2_iter2, tmp_88_fu_1562_p1, ap_block_pp3_stage1, tmp_106_cast_fu_1887_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            W_CONV1_5_address0 <= tmp_106_cast_fu_1887_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            W_CONV1_5_address0 <= tmp_88_fu_1562_p1(5 - 1 downto 0);
        else 
            W_CONV1_5_address0 <= "XXXXX";
        end if; 
    end process;


    W_CONV1_5_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp2_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            W_CONV1_5_ce0 <= ap_const_logic_1;
        else 
            W_CONV1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    W_CONV1_5_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_2722_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and ((div_t_reg_2722_pp2_iter1_reg = ap_const_lv3_5) or ((div_t_reg_2722_pp2_iter1_reg = ap_const_lv3_6) or (div_t_reg_2722_pp2_iter1_reg = ap_const_lv3_7))))) then 
            W_CONV1_5_we0 <= ap_const_logic_1;
        else 
            W_CONV1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(15);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(23);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(25);
    ap_CS_fsm_pp3_stage1 <= ap_CS_fsm(26);
    ap_CS_fsm_pp3_stage2 <= ap_CS_fsm(27);
    ap_CS_fsm_pp3_stage3 <= ap_CS_fsm(28);
    ap_CS_fsm_pp3_stage4 <= ap_CS_fsm(29);
    ap_CS_fsm_pp3_stage5 <= ap_CS_fsm(30);
    ap_CS_fsm_pp3_stage6 <= ap_CS_fsm(31);
    ap_CS_fsm_pp3_stage7 <= ap_CS_fsm(32);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(34);
    ap_CS_fsm_pp4_stage1 <= ap_CS_fsm(35);
    ap_CS_fsm_pp4_stage2 <= ap_CS_fsm(36);
    ap_CS_fsm_pp4_stage3 <= ap_CS_fsm(37);
    ap_CS_fsm_pp4_stage7 <= ap_CS_fsm(41);
    ap_CS_fsm_pp4_stage8 <= ap_CS_fsm(42);
    ap_CS_fsm_pp5_stage0 <= ap_CS_fsm(44);
    ap_CS_fsm_pp5_stage1 <= ap_CS_fsm(45);
    ap_CS_fsm_pp6_stage0 <= ap_CS_fsm(47);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state16 <= ap_CS_fsm(14);
    ap_CS_fsm_state20 <= ap_CS_fsm(16);
    ap_CS_fsm_state26 <= ap_CS_fsm(22);
    ap_CS_fsm_state30 <= ap_CS_fsm(24);
    ap_CS_fsm_state44 <= ap_CS_fsm(33);
    ap_CS_fsm_state55 <= ap_CS_fsm(43);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state79 <= ap_CS_fsm(46);
    ap_CS_fsm_state87 <= ap_CS_fsm(52);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(m_axi_BIAS_RVALID, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_BIAS_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(m_axi_BIAS_RVALID, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_BIAS_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(m_axi_FM_DDR_BUFF1_RVALID, ap_enable_reg_pp1_iter1, exitcond7_reg_2687)
    begin
                ap_block_pp1_stage0_11001 <= ((m_axi_FM_DDR_BUFF1_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (exitcond7_reg_2687 = ap_const_lv1_0));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(m_axi_FM_DDR_BUFF1_RVALID, ap_enable_reg_pp1_iter1, exitcond7_reg_2687)
    begin
                ap_block_pp1_stage0_subdone <= ((m_axi_FM_DDR_BUFF1_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (exitcond7_reg_2687 = ap_const_lv1_0));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(m_axi_WEIGHT_RVALID, ap_enable_reg_pp2_iter1, exitcond8_reg_2701)
    begin
                ap_block_pp2_stage0_11001 <= ((m_axi_WEIGHT_RVALID = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (exitcond8_reg_2701 = ap_const_lv1_0));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(m_axi_WEIGHT_RVALID, ap_enable_reg_pp2_iter1, exitcond8_reg_2701)
    begin
                ap_block_pp2_stage0_subdone <= ((m_axi_WEIGHT_RVALID = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (exitcond8_reg_2701 = ap_const_lv1_0));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage8_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp6_stage0_11001_assign_proc : process(ap_enable_reg_pp6_iter2, ap_block_state82_io)
    begin
                ap_block_pp6_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state82_io) and (ap_enable_reg_pp6_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp6_stage0_subdone_assign_proc : process(ap_enable_reg_pp6_iter2, ap_block_state82_io)
    begin
                ap_block_pp6_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state82_io) and (ap_enable_reg_pp6_iter2 = ap_const_logic_1));
    end process;

        ap_block_state17_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state18_pp1_stage0_iter1_assign_proc : process(m_axi_FM_DDR_BUFF1_RVALID, exitcond7_reg_2687)
    begin
                ap_block_state18_pp1_stage0_iter1 <= ((m_axi_FM_DDR_BUFF1_RVALID = ap_const_logic_0) and (exitcond7_reg_2687 = ap_const_lv1_0));
    end process;

        ap_block_state19_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state28_pp2_stage0_iter1_assign_proc : process(m_axi_WEIGHT_RVALID, exitcond8_reg_2701)
    begin
                ap_block_state28_pp2_stage0_iter1 <= ((m_axi_WEIGHT_RVALID = ap_const_logic_0) and (exitcond8_reg_2701 = ap_const_lv1_0));
    end process;

        ap_block_state29_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp3_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp3_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp3_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp3_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp3_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp3_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp3_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp3_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp3_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp3_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp3_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp4_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp4_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp4_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp4_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp4_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp4_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp4_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp4_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp5_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp5_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp5_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp5_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp5_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp5_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp5_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp5_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp5_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp5_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp5_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp5_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp5_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp5_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp5_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp5_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp5_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp5_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp5_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp5_stage1_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp5_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp5_stage1_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp5_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp6_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp6_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state82_io_assign_proc : process(exitcond10_reg_3286_pp6_iter1_reg, ap_sig_ioackin_m_axi_FM_DDR_BUFF2_WREADY)
    begin
                ap_block_state82_io <= ((ap_sig_ioackin_m_axi_FM_DDR_BUFF2_WREADY = ap_const_logic_0) and (exitcond10_reg_3286_pp6_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state82_pp6_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter1_assign_proc : process(m_axi_BIAS_RVALID)
    begin
                ap_block_state9_pp0_stage0_iter1 <= (m_axi_BIAS_RVALID = ap_const_logic_0);
    end process;


    ap_condition_pp0_exit_iter0_state8_assign_proc : process(exitcond9_fu_1428_p2)
    begin
        if ((exitcond9_fu_1428_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state17_assign_proc : process(exitcond7_fu_1476_p2)
    begin
        if ((exitcond7_fu_1476_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state17 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state27_assign_proc : process(exitcond8_fu_1493_p2)
    begin
        if ((exitcond8_fu_1493_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state27 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state27 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp6_exit_iter0_state80_assign_proc : process(exitcond10_fu_2599_p2)
    begin
        if ((exitcond10_fu_2599_p2 = ap_const_lv1_1)) then 
            ap_condition_pp6_exit_iter0_state80 <= ap_const_logic_1;
        else 
            ap_condition_pp6_exit_iter0_state80 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_FM_DDR_BUFF2_BVALID, ap_CS_fsm_state87)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state87) and (m_axi_FM_DDR_BUFF2_BVALID = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);
    ap_enable_pp5 <= (ap_idle_pp5 xor ap_const_logic_1);
    ap_enable_pp6 <= (ap_idle_pp6 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp5_assign_proc : process(ap_enable_reg_pp5_iter10, ap_enable_reg_pp5_iter3, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter1, ap_enable_reg_pp5_iter5, ap_enable_reg_pp5_iter6, ap_enable_reg_pp5_iter2, ap_enable_reg_pp5_iter4, ap_enable_reg_pp5_iter7, ap_enable_reg_pp5_iter8, ap_enable_reg_pp5_iter9, ap_enable_reg_pp5_iter11)
    begin
        if (((ap_enable_reg_pp5_iter3 = ap_const_logic_0) and (ap_enable_reg_pp5_iter10 = ap_const_logic_0) and (ap_enable_reg_pp5_iter11 = ap_const_logic_0) and (ap_enable_reg_pp5_iter9 = ap_const_logic_0) and (ap_enable_reg_pp5_iter8 = ap_const_logic_0) and (ap_enable_reg_pp5_iter7 = ap_const_logic_0) and (ap_enable_reg_pp5_iter4 = ap_const_logic_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_0) and (ap_enable_reg_pp5_iter6 = ap_const_logic_0) and (ap_enable_reg_pp5_iter5 = ap_const_logic_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_0))) then 
            ap_idle_pp5 <= ap_const_logic_1;
        else 
            ap_idle_pp5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp6_assign_proc : process(ap_enable_reg_pp6_iter2, ap_enable_reg_pp6_iter0, ap_enable_reg_pp6_iter1)
    begin
        if (((ap_enable_reg_pp6_iter2 = ap_const_logic_0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_0))) then 
            ap_idle_pp6 <= ap_const_logic_1;
        else 
            ap_idle_pp6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c7_phi_fu_1201_p4_assign_proc : process(c7_reg_1197, ap_CS_fsm_pp4_stage0, exitcond_flatten13_reg_2987, c2_mid2_reg_2991, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
            ap_phi_mux_c7_phi_fu_1201_p4 <= c2_mid2_reg_2991;
        else 
            ap_phi_mux_c7_phi_fu_1201_p4 <= c7_reg_1197;
        end if; 
    end process;


    ap_phi_mux_c8_phi_fu_1279_p4_assign_proc : process(c8_reg_1275, ap_CS_fsm_pp5_stage0, exitcond_flatten15_reg_3102, c5_mid2_reg_3106, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0))) then 
            ap_phi_mux_c8_phi_fu_1279_p4 <= c5_mid2_reg_3106;
        else 
            ap_phi_mux_c8_phi_fu_1279_p4 <= c8_reg_1275;
        end if; 
    end process;


    ap_phi_mux_c_phi_fu_1090_p4_assign_proc : process(c_reg_1086, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, exitcond_flatten11_reg_2828, c_mid2_reg_2844, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_c_phi_fu_1090_p4 <= c_mid2_reg_2844;
        else 
            ap_phi_mux_c_phi_fu_1090_p4 <= c_reg_1086;
        end if; 
    end process;


    ap_phi_mux_chl_out2_phi_fu_1079_p4_assign_proc : process(chl_out2_reg_1075, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, chl_out_3_reg_2788, exitcond_flatten11_reg_2828, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_chl_out2_phi_fu_1079_p4 <= chl_out_3_reg_2788;
        else 
            ap_phi_mux_chl_out2_phi_fu_1079_p4 <= chl_out2_reg_1075;
        end if; 
    end process;


    ap_phi_mux_chl_out4_phi_fu_1190_p4_assign_proc : process(chl_out4_reg_1186, ap_CS_fsm_pp4_stage0, chl_out_reg_2967, exitcond_flatten13_reg_2987, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
            ap_phi_mux_chl_out4_phi_fu_1190_p4 <= chl_out_reg_2967;
        else 
            ap_phi_mux_chl_out4_phi_fu_1190_p4 <= chl_out4_reg_1186;
        end if; 
    end process;


    ap_phi_mux_chl_out5_phi_fu_1268_p4_assign_proc : process(chl_out5_reg_1264, ap_CS_fsm_pp5_stage0, chl_out_2_reg_3082, exitcond_flatten15_reg_3102, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0))) then 
            ap_phi_mux_chl_out5_phi_fu_1268_p4 <= chl_out_2_reg_3082;
        else 
            ap_phi_mux_chl_out5_phi_fu_1268_p4 <= chl_out5_reg_1264;
        end if; 
    end process;


    ap_phi_mux_exitcond11_phi_fu_1057_p4_assign_proc : process(exitcond11_reg_1053, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, exitcond4_reg_2808, exitcond_flatten11_reg_2828, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_exitcond11_phi_fu_1057_p4 <= exitcond4_reg_2808;
        else 
            ap_phi_mux_exitcond11_phi_fu_1057_p4 <= exitcond11_reg_1053;
        end if; 
    end process;


    ap_phi_mux_exitcond12_phi_fu_1179_p4_assign_proc : process(exitcond12_reg_1175, ap_CS_fsm_pp4_stage0, exitcond1_reg_2977, exitcond_flatten13_reg_2987, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
            ap_phi_mux_exitcond12_phi_fu_1179_p4 <= exitcond1_reg_2977;
        else 
            ap_phi_mux_exitcond12_phi_fu_1179_p4 <= exitcond12_reg_1175;
        end if; 
    end process;


    ap_phi_mux_exitcond13_phi_fu_1257_p4_assign_proc : process(exitcond13_reg_1253, ap_CS_fsm_pp5_stage0, exitcond_reg_3092, exitcond_flatten15_reg_3102, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0))) then 
            ap_phi_mux_exitcond13_phi_fu_1257_p4 <= exitcond_reg_3092;
        else 
            ap_phi_mux_exitcond13_phi_fu_1257_p4 <= exitcond13_reg_1253;
        end if; 
    end process;


    ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4_assign_proc : process(exitcond_flatten16_reg_1020, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, exitcond_flatten10_reg_2823, exitcond_flatten11_reg_2828, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4 <= exitcond_flatten10_reg_2823;
        else 
            ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4 <= exitcond_flatten16_reg_1020;
        end if; 
    end process;


    ap_phi_mux_exitcond_flatten17_phi_fu_1035_p4_assign_proc : process(exitcond_flatten17_reg_1031, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, exitcond_flatten9_reg_2818, exitcond_flatten11_reg_2828, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_exitcond_flatten17_phi_fu_1035_p4 <= exitcond_flatten9_reg_2818;
        else 
            ap_phi_mux_exitcond_flatten17_phi_fu_1035_p4 <= exitcond_flatten17_reg_1031;
        end if; 
    end process;


    ap_phi_mux_exitcond_flatten18_phi_fu_1046_p4_assign_proc : process(exitcond_flatten18_reg_1042, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, exitcond_flatten_reg_2813, exitcond_flatten11_reg_2828, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_exitcond_flatten18_phi_fu_1046_p4 <= exitcond_flatten_reg_2813;
        else 
            ap_phi_mux_exitcond_flatten18_phi_fu_1046_p4 <= exitcond_flatten18_reg_1042;
        end if; 
    end process;


    ap_phi_mux_exitcond_flatten19_phi_fu_1168_p4_assign_proc : process(exitcond_flatten19_reg_1164, ap_CS_fsm_pp4_stage0, exitcond_flatten12_reg_2982, exitcond_flatten13_reg_2987, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
            ap_phi_mux_exitcond_flatten19_phi_fu_1168_p4 <= exitcond_flatten12_reg_2982;
        else 
            ap_phi_mux_exitcond_flatten19_phi_fu_1168_p4 <= exitcond_flatten19_reg_1164;
        end if; 
    end process;


    ap_phi_mux_exitcond_flatten20_phi_fu_1246_p4_assign_proc : process(exitcond_flatten20_reg_1242, ap_CS_fsm_pp5_stage0, exitcond_flatten14_reg_3097, exitcond_flatten15_reg_3102, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0))) then 
            ap_phi_mux_exitcond_flatten20_phi_fu_1246_p4 <= exitcond_flatten14_reg_3097;
        else 
            ap_phi_mux_exitcond_flatten20_phi_fu_1246_p4 <= exitcond_flatten20_reg_1242;
        end if; 
    end process;


    ap_phi_mux_indvar8_phi_fu_979_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond7_reg_2687, indvar8_reg_975, indvar_next4_reg_2691)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond7_reg_2687 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar8_phi_fu_979_p4 <= indvar_next4_reg_2691;
        else 
            ap_phi_mux_indvar8_phi_fu_979_p4 <= indvar8_reg_975;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten10_phi_fu_1134_p4_assign_proc : process(indvar_flatten10_reg_1130, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, indvar_flatten_next1_reg_2803, exitcond_flatten11_reg_2828, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten10_phi_fu_1134_p4 <= indvar_flatten_next1_reg_2803;
        else 
            ap_phi_mux_indvar_flatten10_phi_fu_1134_p4 <= indvar_flatten10_reg_1130;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten11_phi_fu_1156_p4_assign_proc : process(indvar_flatten11_reg_1152, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, exitcond_flatten11_reg_2828, indvar_flatten_next1_1_reg_2930, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten11_phi_fu_1156_p4 <= indvar_flatten_next1_1_reg_2930;
        else 
            ap_phi_mux_indvar_flatten11_phi_fu_1156_p4 <= indvar_flatten11_reg_1152;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten12_phi_fu_1212_p4_assign_proc : process(indvar_flatten12_reg_1208, ap_CS_fsm_pp4_stage0, indvar_flatten_next1_2_reg_2972, exitcond_flatten13_reg_2987, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten12_phi_fu_1212_p4 <= indvar_flatten_next1_2_reg_2972;
        else 
            ap_phi_mux_indvar_flatten12_phi_fu_1212_p4 <= indvar_flatten12_reg_1208;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten13_phi_fu_1234_p4_assign_proc : process(indvar_flatten13_reg_1230, ap_CS_fsm_pp4_stage0, exitcond_flatten13_reg_2987, indvar_flatten_next1_3_reg_3046, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten13_phi_fu_1234_p4 <= indvar_flatten_next1_3_reg_3046;
        else 
            ap_phi_mux_indvar_flatten13_phi_fu_1234_p4 <= indvar_flatten13_reg_1230;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten14_phi_fu_1290_p4_assign_proc : process(indvar_flatten14_reg_1286, ap_CS_fsm_pp5_stage0, indvar_flatten_next1_4_reg_3087, exitcond_flatten15_reg_3102, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten14_phi_fu_1290_p4 <= indvar_flatten_next1_4_reg_3087;
        else 
            ap_phi_mux_indvar_flatten14_phi_fu_1290_p4 <= indvar_flatten14_reg_1286;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten15_phi_fu_1312_p4_assign_proc : process(indvar_flatten15_reg_1308, ap_CS_fsm_pp5_stage0, exitcond_flatten15_reg_3102, indvar_flatten_next1_5_reg_3186, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten15_phi_fu_1312_p4 <= indvar_flatten_next1_5_reg_3186;
        else 
            ap_phi_mux_indvar_flatten15_phi_fu_1312_p4 <= indvar_flatten15_reg_1308;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten9_phi_fu_1123_p4_assign_proc : process(indvar_flatten9_reg_1119, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, indvar_flatten_next9_reg_2798, exitcond_flatten11_reg_2828, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten9_phi_fu_1123_p4 <= indvar_flatten_next9_reg_2798;
        else 
            ap_phi_mux_indvar_flatten9_phi_fu_1123_p4 <= indvar_flatten9_reg_1119;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_1101_p4_assign_proc : process(indvar_flatten_reg_1097, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, indvar_flatten_next_reg_2793, exitcond_flatten11_reg_2828, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_1101_p4 <= indvar_flatten_next_reg_2793;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_1101_p4 <= indvar_flatten_reg_1097;
        end if; 
    end process;


    ap_phi_mux_indvar_phi_fu_967_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, indvar_reg_963, exitcond9_reg_2678, indvar_next_reg_2682)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond9_reg_2678 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_phi_fu_967_p4 <= indvar_next_reg_2682;
        else 
            ap_phi_mux_indvar_phi_fu_967_p4 <= indvar_reg_963;
        end if; 
    end process;


    ap_phi_mux_kc_cast_phi_fu_1068_p4_assign_proc : process(kc_cast_reg_1064, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, exitcond_flatten11_reg_2828, kc_cast_mid2_reg_2832, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_kc_cast_phi_fu_1068_p4 <= kc_cast_mid2_reg_2832;
        else 
            ap_phi_mux_kc_cast_phi_fu_1068_p4 <= kc_cast_reg_1064;
        end if; 
    end process;


    ap_phi_mux_kr_phi_fu_1145_p4_assign_proc : process(kr_reg_1141, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, kr_cast_mid2_v_reg_2747, exitcond_flatten11_reg_2828, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_kr_phi_fu_1145_p4 <= kr_cast_mid2_v_reg_2747;
        else 
            ap_phi_mux_kr_phi_fu_1145_p4 <= kr_reg_1141;
        end if; 
    end process;


    ap_phi_mux_r7_phi_fu_1223_p4_assign_proc : process(r7_reg_1219, ap_CS_fsm_pp4_stage0, r1_mid2_reg_2945, exitcond_flatten13_reg_2987, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (exitcond_flatten13_reg_2987 = ap_const_lv1_0))) then 
            ap_phi_mux_r7_phi_fu_1223_p4 <= r1_mid2_reg_2945;
        else 
            ap_phi_mux_r7_phi_fu_1223_p4 <= r7_reg_1219;
        end if; 
    end process;


    ap_phi_mux_r8_phi_fu_1301_p4_assign_proc : process(r8_reg_1297, ap_CS_fsm_pp5_stage0, r4_mid2_reg_3062, exitcond_flatten15_reg_3102, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0) and (exitcond_flatten15_reg_3102 = ap_const_lv1_0))) then 
            ap_phi_mux_r8_phi_fu_1301_p4 <= r4_mid2_reg_3062;
        else 
            ap_phi_mux_r8_phi_fu_1301_p4 <= r8_reg_1297;
        end if; 
    end process;


    ap_phi_mux_r_phi_fu_1112_p4_assign_proc : process(r_reg_1108, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage0, exitcond_flatten11_reg_2828, r_mid2_reg_2837, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond_flatten11_reg_2828 = ap_const_lv1_0))) then 
            ap_phi_mux_r_phi_fu_1112_p4 <= r_mid2_reg_2837;
        else 
            ap_phi_mux_r_phi_fu_1112_p4 <= r_reg_1108;
        end if; 
    end process;


    ap_ready_assign_proc : process(m_axi_FM_DDR_BUFF2_BVALID, ap_CS_fsm_state87)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state87) and (m_axi_FM_DDR_BUFF2_BVALID = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_BIAS_ARREADY_assign_proc : process(m_axi_BIAS_ARREADY, ap_reg_ioackin_m_axi_BIAS_ARREADY)
    begin
        if ((ap_reg_ioackin_m_axi_BIAS_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_m_axi_BIAS_ARREADY <= m_axi_BIAS_ARREADY;
        else 
            ap_sig_ioackin_m_axi_BIAS_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_FM_DDR_BUFF1_ARREADY_assign_proc : process(m_axi_FM_DDR_BUFF1_ARREADY, ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY)
    begin
        if ((ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_m_axi_FM_DDR_BUFF1_ARREADY <= m_axi_FM_DDR_BUFF1_ARREADY;
        else 
            ap_sig_ioackin_m_axi_FM_DDR_BUFF1_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY_assign_proc : process(m_axi_FM_DDR_BUFF2_AWREADY, ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY)
    begin
        if ((ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY <= m_axi_FM_DDR_BUFF2_AWREADY;
        else 
            ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_FM_DDR_BUFF2_WREADY_assign_proc : process(m_axi_FM_DDR_BUFF2_WREADY, ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY)
    begin
        if ((ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_m_axi_FM_DDR_BUFF2_WREADY <= m_axi_FM_DDR_BUFF2_WREADY;
        else 
            ap_sig_ioackin_m_axi_FM_DDR_BUFF2_WREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_WEIGHT_ARREADY_assign_proc : process(m_axi_WEIGHT_ARREADY, ap_reg_ioackin_m_axi_WEIGHT_ARREADY)
    begin
        if ((ap_reg_ioackin_m_axi_WEIGHT_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_m_axi_WEIGHT_ARREADY <= m_axi_WEIGHT_ARREADY;
        else 
            ap_sig_ioackin_m_axi_WEIGHT_ARREADY <= ap_const_logic_1;
        end if; 
    end process;

    c2_mid2_fu_2076_p3 <= 
        c_4_reg_2952 when (exitcond1_mid_reg_2940(0) = '1') else 
        c2_mid_reg_2935;
    c2_mid_fu_1990_p3 <= 
        ap_const_lv5_0 when (ap_phi_mux_exitcond_flatten19_phi_fu_1168_p4(0) = '1') else 
        ap_phi_mux_c7_phi_fu_1201_p4;
    c5_mid2_fu_2392_p3 <= 
        c_5_fu_2387_p2 when (exitcond_mid_reg_3057(0) = '1') else 
        c5_mid_reg_3051;
    c5_mid_fu_2297_p3 <= 
        ap_const_lv5_0 when (ap_phi_mux_exitcond_flatten20_phi_fu_1246_p4(0) = '1') else 
        ap_phi_mux_c8_phi_fu_1279_p4;
    c_4_fu_2018_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(c2_mid_fu_1990_p3));
    c_5_fu_2387_p2 <= std_logic_vector(unsigned(c5_mid_reg_3051) + unsigned(ap_const_lv5_2));
    c_6_fu_1815_p2 <= std_logic_vector(unsigned(c_mid3_reg_2771) + unsigned(ap_const_lv5_1));
    c_mid2_fu_1820_p3 <= 
        c_6_fu_1815_p2 when (exitcond4_mid5_reg_2777(0) = '1') else 
        c_mid3_reg_2771;
    c_mid3_fu_1668_p3 <= 
        ap_const_lv5_0 when (tmp_86_fu_1662_p2(0) = '1') else 
        ap_phi_mux_c_phi_fu_1090_p4;
    chl_out2_mid2_fu_1700_p3 <= 
        ap_const_lv3_0 when (tmp_92_fu_1694_p2(0) = '1') else 
        ap_phi_mux_chl_out2_phi_fu_1079_p4;
    chl_out3_mid2_fu_2030_p3 <= 
        ap_const_lv3_0 when (tmp_104_fu_2024_p2(0) = '1') else 
        ap_phi_mux_chl_out4_phi_fu_1190_p4;
    chl_out6_mid2_fu_2331_p3 <= 
        ap_const_lv3_0 when (tmp_110_fu_2325_p2(0) = '1') else 
        ap_phi_mux_chl_out5_phi_fu_1268_p4;
    chl_out_2_fu_2349_p2 <= std_logic_vector(unsigned(chl_out6_mid2_fu_2331_p3) + unsigned(ap_const_lv3_1));
    chl_out_3_fu_1708_p2 <= std_logic_vector(unsigned(chl_out2_mid2_fu_1700_p3) + unsigned(ap_const_lv3_1));
    chl_out_fu_2038_p2 <= std_logic_vector(unsigned(chl_out3_mid2_fu_2030_p3) + unsigned(ap_const_lv3_1));

    conv1_buff_0_address0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, conv1_buff_0_addr_1_reg_2895, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, conv1_buff_0_addr_reg_2996, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp5_stage0, tmp_110_cast_fu_1951_p1, ap_block_pp3_stage5, tmp_115_cast_fu_2119_p1, ap_block_pp4_stage1, ap_block_pp5_stage1, tmp_123_cast_fu_2462_p1, tmp_127_cast_fu_2566_p1, ap_block_pp3_stage4)
    begin
        if (((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_0_address0 <= tmp_127_cast_fu_2566_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_0_address0 <= tmp_123_cast_fu_2462_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_0_address0 <= conv1_buff_0_addr_reg_2996;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1))) then 
            conv1_buff_0_address0 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_0_address0 <= conv1_buff_0_addr_1_reg_2895;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5))) then 
            conv1_buff_0_address0 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
        else 
            conv1_buff_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_0_address1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5, ap_block_pp5_stage0, tmp_122_cast_fu_2436_p1, ap_block_pp5_stage1, tmp_128_cast_fu_2581_p1)
    begin
        if (((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_0_address1 <= tmp_128_cast_fu_2581_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_0_address1 <= tmp_122_cast_fu_2436_p1(10 - 1 downto 0);
        else 
            conv1_buff_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_0_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            conv1_buff_0_ce0 <= ap_const_logic_1;
        else 
            conv1_buff_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_0_ce1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv1_buff_0_ce1 <= ap_const_logic_1;
        else 
            conv1_buff_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_0_d0_assign_proc : process(reg_1416, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp4_stage0, tmp_43_reg_3036, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp3_stage4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_0_d0 <= tmp_43_reg_3036;
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_0_d0 <= reg_1416;
        else 
            conv1_buff_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_0_we0_assign_proc : process(ap_enable_reg_pp3_iter1, chl_out2_mid2_reg_2782_pp3_iter1_reg, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, chl_out3_mid2_reg_2957, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (chl_out3_mid2_reg_2957 = ap_const_lv3_0)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (chl_out2_mid2_reg_2782_pp3_iter1_reg = ap_const_lv3_0)))) then 
            conv1_buff_0_we0 <= ap_const_logic_1;
        else 
            conv1_buff_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_1_address0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, conv1_buff_1_addr_1_reg_2900, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, conv1_buff_1_addr_reg_3001, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp5_stage0, tmp_110_cast_fu_1951_p1, ap_block_pp3_stage5, tmp_115_cast_fu_2119_p1, ap_block_pp4_stage1, ap_block_pp5_stage1, tmp_123_cast_fu_2462_p1, tmp_127_cast_fu_2566_p1, ap_block_pp3_stage4)
    begin
        if (((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_1_address0 <= tmp_127_cast_fu_2566_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_1_address0 <= tmp_123_cast_fu_2462_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_1_address0 <= conv1_buff_1_addr_reg_3001;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1))) then 
            conv1_buff_1_address0 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_1_address0 <= conv1_buff_1_addr_1_reg_2900;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5))) then 
            conv1_buff_1_address0 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
        else 
            conv1_buff_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_1_address1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5, ap_block_pp5_stage0, tmp_122_cast_fu_2436_p1, ap_block_pp5_stage1, tmp_128_cast_fu_2581_p1)
    begin
        if (((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_1_address1 <= tmp_128_cast_fu_2581_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_1_address1 <= tmp_122_cast_fu_2436_p1(10 - 1 downto 0);
        else 
            conv1_buff_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_1_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            conv1_buff_1_ce0 <= ap_const_logic_1;
        else 
            conv1_buff_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_1_ce1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv1_buff_1_ce1 <= ap_const_logic_1;
        else 
            conv1_buff_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_1_d0_assign_proc : process(reg_1416, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp4_stage0, tmp_43_reg_3036, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp3_stage4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_1_d0 <= tmp_43_reg_3036;
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_1_d0 <= reg_1416;
        else 
            conv1_buff_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_1_we0_assign_proc : process(ap_enable_reg_pp3_iter1, chl_out2_mid2_reg_2782_pp3_iter1_reg, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, chl_out3_mid2_reg_2957, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((chl_out3_mid2_reg_2957 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((chl_out2_mid2_reg_2782_pp3_iter1_reg = ap_const_lv3_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001)))) then 
            conv1_buff_1_we0 <= ap_const_logic_1;
        else 
            conv1_buff_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_2_address0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, conv1_buff_2_addr_1_reg_2905, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, conv1_buff_2_addr_reg_3006, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp5_stage0, tmp_110_cast_fu_1951_p1, ap_block_pp3_stage5, tmp_115_cast_fu_2119_p1, ap_block_pp4_stage1, ap_block_pp5_stage1, tmp_123_cast_fu_2462_p1, tmp_127_cast_fu_2566_p1, ap_block_pp3_stage4)
    begin
        if (((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_2_address0 <= tmp_127_cast_fu_2566_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_2_address0 <= tmp_123_cast_fu_2462_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_2_address0 <= conv1_buff_2_addr_reg_3006;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1))) then 
            conv1_buff_2_address0 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_2_address0 <= conv1_buff_2_addr_1_reg_2905;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5))) then 
            conv1_buff_2_address0 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
        else 
            conv1_buff_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_2_address1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5, ap_block_pp5_stage0, tmp_122_cast_fu_2436_p1, ap_block_pp5_stage1, tmp_128_cast_fu_2581_p1)
    begin
        if (((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_2_address1 <= tmp_128_cast_fu_2581_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_2_address1 <= tmp_122_cast_fu_2436_p1(10 - 1 downto 0);
        else 
            conv1_buff_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_2_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            conv1_buff_2_ce0 <= ap_const_logic_1;
        else 
            conv1_buff_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_2_ce1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv1_buff_2_ce1 <= ap_const_logic_1;
        else 
            conv1_buff_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_2_d0_assign_proc : process(reg_1416, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp4_stage0, tmp_43_reg_3036, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp3_stage4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_2_d0 <= tmp_43_reg_3036;
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_2_d0 <= reg_1416;
        else 
            conv1_buff_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_2_we0_assign_proc : process(ap_enable_reg_pp3_iter1, chl_out2_mid2_reg_2782_pp3_iter1_reg, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, chl_out3_mid2_reg_2957, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((chl_out3_mid2_reg_2957 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((chl_out2_mid2_reg_2782_pp3_iter1_reg = ap_const_lv3_2) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001)))) then 
            conv1_buff_2_we0 <= ap_const_logic_1;
        else 
            conv1_buff_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_3_address0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, conv1_buff_3_addr_1_reg_2910, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, conv1_buff_3_addr_reg_3011, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp5_stage0, tmp_110_cast_fu_1951_p1, ap_block_pp3_stage5, tmp_115_cast_fu_2119_p1, ap_block_pp4_stage1, ap_block_pp5_stage1, tmp_123_cast_fu_2462_p1, tmp_127_cast_fu_2566_p1, ap_block_pp3_stage4)
    begin
        if (((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_3_address0 <= tmp_127_cast_fu_2566_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_3_address0 <= tmp_123_cast_fu_2462_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_3_address0 <= conv1_buff_3_addr_reg_3011;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1))) then 
            conv1_buff_3_address0 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_3_address0 <= conv1_buff_3_addr_1_reg_2910;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5))) then 
            conv1_buff_3_address0 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
        else 
            conv1_buff_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_3_address1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5, ap_block_pp5_stage0, tmp_122_cast_fu_2436_p1, ap_block_pp5_stage1, tmp_128_cast_fu_2581_p1)
    begin
        if (((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_3_address1 <= tmp_128_cast_fu_2581_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_3_address1 <= tmp_122_cast_fu_2436_p1(10 - 1 downto 0);
        else 
            conv1_buff_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_3_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            conv1_buff_3_ce0 <= ap_const_logic_1;
        else 
            conv1_buff_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_3_ce1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv1_buff_3_ce1 <= ap_const_logic_1;
        else 
            conv1_buff_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_3_d0_assign_proc : process(reg_1416, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp4_stage0, tmp_43_reg_3036, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp3_stage4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_3_d0 <= tmp_43_reg_3036;
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_3_d0 <= reg_1416;
        else 
            conv1_buff_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_3_we0_assign_proc : process(ap_enable_reg_pp3_iter1, chl_out2_mid2_reg_2782_pp3_iter1_reg, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, chl_out3_mid2_reg_2957, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((chl_out3_mid2_reg_2957 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((chl_out2_mid2_reg_2782_pp3_iter1_reg = ap_const_lv3_3) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001)))) then 
            conv1_buff_3_we0 <= ap_const_logic_1;
        else 
            conv1_buff_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_4_address0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, conv1_buff_4_addr_1_reg_2915, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, conv1_buff_4_addr_reg_3016, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp5_stage0, tmp_110_cast_fu_1951_p1, ap_block_pp3_stage5, tmp_115_cast_fu_2119_p1, ap_block_pp4_stage1, ap_block_pp5_stage1, tmp_123_cast_fu_2462_p1, tmp_127_cast_fu_2566_p1, ap_block_pp3_stage4)
    begin
        if (((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_4_address0 <= tmp_127_cast_fu_2566_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_4_address0 <= tmp_123_cast_fu_2462_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_4_address0 <= conv1_buff_4_addr_reg_3016;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1))) then 
            conv1_buff_4_address0 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_4_address0 <= conv1_buff_4_addr_1_reg_2915;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5))) then 
            conv1_buff_4_address0 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
        else 
            conv1_buff_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_4_address1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5, ap_block_pp5_stage0, tmp_122_cast_fu_2436_p1, ap_block_pp5_stage1, tmp_128_cast_fu_2581_p1)
    begin
        if (((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_4_address1 <= tmp_128_cast_fu_2581_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_4_address1 <= tmp_122_cast_fu_2436_p1(10 - 1 downto 0);
        else 
            conv1_buff_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_4_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            conv1_buff_4_ce0 <= ap_const_logic_1;
        else 
            conv1_buff_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_4_ce1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv1_buff_4_ce1 <= ap_const_logic_1;
        else 
            conv1_buff_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_4_d0_assign_proc : process(reg_1416, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp4_stage0, tmp_43_reg_3036, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp3_stage4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_4_d0 <= tmp_43_reg_3036;
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_4_d0 <= reg_1416;
        else 
            conv1_buff_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_4_we0_assign_proc : process(ap_enable_reg_pp3_iter1, chl_out2_mid2_reg_2782_pp3_iter1_reg, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, chl_out3_mid2_reg_2957, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((chl_out3_mid2_reg_2957 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((chl_out2_mid2_reg_2782_pp3_iter1_reg = ap_const_lv3_4) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001)))) then 
            conv1_buff_4_we0 <= ap_const_logic_1;
        else 
            conv1_buff_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_5_address0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, conv1_buff_5_addr_1_reg_2920, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, conv1_buff_5_addr_reg_3021, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp5_stage0, tmp_110_cast_fu_1951_p1, ap_block_pp3_stage5, tmp_115_cast_fu_2119_p1, ap_block_pp4_stage1, ap_block_pp5_stage1, tmp_123_cast_fu_2462_p1, tmp_127_cast_fu_2566_p1, ap_block_pp3_stage4)
    begin
        if (((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_5_address0 <= tmp_127_cast_fu_2566_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_5_address0 <= tmp_123_cast_fu_2462_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_5_address0 <= conv1_buff_5_addr_reg_3021;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1))) then 
            conv1_buff_5_address0 <= tmp_115_cast_fu_2119_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_5_address0 <= conv1_buff_5_addr_1_reg_2920;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5))) then 
            conv1_buff_5_address0 <= tmp_110_cast_fu_1951_p1(10 - 1 downto 0);
        else 
            conv1_buff_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_5_address1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5, ap_block_pp5_stage0, tmp_122_cast_fu_2436_p1, ap_block_pp5_stage1, tmp_128_cast_fu_2581_p1)
    begin
        if (((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv1_buff_5_address1 <= tmp_128_cast_fu_2581_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            conv1_buff_5_address1 <= tmp_122_cast_fu_2436_p1(10 - 1 downto 0);
        else 
            conv1_buff_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_5_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_enable_reg_pp3_iter1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            conv1_buff_5_ce0 <= ap_const_logic_1;
        else 
            conv1_buff_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_5_ce1_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_block_pp5_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv1_buff_5_ce1 <= ap_const_logic_1;
        else 
            conv1_buff_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_buff_5_d0_assign_proc : process(reg_1416, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp4_stage0, tmp_43_reg_3036, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp3_stage4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            conv1_buff_5_d0 <= tmp_43_reg_3036;
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            conv1_buff_5_d0 <= reg_1416;
        else 
            conv1_buff_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv1_buff_5_we0_assign_proc : process(ap_enable_reg_pp3_iter1, chl_out2_mid2_reg_2782_pp3_iter1_reg, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, chl_out3_mid2_reg_2957, ap_CS_fsm_pp3_stage4, ap_enable_reg_pp4_iter1, ap_block_pp3_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((chl_out3_mid2_reg_2957 = ap_const_lv3_5) or ((chl_out3_mid2_reg_2957 = ap_const_lv3_6) or (chl_out3_mid2_reg_2957 = ap_const_lv3_7)))) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4_11001) and ((chl_out2_mid2_reg_2782_pp3_iter1_reg = ap_const_lv3_5) or ((chl_out2_mid2_reg_2782_pp3_iter1_reg = ap_const_lv3_6) or (chl_out2_mid2_reg_2782_pp3_iter1_reg = ap_const_lv3_7)))))) then 
            conv1_buff_5_we0 <= ap_const_logic_1;
        else 
            conv1_buff_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out1_0_address0_assign_proc : process(ap_block_pp6_stage0, ap_CS_fsm_pp5_stage0, ap_CS_fsm_pp6_stage0, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11, ap_block_pp5_stage0, tmp_132_cast_fu_2590_p1, tmp_128_fu_2641_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            conv_out1_0_address0 <= tmp_128_fu_2641_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv_out1_0_address0 <= tmp_132_cast_fu_2590_p1(8 - 1 downto 0);
        else 
            conv_out1_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_out1_0_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11)
    begin
        if ((((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001)) or ((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv_out1_0_ce0 <= ap_const_logic_1;
        else 
            conv_out1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out1_0_d0 <= reg_1405;

    conv_out1_0_we0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, chl_out6_mid2_reg_3070_pp5_iter10_reg, ap_enable_reg_pp5_iter11)
    begin
        if (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (chl_out6_mid2_reg_3070_pp5_iter10_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
            conv_out1_0_we0 <= ap_const_logic_1;
        else 
            conv_out1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out1_1_address0_assign_proc : process(ap_block_pp6_stage0, ap_CS_fsm_pp5_stage0, ap_CS_fsm_pp6_stage0, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11, ap_block_pp5_stage0, tmp_132_cast_fu_2590_p1, tmp_128_fu_2641_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            conv_out1_1_address0 <= tmp_128_fu_2641_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv_out1_1_address0 <= tmp_132_cast_fu_2590_p1(8 - 1 downto 0);
        else 
            conv_out1_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_out1_1_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11)
    begin
        if ((((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001)) or ((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv_out1_1_ce0 <= ap_const_logic_1;
        else 
            conv_out1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out1_1_d0 <= reg_1405;

    conv_out1_1_we0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, chl_out6_mid2_reg_3070_pp5_iter10_reg, ap_enable_reg_pp5_iter11)
    begin
        if (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (chl_out6_mid2_reg_3070_pp5_iter10_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
            conv_out1_1_we0 <= ap_const_logic_1;
        else 
            conv_out1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out1_2_address0_assign_proc : process(ap_block_pp6_stage0, ap_CS_fsm_pp5_stage0, ap_CS_fsm_pp6_stage0, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11, ap_block_pp5_stage0, tmp_132_cast_fu_2590_p1, tmp_128_fu_2641_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            conv_out1_2_address0 <= tmp_128_fu_2641_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv_out1_2_address0 <= tmp_132_cast_fu_2590_p1(8 - 1 downto 0);
        else 
            conv_out1_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_out1_2_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11)
    begin
        if ((((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001)) or ((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv_out1_2_ce0 <= ap_const_logic_1;
        else 
            conv_out1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out1_2_d0 <= reg_1405;

    conv_out1_2_we0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, chl_out6_mid2_reg_3070_pp5_iter10_reg, ap_enable_reg_pp5_iter11)
    begin
        if (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (chl_out6_mid2_reg_3070_pp5_iter10_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
            conv_out1_2_we0 <= ap_const_logic_1;
        else 
            conv_out1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out1_3_address0_assign_proc : process(ap_block_pp6_stage0, ap_CS_fsm_pp5_stage0, ap_CS_fsm_pp6_stage0, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11, ap_block_pp5_stage0, tmp_132_cast_fu_2590_p1, tmp_128_fu_2641_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            conv_out1_3_address0 <= tmp_128_fu_2641_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv_out1_3_address0 <= tmp_132_cast_fu_2590_p1(8 - 1 downto 0);
        else 
            conv_out1_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_out1_3_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11)
    begin
        if ((((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001)) or ((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv_out1_3_ce0 <= ap_const_logic_1;
        else 
            conv_out1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out1_3_d0 <= reg_1405;

    conv_out1_3_we0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, chl_out6_mid2_reg_3070_pp5_iter10_reg, ap_enable_reg_pp5_iter11)
    begin
        if (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (chl_out6_mid2_reg_3070_pp5_iter10_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
            conv_out1_3_we0 <= ap_const_logic_1;
        else 
            conv_out1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out1_4_address0_assign_proc : process(ap_block_pp6_stage0, ap_CS_fsm_pp5_stage0, ap_CS_fsm_pp6_stage0, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11, ap_block_pp5_stage0, tmp_132_cast_fu_2590_p1, tmp_128_fu_2641_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            conv_out1_4_address0 <= tmp_128_fu_2641_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv_out1_4_address0 <= tmp_132_cast_fu_2590_p1(8 - 1 downto 0);
        else 
            conv_out1_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_out1_4_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11)
    begin
        if ((((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001)) or ((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv_out1_4_ce0 <= ap_const_logic_1;
        else 
            conv_out1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out1_4_d0 <= reg_1405;

    conv_out1_4_we0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, chl_out6_mid2_reg_3070_pp5_iter10_reg, ap_enable_reg_pp5_iter11)
    begin
        if (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (chl_out6_mid2_reg_3070_pp5_iter10_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
            conv_out1_4_we0 <= ap_const_logic_1;
        else 
            conv_out1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out1_5_address0_assign_proc : process(ap_block_pp6_stage0, ap_CS_fsm_pp5_stage0, ap_CS_fsm_pp6_stage0, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11, ap_block_pp5_stage0, tmp_132_cast_fu_2590_p1, tmp_128_fu_2641_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            conv_out1_5_address0 <= tmp_128_fu_2641_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            conv_out1_5_address0 <= tmp_132_cast_fu_2590_p1(8 - 1 downto 0);
        else 
            conv_out1_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_out1_5_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter0, ap_enable_reg_pp5_iter11)
    begin
        if ((((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001)) or ((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)))) then 
            conv_out1_5_ce0 <= ap_const_logic_1;
        else 
            conv_out1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out1_5_d0 <= reg_1405;

    conv_out1_5_we0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, chl_out6_mid2_reg_3070_pp5_iter10_reg, ap_enable_reg_pp5_iter11)
    begin
        if (((ap_enable_reg_pp5_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001) and ((chl_out6_mid2_reg_3070_pp5_iter10_reg = ap_const_lv3_5) or ((chl_out6_mid2_reg_3070_pp5_iter10_reg = ap_const_lv3_6) or (chl_out6_mid2_reg_3070_pp5_iter10_reg = ap_const_lv3_7))))) then 
            conv_out1_5_we0 <= ap_const_logic_1;
        else 
            conv_out1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond10_fu_2599_p2 <= "1" when (indvar4_reg_1320 = ap_const_lv11_498) else "0";
    exitcond1_fu_2058_p2 <= "1" when (chl_out_fu_2038_p2 = ap_const_lv3_6) else "0";
    exitcond1_mid_fu_2004_p2 <= (not_exitcond_flatten_2_fu_1998_p2 and ap_phi_mux_exitcond12_phi_fu_1179_p4);
    exitcond4_fu_1756_p2 <= "1" when (chl_out_3_fu_1708_p2 = ap_const_lv3_6) else "0";
    exitcond4_mid4_fu_1644_p2 <= (not_exitcond_flatten_4_fu_1638_p2 and exitcond4_mid_fu_1600_p2);
    exitcond4_mid5_fu_1682_p2 <= (not_exitcond_flatten_1_fu_1676_p2 and exitcond4_mid4_fu_1644_p2);
    exitcond4_mid_fu_1600_p2 <= (not_exitcond_flatten_fu_1594_p2 and ap_phi_mux_exitcond11_phi_fu_1057_p4);
    exitcond7_fu_1476_p2 <= "1" when (ap_phi_mux_indvar8_phi_fu_979_p4 = ap_const_lv11_400) else "0";
    exitcond8_fu_1493_p2 <= "1" when (indvar2_reg_987 = ap_const_lv8_96) else "0";
    exitcond9_fu_1428_p2 <= "1" when (ap_phi_mux_indvar_phi_fu_967_p4 = ap_const_lv3_6) else "0";
    exitcond_flatten10_fu_1774_p2 <= "1" when (indvar_flatten_next1_fu_1748_p3 = ap_const_lv16_5BE0) else "0";
    exitcond_flatten11_fu_1780_p2 <= "1" when (ap_phi_mux_indvar_flatten11_phi_fu_1156_p4 = ap_const_lv17_1CB5F) else "0";
    exitcond_flatten12_fu_2064_p2 <= "1" when (indvar_flatten_next1_2_fu_2050_p3 = ap_const_lv8_A8) else "0";
    exitcond_flatten13_fu_2070_p2 <= "1" when (ap_phi_mux_indvar_flatten13_phi_fu_1234_p4 = ap_const_lv13_125F) else "0";
    exitcond_flatten13_m_fu_1612_p2 <= (not_exitcond_flatten_fu_1594_p2 and ap_phi_mux_exitcond_flatten17_phi_fu_1035_p4);
    exitcond_flatten13_n_fu_1632_p2 <= (ap_phi_mux_exitcond_flatten17_phi_fu_1035_p4 xor ap_const_lv1_1);
    exitcond_flatten14_fu_2375_p2 <= "1" when (indvar_flatten_next1_4_fu_2361_p3 = ap_const_lv7_54) else "0";
    exitcond_flatten15_fu_2381_p2 <= "1" when (ap_phi_mux_indvar_flatten15_phi_fu_1312_p4 = ap_const_lv11_497) else "0";
    exitcond_flatten9_fu_1768_p2 <= "1" when (indvar_flatten_next9_fu_1734_p3 = ap_const_lv13_1260) else "0";
    exitcond_flatten_fu_1762_p2 <= "1" when (indvar_flatten_next_fu_1720_p3 = ap_const_lv8_A8) else "0";
    exitcond_flatten_mid_7_fu_1650_p2 <= (not_exitcond_flatten_4_fu_1638_p2 and exitcond_flatten_mid_fu_1606_p2);
    exitcond_flatten_mid_fu_1606_p2 <= (not_exitcond_flatten_fu_1594_p2 and ap_phi_mux_exitcond_flatten18_phi_fu_1046_p4);
    exitcond_fu_2369_p2 <= "1" when (chl_out_2_fu_2349_p2 = ap_const_lv3_6) else "0";
    exitcond_mid_fu_2311_p2 <= (not_exitcond_flatten_3_fu_2305_p2 and ap_phi_mux_exitcond13_phi_fu_1257_p4);

    grp_fu_1353_p0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, reg_1416, ap_enable_reg_pp4_iter0, tmp_68_reg_2925, ap_CS_fsm_pp3_stage7, tmp_70_reg_3026, ap_CS_fsm_pp5_stage0, tmp_79_reg_3191, ap_enable_reg_pp5_iter1, ap_enable_reg_pp5_iter4, ap_block_pp5_stage0, ap_block_pp5_stage1, ap_block_pp3_stage7, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3)
    begin
        if (((ap_enable_reg_pp5_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            grp_fu_1353_p0 <= reg_1416;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            grp_fu_1353_p0 <= tmp_79_reg_3191;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3))) then 
            grp_fu_1353_p0 <= tmp_70_reg_3026;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage7))) then 
            grp_fu_1353_p0 <= tmp_68_reg_2925;
        else 
            grp_fu_1353_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1353_p1_assign_proc : process(reg_1405, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp5_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp3_stage7, UnifiedRetVal_i_reg_3031, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter1, tmp_80_reg_3196, tmp_81_reg_3236, ap_enable_reg_pp5_iter4, ap_block_pp5_stage0, ap_block_pp5_stage1, ap_block_pp3_stage7, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3)
    begin
        if (((ap_enable_reg_pp5_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            grp_fu_1353_p1 <= tmp_81_reg_3236;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            grp_fu_1353_p1 <= tmp_80_reg_3196;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3))) then 
            grp_fu_1353_p1 <= UnifiedRetVal_i_reg_3031;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage7))) then 
            grp_fu_1353_p1 <= reg_1405;
        else 
            grp_fu_1353_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1361_p0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage3, pic_in_load_reg_2885, ap_CS_fsm_pp5_stage0, tmp_52_reg_3281, ap_enable_reg_pp5_iter9, ap_block_pp5_stage0, ap_block_pp3_stage3)
    begin
        if (((ap_enable_reg_pp5_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            grp_fu_1361_p0 <= tmp_52_reg_3281;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage3))) then 
            grp_fu_1361_p0 <= pic_in_load_reg_2885;
        else 
            grp_fu_1361_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1361_p1_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage3, tmp_67_reg_2890, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter9, ap_block_pp5_stage0, ap_block_pp3_stage3)
    begin
        if (((ap_enable_reg_pp5_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            grp_fu_1361_p1 <= ap_const_lv32_3E800000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage3))) then 
            grp_fu_1361_p1 <= tmp_67_reg_2890;
        else 
            grp_fu_1361_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1371_p7_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_CS_fsm_pp5_stage0, chl_out6_mid2_reg_3070, chl_out6_mid2_reg_3070_pp5_iter5_reg, ap_enable_reg_pp5_iter1, ap_enable_reg_pp5_iter5, ap_block_pp5_stage0, ap_block_pp5_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_enable_reg_pp5_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            grp_fu_1371_p7 <= chl_out6_mid2_reg_3070_pp5_iter5_reg;
        elsif (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            grp_fu_1371_p7 <= chl_out6_mid2_reg_3070;
        else 
            grp_fu_1371_p7 <= "XXX";
        end if; 
    end process;


    grp_fu_1388_p7_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_enable_reg_pp5_iter3, ap_CS_fsm_pp5_stage0, chl_out6_mid2_reg_3070, chl_out6_mid2_reg_3070_pp5_iter3_reg, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0, ap_block_pp5_stage1)
    begin
        if (((ap_enable_reg_pp5_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1) and (ap_const_boolean_0 = ap_block_pp5_stage1))) then 
            grp_fu_1388_p7 <= chl_out6_mid2_reg_3070_pp5_iter3_reg;
        elsif (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            grp_fu_1388_p7 <= chl_out6_mid2_reg_3070;
        else 
            grp_fu_1388_p7 <= "XXX";
        end if; 
    end process;

    idx_urem3_fu_2623_p3 <= 
        next_urem3_fu_2611_p2 when (tmp_126_fu_2617_p2(0) = '1') else 
        ap_const_lv11_0;
    idx_urem_fu_1537_p3 <= 
        next_urem_fu_1525_p2 when (tmp_103_fu_1531_p2(0) = '1') else 
        ap_const_lv8_0;
    indvar1_fu_1488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvar8_reg_975_pp1_iter1_reg),64));
    indvar_flatten11_op_fu_1728_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten9_phi_fu_1123_p4) + unsigned(ap_const_lv13_1));
    indvar_flatten31_op_fu_1742_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten10_phi_fu_1134_p4) + unsigned(ap_const_lv16_1));
    indvar_flatten68_op_fu_2044_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten12_phi_fu_1212_p4) + unsigned(ap_const_lv8_1));
    indvar_flatten87_op_fu_2355_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten14_phi_fu_1290_p4) + unsigned(ap_const_lv7_1));
    indvar_flatten_next1_1_fu_1978_p2 <= std_logic_vector(unsigned(indvar_flatten11_reg_1152) + unsigned(ap_const_lv17_1));
    indvar_flatten_next1_2_fu_2050_p3 <= 
        ap_const_lv8_1 when (ap_phi_mux_exitcond_flatten19_phi_fu_1168_p4(0) = '1') else 
        indvar_flatten68_op_fu_2044_p2;
    indvar_flatten_next1_3_fu_2285_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(indvar_flatten13_reg_1230));
    indvar_flatten_next1_4_fu_2361_p3 <= 
        ap_const_lv7_1 when (ap_phi_mux_exitcond_flatten20_phi_fu_1246_p4(0) = '1') else 
        indvar_flatten87_op_fu_2355_p2;
    indvar_flatten_next1_5_fu_2520_p2 <= std_logic_vector(unsigned(indvar_flatten15_reg_1308) + unsigned(ap_const_lv11_1));
    indvar_flatten_next1_fu_1748_p3 <= 
        ap_const_lv16_1 when (ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4(0) = '1') else 
        indvar_flatten31_op_fu_1742_p2;
    indvar_flatten_next9_fu_1734_p3 <= 
        ap_const_lv13_1 when (tmp_89_fu_1618_p2(0) = '1') else 
        indvar_flatten11_op_fu_1728_p2;
    indvar_flatten_next_fu_1720_p3 <= 
        ap_const_lv8_1 when (tmp_86_fu_1662_p2(0) = '1') else 
        indvar_flatten_op_fu_1714_p2;
    indvar_flatten_op_fu_1714_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_1101_p4) + unsigned(ap_const_lv8_1));
    indvar_next4_fu_1482_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar8_phi_fu_979_p4) + unsigned(ap_const_lv11_1));
    indvar_next5_fu_1499_p2 <= std_logic_vector(unsigned(indvar2_reg_987) + unsigned(ap_const_lv8_1));
    indvar_next6_fu_2605_p2 <= std_logic_vector(unsigned(indvar4_reg_1320) + unsigned(ap_const_lv11_1));
    indvar_next_fu_1434_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_phi_fu_967_p4) + unsigned(ap_const_lv3_1));
    kc_cast_mid2_cast_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kc_cast_mid2_fu_1794_p3),5));
    kc_cast_mid2_fu_1794_p3 <= 
        kc_fu_1789_p2 when (exitcond_flatten13_m_reg_2755(0) = '1') else 
        kc_mid_reg_2741;
    kc_fu_1789_p2 <= std_logic_vector(unsigned(kc_mid_reg_2741) + unsigned(ap_const_lv3_1));
    kc_mid_fu_1578_p3 <= 
        ap_const_lv3_0 when (ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4(0) = '1') else 
        ap_phi_mux_kc_cast_phi_fu_1068_p4;
    kr_2_fu_1572_p2 <= std_logic_vector(unsigned(ap_phi_mux_kr_phi_fu_1145_p4) + unsigned(ap_const_lv3_1));
    kr_cast_mid2_fu_1786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kr_cast_mid2_v_reg_2747),5));
    kr_cast_mid2_v_fu_1586_p3 <= 
        kr_2_fu_1572_p2 when (ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4(0) = '1') else 
        ap_phi_mux_kr_phi_fu_1145_p4;
    m_axi_BIAS_ARADDR <= ap_const_lv32_0;
    m_axi_BIAS_ARBURST <= ap_const_lv2_0;
    m_axi_BIAS_ARCACHE <= ap_const_lv4_0;
    m_axi_BIAS_ARID <= ap_const_lv1_0;
    m_axi_BIAS_ARLEN <= ap_const_lv32_6;
    m_axi_BIAS_ARLOCK <= ap_const_lv2_0;
    m_axi_BIAS_ARPROT <= ap_const_lv3_0;
    m_axi_BIAS_ARQOS <= ap_const_lv4_0;
    m_axi_BIAS_ARREGION <= ap_const_lv4_0;
    m_axi_BIAS_ARSIZE <= ap_const_lv3_0;
    m_axi_BIAS_ARUSER <= ap_const_lv1_0;

    m_axi_BIAS_ARVALID_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_reg_ioackin_m_axi_BIAS_ARREADY)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_reg_ioackin_m_axi_BIAS_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_BIAS_ARVALID <= ap_const_logic_1;
        else 
            m_axi_BIAS_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_BIAS_AWADDR <= ap_const_lv32_0;
    m_axi_BIAS_AWBURST <= ap_const_lv2_0;
    m_axi_BIAS_AWCACHE <= ap_const_lv4_0;
    m_axi_BIAS_AWID <= ap_const_lv1_0;
    m_axi_BIAS_AWLEN <= ap_const_lv32_0;
    m_axi_BIAS_AWLOCK <= ap_const_lv2_0;
    m_axi_BIAS_AWPROT <= ap_const_lv3_0;
    m_axi_BIAS_AWQOS <= ap_const_lv4_0;
    m_axi_BIAS_AWREGION <= ap_const_lv4_0;
    m_axi_BIAS_AWSIZE <= ap_const_lv3_0;
    m_axi_BIAS_AWUSER <= ap_const_lv1_0;
    m_axi_BIAS_AWVALID <= ap_const_logic_0;
    m_axi_BIAS_BREADY <= ap_const_logic_0;

    m_axi_BIAS_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_BIAS_RREADY <= ap_const_logic_1;
        else 
            m_axi_BIAS_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_BIAS_WDATA <= ap_const_lv32_0;
    m_axi_BIAS_WID <= ap_const_lv1_0;
    m_axi_BIAS_WLAST <= ap_const_logic_0;
    m_axi_BIAS_WSTRB <= ap_const_lv4_0;
    m_axi_BIAS_WUSER <= ap_const_lv1_0;
    m_axi_BIAS_WVALID <= ap_const_logic_0;
    m_axi_FM_DDR_BUFF1_ARADDR <= ap_const_lv32_0;
    m_axi_FM_DDR_BUFF1_ARBURST <= ap_const_lv2_0;
    m_axi_FM_DDR_BUFF1_ARCACHE <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF1_ARID <= ap_const_lv1_0;
    m_axi_FM_DDR_BUFF1_ARLEN <= ap_const_lv32_400;
    m_axi_FM_DDR_BUFF1_ARLOCK <= ap_const_lv2_0;
    m_axi_FM_DDR_BUFF1_ARPROT <= ap_const_lv3_0;
    m_axi_FM_DDR_BUFF1_ARQOS <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF1_ARREGION <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF1_ARSIZE <= ap_const_lv3_0;
    m_axi_FM_DDR_BUFF1_ARUSER <= ap_const_lv1_0;

    m_axi_FM_DDR_BUFF1_ARVALID_assign_proc : process(ap_CS_fsm_state10, ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY)
    begin
        if (((ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_FM_DDR_BUFF1_ARVALID <= ap_const_logic_1;
        else 
            m_axi_FM_DDR_BUFF1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_FM_DDR_BUFF1_AWADDR <= ap_const_lv32_0;
    m_axi_FM_DDR_BUFF1_AWBURST <= ap_const_lv2_0;
    m_axi_FM_DDR_BUFF1_AWCACHE <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF1_AWID <= ap_const_lv1_0;
    m_axi_FM_DDR_BUFF1_AWLEN <= ap_const_lv32_0;
    m_axi_FM_DDR_BUFF1_AWLOCK <= ap_const_lv2_0;
    m_axi_FM_DDR_BUFF1_AWPROT <= ap_const_lv3_0;
    m_axi_FM_DDR_BUFF1_AWQOS <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF1_AWREGION <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF1_AWSIZE <= ap_const_lv3_0;
    m_axi_FM_DDR_BUFF1_AWUSER <= ap_const_lv1_0;
    m_axi_FM_DDR_BUFF1_AWVALID <= ap_const_logic_0;
    m_axi_FM_DDR_BUFF1_BREADY <= ap_const_logic_0;

    m_axi_FM_DDR_BUFF1_RREADY_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond7_reg_2687, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond7_reg_2687 = ap_const_lv1_0))) then 
            m_axi_FM_DDR_BUFF1_RREADY <= ap_const_logic_1;
        else 
            m_axi_FM_DDR_BUFF1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_FM_DDR_BUFF1_WDATA <= ap_const_lv32_0;
    m_axi_FM_DDR_BUFF1_WID <= ap_const_lv1_0;
    m_axi_FM_DDR_BUFF1_WLAST <= ap_const_logic_0;
    m_axi_FM_DDR_BUFF1_WSTRB <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF1_WUSER <= ap_const_lv1_0;
    m_axi_FM_DDR_BUFF1_WVALID <= ap_const_logic_0;
    m_axi_FM_DDR_BUFF2_ARADDR <= ap_const_lv32_0;
    m_axi_FM_DDR_BUFF2_ARBURST <= ap_const_lv2_0;
    m_axi_FM_DDR_BUFF2_ARCACHE <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF2_ARID <= ap_const_lv1_0;
    m_axi_FM_DDR_BUFF2_ARLEN <= ap_const_lv32_0;
    m_axi_FM_DDR_BUFF2_ARLOCK <= ap_const_lv2_0;
    m_axi_FM_DDR_BUFF2_ARPROT <= ap_const_lv3_0;
    m_axi_FM_DDR_BUFF2_ARQOS <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF2_ARREGION <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF2_ARSIZE <= ap_const_lv3_0;
    m_axi_FM_DDR_BUFF2_ARUSER <= ap_const_lv1_0;
    m_axi_FM_DDR_BUFF2_ARVALID <= ap_const_logic_0;
    m_axi_FM_DDR_BUFF2_AWADDR <= ap_const_lv32_0;
    m_axi_FM_DDR_BUFF2_AWBURST <= ap_const_lv2_0;
    m_axi_FM_DDR_BUFF2_AWCACHE <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF2_AWID <= ap_const_lv1_0;
    m_axi_FM_DDR_BUFF2_AWLEN <= ap_const_lv32_498;
    m_axi_FM_DDR_BUFF2_AWLOCK <= ap_const_lv2_0;
    m_axi_FM_DDR_BUFF2_AWPROT <= ap_const_lv3_0;
    m_axi_FM_DDR_BUFF2_AWQOS <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF2_AWREGION <= ap_const_lv4_0;
    m_axi_FM_DDR_BUFF2_AWSIZE <= ap_const_lv3_0;
    m_axi_FM_DDR_BUFF2_AWUSER <= ap_const_lv1_0;

    m_axi_FM_DDR_BUFF2_AWVALID_assign_proc : process(ap_CS_fsm_state79, ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY)
    begin
        if (((ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            m_axi_FM_DDR_BUFF2_AWVALID <= ap_const_logic_1;
        else 
            m_axi_FM_DDR_BUFF2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_FM_DDR_BUFF2_BREADY_assign_proc : process(m_axi_FM_DDR_BUFF2_BVALID, ap_CS_fsm_state87)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state87) and (m_axi_FM_DDR_BUFF2_BVALID = ap_const_logic_1))) then 
            m_axi_FM_DDR_BUFF2_BREADY <= ap_const_logic_1;
        else 
            m_axi_FM_DDR_BUFF2_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_FM_DDR_BUFF2_RREADY <= ap_const_logic_0;
    m_axi_FM_DDR_BUFF2_WDATA <= tmp_76_reg_3340;
    m_axi_FM_DDR_BUFF2_WID <= ap_const_lv1_0;
    m_axi_FM_DDR_BUFF2_WLAST <= ap_const_logic_0;
    m_axi_FM_DDR_BUFF2_WSTRB <= ap_const_lv4_F;
    m_axi_FM_DDR_BUFF2_WUSER <= ap_const_lv1_0;

    m_axi_FM_DDR_BUFF2_WVALID_assign_proc : process(ap_enable_reg_pp6_iter2, exitcond10_reg_3286_pp6_iter1_reg, ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY, ap_block_pp6_stage0_01001)
    begin
        if (((ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY = ap_const_logic_0) and (ap_enable_reg_pp6_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_01001) and (exitcond10_reg_3286_pp6_iter1_reg = ap_const_lv1_0))) then 
            m_axi_FM_DDR_BUFF2_WVALID <= ap_const_logic_1;
        else 
            m_axi_FM_DDR_BUFF2_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_WEIGHT_ARADDR <= ap_const_lv32_0;
    m_axi_WEIGHT_ARBURST <= ap_const_lv2_0;
    m_axi_WEIGHT_ARCACHE <= ap_const_lv4_0;
    m_axi_WEIGHT_ARID <= ap_const_lv1_0;
    m_axi_WEIGHT_ARLEN <= ap_const_lv32_96;
    m_axi_WEIGHT_ARLOCK <= ap_const_lv2_0;
    m_axi_WEIGHT_ARPROT <= ap_const_lv3_0;
    m_axi_WEIGHT_ARQOS <= ap_const_lv4_0;
    m_axi_WEIGHT_ARREGION <= ap_const_lv4_0;
    m_axi_WEIGHT_ARSIZE <= ap_const_lv3_0;
    m_axi_WEIGHT_ARUSER <= ap_const_lv1_0;

    m_axi_WEIGHT_ARVALID_assign_proc : process(ap_CS_fsm_state20, ap_reg_ioackin_m_axi_WEIGHT_ARREADY)
    begin
        if (((ap_reg_ioackin_m_axi_WEIGHT_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_WEIGHT_ARVALID <= ap_const_logic_1;
        else 
            m_axi_WEIGHT_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_WEIGHT_AWADDR <= ap_const_lv32_0;
    m_axi_WEIGHT_AWBURST <= ap_const_lv2_0;
    m_axi_WEIGHT_AWCACHE <= ap_const_lv4_0;
    m_axi_WEIGHT_AWID <= ap_const_lv1_0;
    m_axi_WEIGHT_AWLEN <= ap_const_lv32_0;
    m_axi_WEIGHT_AWLOCK <= ap_const_lv2_0;
    m_axi_WEIGHT_AWPROT <= ap_const_lv3_0;
    m_axi_WEIGHT_AWQOS <= ap_const_lv4_0;
    m_axi_WEIGHT_AWREGION <= ap_const_lv4_0;
    m_axi_WEIGHT_AWSIZE <= ap_const_lv3_0;
    m_axi_WEIGHT_AWUSER <= ap_const_lv1_0;
    m_axi_WEIGHT_AWVALID <= ap_const_logic_0;
    m_axi_WEIGHT_BREADY <= ap_const_logic_0;

    m_axi_WEIGHT_RREADY_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, exitcond8_reg_2701, ap_block_pp2_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond8_reg_2701 = ap_const_lv1_0))) then 
            m_axi_WEIGHT_RREADY <= ap_const_logic_1;
        else 
            m_axi_WEIGHT_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_WEIGHT_WDATA <= ap_const_lv32_0;
    m_axi_WEIGHT_WID <= ap_const_lv1_0;
    m_axi_WEIGHT_WLAST <= ap_const_logic_0;
    m_axi_WEIGHT_WSTRB <= ap_const_lv4_0;
    m_axi_WEIGHT_WUSER <= ap_const_lv1_0;
    m_axi_WEIGHT_WVALID <= ap_const_logic_0;
    next_mul3_fu_2631_p2 <= std_logic_vector(unsigned(ap_const_lv22_A73) + unsigned(phi_mul3_reg_1331));
    next_mul_fu_1505_p2 <= std_logic_vector(unsigned(ap_const_lv16_148) + unsigned(phi_mul_reg_998));
    next_urem3_fu_2611_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(phi_urem3_reg_1342));
    next_urem_fu_1525_p2 <= std_logic_vector(unsigned(phi_urem_reg_1009) + unsigned(ap_const_lv8_1));
    not_exitcond_flatten_1_fu_1676_p2 <= (exitcond_flatten_mid_7_fu_1650_p2 xor ap_const_lv1_1);
    not_exitcond_flatten_2_fu_1998_p2 <= (ap_phi_mux_exitcond_flatten19_phi_fu_1168_p4 xor ap_const_lv1_1);
    not_exitcond_flatten_3_fu_2305_p2 <= (ap_phi_mux_exitcond_flatten20_phi_fu_1246_p4 xor ap_const_lv1_1);
    not_exitcond_flatten_4_fu_1638_p2 <= (exitcond_flatten13_n_fu_1632_p2 or ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4);
    not_exitcond_flatten_fu_1594_p2 <= (ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4 xor ap_const_lv1_1);
    notlhs_fu_2253_p2 <= "0" when (tmp_71_fu_2239_p4 = ap_const_lv8_FF) else "1";
    notrhs_fu_2259_p2 <= "1" when (tmp_109_fu_2249_p1 = ap_const_lv23_0) else "0";
    p_shl14_cast_fu_1865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_95_fu_1858_p3),6));
    p_shl15_cast_fu_1935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_100_fu_1928_p3),11));
    p_shl16_cast_fu_2092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_105_fu_2085_p3),11));
    p_shl17_cast_fu_2103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_106_fu_2096_p3),11));
    p_shl18_cast_fu_2409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_111_fu_2402_p3),11));
    p_shl19_cast_fu_2420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_112_fu_2413_p3),11));
    p_shl20_cast_fu_2539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_116_fu_2531_p3),11));
    p_shl21_cast_fu_2551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_117_fu_2543_p3),11));
    p_shl22_cast_fu_2493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_122_fu_2486_p3),9));
    p_shl23_cast_fu_2504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_123_fu_2497_p3),9));
    p_shl_cast_fu_1924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_99_fu_1917_p3),11));

    pic_in_address0_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp1_iter2, indvar1_fu_1488_p1, tmp_94_fu_1846_p1, ap_block_pp3_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            pic_in_address0 <= tmp_94_fu_1846_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            pic_in_address0 <= indvar1_fu_1488_p1(10 - 1 downto 0);
        else 
            pic_in_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pic_in_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp1_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            pic_in_ce0 <= ap_const_logic_1;
        else 
            pic_in_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pic_in_we0_assign_proc : process(ap_block_pp1_stage0_11001, exitcond7_reg_2687_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (exitcond7_reg_2687_pp1_iter1_reg = ap_const_lv1_0))) then 
            pic_in_we0 <= ap_const_logic_1;
        else 
            pic_in_we0 <= ap_const_logic_0;
        end if; 
    end process;

    r1_mid2_fu_2010_p3 <= 
        r_4_fu_1984_p2 when (ap_phi_mux_exitcond_flatten19_phi_fu_1168_p4(0) = '1') else 
        ap_phi_mux_r7_phi_fu_1223_p4;
    r4_mid2_fu_2317_p3 <= 
        r_5_fu_2291_p2 when (ap_phi_mux_exitcond_flatten20_phi_fu_1246_p4(0) = '1') else 
        ap_phi_mux_r8_phi_fu_1301_p4;
    r_4_fu_1984_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_r7_phi_fu_1223_p4));
    r_5_fu_2291_p2 <= std_logic_vector(unsigned(ap_phi_mux_r8_phi_fu_1301_p4) + unsigned(ap_const_lv5_2));
    r_6_fu_1804_p2 <= std_logic_vector(unsigned(r_mid_reg_2760) + unsigned(ap_const_lv5_1));
    r_mid2_fu_1809_p3 <= 
        r_6_fu_1804_p2 when (exitcond_flatten_mid_7_reg_2766(0) = '1') else 
        r_mid_reg_2760;
    r_mid_fu_1624_p3 <= 
        ap_const_lv5_0 when (tmp_89_fu_1618_p2(0) = '1') else 
        ap_phi_mux_r_phi_fu_1112_p4;
    sel_tmp1_i_fu_2175_p3 <= 
        B_CONV1_0 when (sel_tmp_i_fu_2170_p2(0) = '1') else 
        B_CONV1_5;
    sel_tmp2_i_fu_2183_p2 <= "1" when (chl_out3_mid2_reg_2957 = ap_const_lv3_1) else "0";
    sel_tmp3_i_fu_2188_p3 <= 
        B_CONV1_1 when (sel_tmp2_i_fu_2183_p2(0) = '1') else 
        sel_tmp1_i_fu_2175_p3;
    sel_tmp4_i_fu_2196_p2 <= "1" when (chl_out3_mid2_reg_2957 = ap_const_lv3_2) else "0";
    sel_tmp5_i_fu_2201_p3 <= 
        B_CONV1_2 when (sel_tmp4_i_fu_2196_p2(0) = '1') else 
        sel_tmp3_i_fu_2188_p3;
    sel_tmp6_i_fu_2209_p2 <= "1" when (chl_out3_mid2_reg_2957 = ap_const_lv3_3) else "0";
    sel_tmp7_i_fu_2214_p3 <= 
        B_CONV1_3 when (sel_tmp6_i_fu_2209_p2(0) = '1') else 
        sel_tmp5_i_fu_2201_p3;
    sel_tmp8_i_fu_2222_p2 <= "1" when (chl_out3_mid2_reg_2957 = ap_const_lv3_4) else "0";
    sel_tmp_i_fu_2170_p2 <= "1" when (chl_out3_mid2_reg_2957 = ap_const_lv3_0) else "0";
    tmp_100_fu_1928_p3 <= (r_mid2_reg_2837 & ap_const_lv2_0);
    tmp_101_fu_1939_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_1924_p1) - unsigned(p_shl15_cast_fu_1935_p1));
    tmp_102_fu_1945_p2 <= std_logic_vector(unsigned(tmp_101_fu_1939_p2) + unsigned(tmp_63_cast_fu_1914_p1));
    tmp_103_fu_1531_p2 <= "1" when (unsigned(next_urem_fu_1525_p2) < unsigned(ap_const_lv8_19)) else "0";
    tmp_104_fu_2024_p2 <= (exitcond1_mid_fu_2004_p2 or ap_phi_mux_exitcond_flatten19_phi_fu_1168_p4);
    tmp_105_fu_2085_p3 <= (r1_mid2_reg_2945 & ap_const_lv5_0);
        tmp_106_cast_fu_1887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_98_fu_1881_p2),64));

    tmp_106_fu_2096_p3 <= (r1_mid2_reg_2945 & ap_const_lv2_0);
    tmp_107_fu_2107_p2 <= std_logic_vector(unsigned(p_shl16_cast_fu_2092_p1) - unsigned(p_shl17_cast_fu_2103_p1));
    tmp_108_fu_2113_p2 <= std_logic_vector(unsigned(tmp_39_cast_fu_2081_p1) + unsigned(tmp_107_fu_2107_p2));
    tmp_109_fu_2249_p1 <= tmp_41_to_int_fu_2235_p1(23 - 1 downto 0);
        tmp_110_cast_fu_1951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_102_fu_1945_p2),64));

    tmp_110_fu_2325_p2 <= (exitcond_mid_fu_2311_p2 or ap_phi_mux_exitcond_flatten20_phi_fu_1246_p4);
    tmp_111_fu_2402_p3 <= (r4_mid2_reg_3062 & ap_const_lv5_0);
    tmp_112_fu_2413_p3 <= (r4_mid2_reg_3062 & ap_const_lv2_0);
    tmp_113_fu_2424_p2 <= std_logic_vector(unsigned(p_shl18_cast_fu_2409_p1) - unsigned(p_shl19_cast_fu_2420_p1));
    tmp_114_fu_2430_p2 <= std_logic_vector(unsigned(tmp_113_fu_2424_p2) + unsigned(tmp_44_cast_fu_2398_p1));
        tmp_115_cast_fu_2119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_108_fu_2113_p2),64));

    tmp_115_fu_2456_p2 <= std_logic_vector(unsigned(tmp_113_fu_2424_p2) + unsigned(tmp_47_cast_fu_2452_p1));
    tmp_116_fu_2531_p3 <= (tmp_49_fu_2526_p2 & ap_const_lv5_0);
    tmp_117_fu_2543_p3 <= (tmp_49_fu_2526_p2 & ap_const_lv2_0);
    tmp_118_fu_2555_p2 <= std_logic_vector(unsigned(p_shl20_cast_fu_2539_p1) - unsigned(p_shl21_cast_fu_2551_p1));
    tmp_119_fu_2561_p2 <= std_logic_vector(unsigned(tmp_118_fu_2555_p2) + unsigned(tmp_44_cast_reg_3111_pp5_iter2_reg));
    tmp_120_fu_2576_p2 <= std_logic_vector(unsigned(tmp_118_fu_2555_p2) + unsigned(tmp_47_cast_reg_3146_pp5_iter2_reg));
    tmp_121_fu_2472_p4 <= c5_mid2_fu_2392_p3(4 downto 1);
        tmp_122_cast_fu_2436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_114_fu_2430_p2),64));

    tmp_122_fu_2486_p3 <= (tmp_84_reg_3076 & ap_const_lv4_0);
        tmp_123_cast_fu_2462_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_115_fu_2456_p2),64));

    tmp_123_fu_2497_p3 <= (tmp_84_reg_3076 & ap_const_lv1_0);
    tmp_124_fu_2508_p2 <= std_logic_vector(unsigned(p_shl22_cast_fu_2493_p1) - unsigned(p_shl23_cast_fu_2504_p1));
    tmp_125_fu_2514_p2 <= std_logic_vector(unsigned(tmp_124_fu_2508_p2) + unsigned(tmp_54_cast_fu_2482_p1));
    tmp_126_fu_2617_p2 <= "1" when (unsigned(next_urem3_fu_2611_p2) < unsigned(ap_const_lv11_C4)) else "0";
        tmp_127_cast_fu_2566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_119_fu_2561_p2),64));

    tmp_127_fu_2637_p1 <= phi_urem3_reg_1342(8 - 1 downto 0);
        tmp_128_cast_fu_2581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_120_reg_3206_pp5_iter4_reg),64));

    tmp_128_fu_2641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_127_fu_2637_p1),64));
        tmp_132_cast_fu_2590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_125_reg_3181_pp5_iter10_reg),64));

    tmp_39_cast_fu_2081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c2_mid2_fu_2076_p3),11));
    tmp_41_to_int_fu_2235_p1 <= reg_1416;
    tmp_43_fu_2277_p3 <= 
        reg_1416 when (tmp_77_fu_2271_p2(0) = '1') else 
        ap_const_lv32_0;
    tmp_44_cast_fu_2398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c5_mid2_fu_2392_p3),11));
    tmp_46_fu_2446_p2 <= (c5_mid2_fu_2392_p3 or ap_const_lv5_1);
    tmp_47_cast_fu_2452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_46_fu_2446_p2),11));
    tmp_49_fu_2526_p2 <= (r4_mid2_reg_3062_pp5_iter2_reg or ap_const_lv5_1);
    tmp_54_cast_fu_2482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_121_fu_2472_p4),9));
    tmp_56_fu_1826_p2 <= std_logic_vector(unsigned(c_mid2_fu_1820_p3) + unsigned(kc_cast_mid2_cast_fu_1800_p1));
    tmp_58_fu_1832_p2 <= std_logic_vector(unsigned(r_mid2_fu_1809_p3) + unsigned(kr_cast_mid2_fu_1786_p1));
    tmp_60_cast_fu_1851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kc_cast_mid2_fu_1794_p3),6));
    tmp_61_cast_fu_1855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kr_cast_mid2_v_reg_2747),6));
    tmp_63_cast_fu_1914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_mid2_reg_2844),11));
    tmp_64_fu_1555_p3 <= 
        tmp_reg_2715_pp2_iter1_reg when (tmp_s_fu_1545_p2(0) = '1') else 
        tmp_87_fu_1550_p2;
    tmp_71_fu_2239_p4 <= tmp_41_to_int_fu_2235_p1(30 downto 23);
    tmp_74_fu_2265_p2 <= (notrhs_fu_2259_p2 or notlhs_fu_2253_p2);
    tmp_77_fu_2271_p2 <= (tmp_75_fu_1366_p2 and tmp_74_fu_2265_p2);
    tmp_86_fu_1662_p2 <= (tmp_90_fu_1656_p2 or ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4);
    tmp_87_fu_1550_p2 <= std_logic_vector(unsigned(ap_const_lv5_7) + unsigned(tmp_reg_2715_pp2_iter1_reg));
    tmp_88_fu_1562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_64_fu_1555_p3),64));
    tmp_89_fu_1618_p2 <= (exitcond_flatten13_m_fu_1612_p2 or ap_phi_mux_exitcond_flatten16_phi_fu_1024_p4);
    tmp_90_fu_1656_p2 <= (exitcond_flatten_mid_7_fu_1650_p2 or exitcond_flatten13_m_fu_1612_p2);
    tmp_91_fu_1688_p2 <= (exitcond_flatten_mid_7_fu_1650_p2 or exitcond4_mid5_fu_1682_p2);
    tmp_92_fu_1694_p2 <= (tmp_91_fu_1688_p2 or tmp_89_fu_1618_p2);
    tmp_93_fu_1838_p3 <= (tmp_58_fu_1832_p2 & tmp_56_fu_1826_p2);
    tmp_94_fu_1846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_93_fu_1838_p3),64));
    tmp_95_fu_1858_p3 <= (kr_cast_mid2_v_reg_2747 & ap_const_lv2_0);
    tmp_96_fu_1869_p2 <= std_logic_vector(unsigned(tmp_61_cast_fu_1855_p1) + unsigned(p_shl14_cast_fu_1865_p1));
    tmp_97_fu_1875_p2 <= std_logic_vector(unsigned(tmp_96_fu_1869_p2) + unsigned(ap_const_lv6_19));
    tmp_98_fu_1881_p2 <= std_logic_vector(unsigned(tmp_97_fu_1875_p2) + unsigned(tmp_60_cast_fu_1851_p1));
    tmp_99_fu_1917_p3 <= (r_mid2_reg_2837 & ap_const_lv5_0);
    tmp_fu_1511_p1 <= phi_urem_reg_1009(5 - 1 downto 0);
    tmp_s_fu_1545_p2 <= "1" when (unsigned(tmp_reg_2715_pp2_iter1_reg) < unsigned(ap_const_lv5_19)) else "0";
end behav;
