###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       439324   # Number of WRITE/WRITEP commands
num_reads_done                 =       810298   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       632740   # Number of read row buffer hits
num_read_cmds                  =       810299   # Number of READ/READP commands
num_writes_done                =       439337   # Number of read requests issued
num_write_row_hits             =       333935   # Number of write row buffer hits
num_act_cmds                   =       284430   # Number of ACT commands
num_pre_cmds                   =       284401   # Number of PRE commands
num_ondemand_pres              =       260423   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9548394   # Cyles of rank active rank.0
rank_active_cycles.1           =      9329380   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       451606   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       670620   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1181553   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13142   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3637   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3265   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5193   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6508   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10633   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1723   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          557   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          737   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22697   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          121   # Write cmd latency (cycles)
write_latency[20-39]           =         1402   # Write cmd latency (cycles)
write_latency[40-59]           =         2207   # Write cmd latency (cycles)
write_latency[60-79]           =         4690   # Write cmd latency (cycles)
write_latency[80-99]           =         8789   # Write cmd latency (cycles)
write_latency[100-119]         =        12267   # Write cmd latency (cycles)
write_latency[120-139]         =        17105   # Write cmd latency (cycles)
write_latency[140-159]         =        20939   # Write cmd latency (cycles)
write_latency[160-179]         =        24465   # Write cmd latency (cycles)
write_latency[180-199]         =        26617   # Write cmd latency (cycles)
write_latency[200-]            =       320722   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       278044   # Read request latency (cycles)
read_latency[40-59]            =        97083   # Read request latency (cycles)
read_latency[60-79]            =       107735   # Read request latency (cycles)
read_latency[80-99]            =        43192   # Read request latency (cycles)
read_latency[100-119]          =        31889   # Read request latency (cycles)
read_latency[120-139]          =        26897   # Read request latency (cycles)
read_latency[140-159]          =        20163   # Read request latency (cycles)
read_latency[160-179]          =        16965   # Read request latency (cycles)
read_latency[180-199]          =        14691   # Read request latency (cycles)
read_latency[200-]             =       173638   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.19311e+09   # Write energy
read_energy                    =  3.26713e+09   # Read energy
act_energy                     =    7.782e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.16771e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.21898e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9582e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82153e+09   # Active standby energy rank.1
average_read_latency           =      152.788   # Average read request latency (cycles)
average_interarrival           =      8.00226   # Average request interarrival latency (cycles)
total_energy                   =  1.92615e+10   # Total energy (pJ)
average_power                  =      1926.15   # Average power (mW)
average_bandwidth              =      10.6636   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       439223   # Number of WRITE/WRITEP commands
num_reads_done                 =       807174   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       643401   # Number of read row buffer hits
num_read_cmds                  =       807170   # Number of READ/READP commands
num_writes_done                =       439244   # Number of read requests issued
num_write_row_hits             =       351583   # Number of write row buffer hits
num_act_cmds                   =       252669   # Number of ACT commands
num_pre_cmds                   =       252642   # Number of PRE commands
num_ondemand_pres              =       228418   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9461186   # Cyles of rank active rank.0
rank_active_cycles.1           =      9418124   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       538814   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       581876   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1177236   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14171   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3574   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3192   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5138   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6654   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10550   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1905   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          592   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          727   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22693   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          125   # Write cmd latency (cycles)
write_latency[20-39]           =         1705   # Write cmd latency (cycles)
write_latency[40-59]           =         2750   # Write cmd latency (cycles)
write_latency[60-79]           =         5624   # Write cmd latency (cycles)
write_latency[80-99]           =        10791   # Write cmd latency (cycles)
write_latency[100-119]         =        14283   # Write cmd latency (cycles)
write_latency[120-139]         =        19029   # Write cmd latency (cycles)
write_latency[140-159]         =        22468   # Write cmd latency (cycles)
write_latency[160-179]         =        25131   # Write cmd latency (cycles)
write_latency[180-199]         =        26392   # Write cmd latency (cycles)
write_latency[200-]            =       310925   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       287135   # Read request latency (cycles)
read_latency[40-59]            =       101778   # Read request latency (cycles)
read_latency[60-79]            =       109293   # Read request latency (cycles)
read_latency[80-99]            =        42839   # Read request latency (cycles)
read_latency[100-119]          =        32701   # Read request latency (cycles)
read_latency[120-139]          =        27656   # Read request latency (cycles)
read_latency[140-159]          =        19561   # Read request latency (cycles)
read_latency[160-179]          =        15853   # Read request latency (cycles)
read_latency[180-199]          =        13002   # Read request latency (cycles)
read_latency[200-]             =       157350   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.1926e+09   # Write energy
read_energy                    =  3.25451e+09   # Read energy
act_energy                     =  6.91302e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.58631e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    2.793e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90378e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87691e+09   # Active standby energy rank.1
average_read_latency           =      146.421   # Average read request latency (cycles)
average_interarrival           =      8.02289   # Average request interarrival latency (cycles)
total_energy                   =  1.91617e+10   # Total energy (pJ)
average_power                  =      1916.17   # Average power (mW)
average_bandwidth              =      10.6361   # Average bandwidth
