
---------- Begin Simulation Statistics ----------
final_tick                                 9566953500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140387                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703384                       # Number of bytes of host memory used
host_op_rate                                   236410                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   296.55                       # Real time elapsed on the host
host_tick_rate                               32261084                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    41631569                       # Number of instructions simulated
sim_ops                                      70106909                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009567                       # Number of seconds simulated
sim_ticks                                  9566953500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               465314                       # Number of BTB lookups
system.cpu.branchPred.BTBMissPct           100.000000                       # BTB Miss Percentage
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14204                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            479834                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             455071                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          465314                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10243                       # Number of indirect misses.
system.cpu.branchPred.lookups                  613613                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66341                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2436                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2481550                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19741872                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             14221                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     561676                       # Number of branches committed
system.cpu.commit.bw_lim_events               6550151                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1079480                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             41631569                       # Number of instructions committed
system.cpu.commit.committedOps               70106909                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     18932977                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.702899                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.420712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4118186     21.75%     21.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4903353     25.90%     47.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       761111      4.02%     51.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1010072      5.33%     57.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       622878      3.29%     60.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       344457      1.82%     62.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       323270      1.71%     63.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       299499      1.58%     65.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6550151     34.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18932977                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   31241050                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                64261                       # Number of function calls committed.
system.cpu.commit.int_insts                  50939143                       # Number of committed integer instructions.
system.cpu.commit.loads                      19555912                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1352      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         27093089     38.65%     38.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2469643      3.52%     42.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1174      0.00%     42.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       12009395     17.13%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             80      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             336      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             534      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             798      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            624      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           172      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2391984      3.41%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        21168      0.03%     62.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2370816      3.38%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11137162     15.89%     82.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         534344      0.76%     82.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      8418750     12.01%     94.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      3655488      5.21%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          70106909                       # Class of committed instruction
system.cpu.commit.refs                       23745744                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    41631569                       # Number of Instructions Simulated
system.cpu.committedOps                      70106909                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.459601                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.459601                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               7096943                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               71323208                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2341185                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6390178                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  15071                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3237596                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    23492694                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           878                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4195170                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            81                       # TLB misses on write requests
system.cpu.fetch.Branches                      613613                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3054829                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      15971478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2621                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       42596550                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           120                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   30142                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.032069                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3094233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             521412                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.226234                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           19080973                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.757055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.649304                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7751776     40.63%     40.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   675529      3.54%     44.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1226638      6.43%     50.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   368319      1.93%     52.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   646997      3.39%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    63673      0.33%     56.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   936660      4.91%     61.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   362857      1.90%     63.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7048524     36.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             19080973                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  22738498                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 27678264                       # number of floating regfile writes
system.cpu.idleCycles                           52935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                15936                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   574360                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.821061                       # Inst execution rate
system.cpu.iew.exec_refs                     26247842                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4195168                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  203839                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              19827650                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                135                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               301                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4244888                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            71186341                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              22052674                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23714                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              73111824                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    975                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 33421                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  15071                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 34936                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           122                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2435992                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          271                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          903                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      2284001                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       271738                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        55056                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            903                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6858                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9078                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  71145772                       # num instructions consuming a value
system.cpu.iew.wb_count                      70807121                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.731920                       # average fanout of values written-back
system.cpu.iew.wb_producers                  52073045                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.700609                       # insts written-back per cycle
system.cpu.iew.wb_sent                       70811734                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                101408222                       # number of integer regfile reads
system.cpu.int_regfile_writes                40868743                       # number of integer regfile writes
system.cpu.ipc                               2.175801                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.175801                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3533      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              27477553     37.57%     37.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2505768      3.43%     41.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1397      0.00%     41.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            12099396     16.54%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  80      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  476      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1045      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1203      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 779      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                376      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2392058      3.27%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           21185      0.03%     60.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2370985      3.24%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11351243     15.52%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              540270      0.74%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        10712485     14.65%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3655706      5.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               73135538                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                34056240                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            67683471                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     31334073                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           31616568                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1386104                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018953                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   12686      0.92%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 943515     68.07%     68.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   706      0.05%     69.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            429127     30.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               42      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               40461869                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           99057005                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     39473048                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          40650092                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   71186156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  73135538                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 185                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1079431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2323                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            106                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1062294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      19080973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.832904                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.215325                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1436666      7.53%      7.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2462230     12.90%     20.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1482618      7.77%     28.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3091819     16.20%     44.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2681965     14.06%     58.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2991937     15.68%     74.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2574443     13.49%     87.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1575948      8.26%     95.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              783347      4.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        19080973                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.822300                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3054854                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           120                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           7513502                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1467953                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             19827650                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4244888                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                27392047                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     45                       # number of misc regfile writes
system.cpu.numCycles                         19133908                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  721968                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              87343836                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3476742                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3329436                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                2450131                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2900                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             148418485                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               71285233                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            88929314                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   8637502                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  93692                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  15071                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6373523                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1585478                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          22796075                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         97717966                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3473                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  16363820                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            114                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     83569215                       # The number of ROB reads
system.cpu.rob.rob_writes                   142521276                       # The number of ROB writes
system.cpu.timesIdled                             649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8778                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4106                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1305                       # Transaction distribution
system.membus.trans_dist::WritebackClean           45                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1487                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1835                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1835                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3005                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        73344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        73344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       393280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       393280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  466624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5941                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000505                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022468                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5938     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5941                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15207500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5836000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25659250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          70464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         309760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             380224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        70464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        83520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           83520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1305                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1305                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7365354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32378123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39743477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7365354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7365354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8730052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8730052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8730052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7365354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32378123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             48473529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004564220250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15357                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1237                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5941                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1350                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5941                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1350                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               73                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     59860500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               170148000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10176.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28926.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1113                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5941                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1350                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    369.341935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.624840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.886478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          350     28.23%     28.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          313     25.24%     53.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          113      9.11%     62.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           94      7.58%     70.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           62      5.00%     75.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           52      4.19%     79.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      2.58%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      2.10%     84.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          198     15.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1240                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.615385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.286692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    157.118553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             60     76.92%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           10     12.82%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      3.85%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      3.85%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.820513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.786708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               48     61.54%     61.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.28%     62.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25     32.05%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      3.85%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 376448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   83968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  380224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                86400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        39.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9566947000                       # Total gap between requests
system.mem_ctrls.avgGap                    1312158.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        70400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       306048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        83968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7358664.385689760558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 31990120.993062213063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8776879.703659059480                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1350                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29844750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    140303250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 126150056500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27106.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28988.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  93444486.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4990860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2629935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19285140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3873240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     754777920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        755326950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3037645440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4578529485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.577583                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7889072750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    319280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1358600750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3941280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2075865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22712340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2975400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     754777920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        478114290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3271087680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4535684775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        474.099176                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8499070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    319280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    748603500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3053288                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3053288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3053288                       # number of overall hits
system.cpu.icache.overall_hits::total         3053288                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1541                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1541                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1541                       # number of overall misses
system.cpu.icache.overall_misses::total          1541                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     83788499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83788499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     83788499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83788499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3054829                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3054829                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3054829                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3054829                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000504                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000504                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000504                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000504                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54372.809215                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54372.809215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54372.809215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54372.809215                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          307                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          440                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          440                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          440                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          440                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1101                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1101                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1101                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1101                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64686499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64686499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64686499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64686499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000360                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000360                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000360                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000360                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58752.496821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58752.496821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58752.496821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58752.496821                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3053288                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3053288                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1541                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1541                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     83788499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83788499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3054829                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3054829                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54372.809215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54372.809215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          440                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          440                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1101                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1101                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64686499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64686499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58752.496821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58752.496821                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           919.848857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3054389                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2774.195277                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   919.848857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.449145                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.449145                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1056                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          988                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6110759                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6110759                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     22097987                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22097987                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22097987                       # number of overall hits
system.cpu.dcache.overall_hits::total        22097987                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16301                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16301                       # number of overall misses
system.cpu.dcache.overall_misses::total         16301                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    858017000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    858017000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    858017000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    858017000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     22114288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22114288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22114288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22114288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000737                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000737                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000737                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000737                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52635.850561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52635.850561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52635.850561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52635.850561                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10645                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               242                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.987603                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.571429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1305                       # number of writebacks
system.cpu.dcache.writebacks::total              1305                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11461                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11461                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4840                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4840                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    292490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    292490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    292490500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    292490500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000219                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000219                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60431.921488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60431.921488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60431.921488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60431.921488                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2792                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17909993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17909993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    747964500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    747964500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     17924456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17924456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51715.722879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51715.722879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3005                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3005                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    184453000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    184453000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61382.029950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61382.029950                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4187994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4187994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    110052500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    110052500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4189832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4189832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59876.224157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59876.224157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    108037500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    108037500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58876.021798                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58876.021798                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9566953500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1985.843449                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22102827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4566.699793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            154000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1985.843449                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969650                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969650                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1989                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44233416                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44233416                       # Number of data accesses

---------- End Simulation Statistics   ----------
