axis_lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
ipi_axis_lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axi4stream_spi_master_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi4stream_spi_master_0_0/sim/design_1_axi4stream_spi_master_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
axis_dual_i2s.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1d95/hdl/axis_dual_i2s.v,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
axis_dual_i2s_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1d95/hdl/axis_dual_i2s_wrapper.v,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_dual_i2s_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_dual_i2s_0_0/sim/design_1_axis_dual_i2s_0_0.v,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_volume_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_volume_controller_0_0/sim/design_1_volume_controller_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_balance_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_balance_controller_0_0/sim/design_1_balance_controller_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_LFO_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_LFO_0_0/sim/design_1_LFO_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_debouncer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_debouncer_0_0/sim/design_1_debouncer_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_digilent_jstk2_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_digilent_jstk2_0_0/sim/design_1_digilent_jstk2_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_edge_detector_toggle_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_edge_detector_toggle_0_0/sim/design_1_edge_detector_toggle_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_effect_selector_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_effect_selector_0_0/sim/design_1_effect_selector_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_led_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_led_controller_0_0/sim/design_1_led_controller_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_led_level_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_led_level_controller_0_0/sim/design_1_led_level_controller_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_moving_average_filte_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_moving_average_filte_0_0/sim/design_1_moving_average_filte_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_mute_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mute_controller_0_0/sim/design_1_mute_controller_0_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_edge_detector_toggle_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_edge_detector_toggle_1_0/sim/design_1_edge_detector_toggle_1_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
tdata_design_1_axis_broadcaster_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
tuser_design_1_axis_broadcaster_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
top_design_1_axis_broadcaster_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_broadcaster_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_proc_sys_reset_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_1_0/sim/design_1_proc_sys_reset_1_0.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="$ref_dir/../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
