---
zotero-key: PJAF3C8N
zt-attachments:
  - "38"
title: "Machine Learning for Electronic Design Automation: A Survey"
citekey: huangMachineLearningElectronic2021
import-date: 2023-12-13T07:34:30.000Z
tags: "#reading"
---
[Check at Zotero](zotero://select/library/items/PJAF3C8N) | [attachment](<file:///D:/my_files/studying_stuffs/zotero_paper_vault/storage/AUMCCBTI/2021_Machine%20Learning%20for%20Electronic%20Design%20Automation_Huang%20et%20al.pdf>)

> [!abstract]- ABSTRACT
> With the down-scaling of CMOS technology, the design complexity of very large-scale integrated (VLSI) is increasing. Although the application of machine learning (ML) techniques in electronic design automation (EDA) can trace its history back to the 90s, the recent breakthrough of ML and the increasing complexity of EDA tasks have aroused more interests in incorporating ML to solve EDA tasks. In this paper, we present a comprehensive review of existing ML for EDA studies, organized following the EDA hierarchy.

> [!info]- metadata
> - publish date: 2021
> - title: Machine Learning for Electronic Design Automation: A Survey
> - authors: Huang et al.
> - tags: 
> 	- Computer Science - Artificial Intelligence
> 	- Computer Science - Machine Learning
> 	- Electrical Engineering and Systems Science - Signal Processing
> 	- Electrical Engineering and Systems Science - Systems and Control
> - url: [find it here](http://arxiv.org/abs/2102.03357 )

### interesting insights

> [!note] [@Page 2](zotero://open-pdf/library/items/AUMCCBTI?page=2&annotation=8H6RI7RQ)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">ML model is trained to select among available tool chains, algorithms, or hyper-parameters, to replace empirical choice or brute-force search</span>
> ^8H6RI7RQaAUMCCBTIp2

> [!note] [@Page 2](zotero://open-pdf/library/items/AUMCCBTI?page=2&annotation=XKV593FR)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">predict the quality of new designs</span>
> ^XKV593FRaAUMCCBTIp2

> [!note] [@Page 3](zotero://open-pdf/library/items/AUMCCBTI?page=3&annotation=F2KTITQH)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">Fig. 1. Modern chip design flow</span>
> ^F2KTITQHaAUMCCBTIp3

> [!note] [@Page 3](zotero://open-pdf/library/items/AUMCCBTI?page=3&annotation=H5B64VTL)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">Logic synthesis is a complicated process that usually cannot be solved optimally</span>
> ^H5B64VTLaAUMCCBTIp3

> [!note] [@Page 3](zotero://open-pdf/library/items/AUMCCBTI?page=3&annotation=V8J8WU52)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">ML-based routing-aware methods are proposed to improve the performance of physical design</span>
> ^V8J8WU52aAUMCCBTIp3

> [!note] [@Page 3](zotero://open-pdf/library/items/AUMCCBTI?page=3&annotation=84VHFQVW)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">ML-based methods are applied in the lithography simulation and mask synthesis</span>
> ^84VHFQVWaAUMCCBTIp3

> [!note] [@Page 3](zotero://open-pdf/library/items/AUMCCBTI?page=3&annotation=N83RDZMD)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">apply ML methods to optimize test set generation for verification</span>
> ^N83RDZMDaAUMCCBTIp3

> [!note] [@Page 4](zotero://open-pdf/library/items/AUMCCBTI?page=4&annotation=X63WR559)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">applying ML techniques for test set optimization [100, 120, 140, 141] and test complexity reduction</span>
> ^X63WR559aAUMCCBTIp4

> [!note] [@Page 4](zotero://open-pdf/library/items/AUMCCBTI?page=4&annotation=UPJ4GSV7)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">conventional machine learning models have been extensively studied for the EDA problems, especially for physical design</span>
> ^UPJ4GSV7aAUMCCBTIp4

> [!note] [@Page 5](zotero://open-pdf/library/items/AUMCCBTI?page=5&annotation=9E6QRDWN)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">fast and accurate result estimation [30, 37, 108, 109, 143, 164, 172], refining conventional DSE algorithms [74, 107, 149], and reforming DSE as an active-learning problem</span>
> ^9E6QRDWNaAUMCCBTIp5

> [!note] [@Page 5](zotero://open-pdf/library/items/AUMCCBTI?page=5&annotation=6LULDE6J)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">train an ML model that takes HLS reports as input and outputs a more accurate implementation report without conducting the time-consuming post-implementation</span>
> ^6LULDE6JaAUMCCBTIp5

> [!note] [@Page 6](zotero://open-pdf/library/items/AUMCCBTI?page=6&annotation=RNR3YRZC)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">ML techniques have been applied recently to reduce the HLS tool’s prediction error of the operation delay</span>
> ^RNR3YRZCaAUMCCBTIp6

> [!note] [@Page 7](zotero://open-pdf/library/items/AUMCCBTI?page=7&annotation=9AUQZBU2)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">key functionality of XPPE is using the resource utilization of an application on one specific FPGA to estimate its performance on other FPGAs.</span>
> ^9AUQZBU2aAUMCCBTIp7

> [!note] [@Page 7](zotero://open-pdf/library/items/AUMCCBTI?page=7&annotation=L2VPXFGL)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">Overall workflow of XPPE</span>
> ^L2VPXFGLaAUMCCBTIp7

> [!note] [@Page 8](zotero://open-pdf/library/items/AUMCCBTI?page=8&annotation=93A4XFQN)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">The iterative-refinement DSE framework</span>
> ^93A4XFQNaAUMCCBTIp8

> [!note] [@Page 8](zotero://open-pdf/library/items/AUMCCBTI?page=8&annotation=UCEK3MZD)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">The basic idea of TED [95] is to select representative as well as the hard-to-predict samples from the design space, instead of the random sample used in previous work.</span>
> ^UCEK3MZDaAUMCCBTIp8

> [!note] [@Page 9](zotero://open-pdf/library/items/AUMCCBTI?page=9&annotation=UHKGQIE7)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">build an ML model to learn which parts of the design space should be focused on, eliminating the times of futile exploration</span>
> - **Notes**: reduce the search space, 1st: local search, 2nd: meta search
> ^UHKGQIE7aAUMCCBTIp9

> [!note] [@Page 10](zotero://open-pdf/library/items/AUMCCBTI?page=10&annotation=4SN2IU24)
>  ![[imgs/4SN2IU24.png]]
>  <span style="background:rgba(248, 255, 0, 0.28)"></span>
> ^4SN2IU24aAUMCCBTIp10

> [!note] [@Page 10](zotero://open-pdf/library/items/AUMCCBTI?page=10&annotation=PFJRIU52)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">Combining universal ML algorithms with domain knowledge can potentially improve the performance of the model.</span>
> ^PFJRIU52aAUMCCBTIp10

> [!note] [@Page 11](zotero://open-pdf/library/items/AUMCCBTI?page=11&annotation=7J9JDZ5Y)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">using ML algorithms to schedule existing traditional optimization strategies</span>
> ^7J9JDZ5YaAUMCCBTIp11

> [!note] [@Page 11](zotero://open-pdf/library/items/AUMCCBTI?page=11&annotation=UZ4JENDY)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">prediction on unlabeled flows are then used to select the optimal synthesis flow</span>
> ^UZ4JENDYaAUMCCBTIp11

> [!note] [@Page 14](zotero://open-pdf/library/items/AUMCCBTI?page=14&annotation=5PSEKP4D)
>  ![[imgs/5PSEKP4D.png]]
>  <span style="background:rgba(248, 255, 0, 0.28)"></span>
> ^5PSEKP4DaAUMCCBTIp14

> [!note] [@Page 15](zotero://open-pdf/library/items/AUMCCBTI?page=15&annotation=A8FFEL6Q)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">A popular practice is to formulate the EDA task as a computer vision (CV) task.</span>
> ^A8FFEL6QaAUMCCBTIp15

> [!note] [@Page 15](zotero://open-pdf/library/items/AUMCCBTI?page=15&annotation=RMTYXBY3)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">analyze the routed layout by machine learning to reduce lithography hotspots in the early stages</span>
> ^RMTYXBY3aAUMCCBTIp15

> [!note] [@Page 15](zotero://open-pdf/library/items/AUMCCBTI?page=15&annotation=Z4CC7IRE)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">Yang et al. [162] introduces feature tensor extraction, which is aware of the spatial relations of layout patterns</span>
> ^Z4CC7IREaAUMCCBTIp15

> [!note] [@Page 16](zotero://open-pdf/library/items/AUMCCBTI?page=16&annotation=NW4UH5W7)
>  ![[imgs/NW4UH5W7.png]]
>  <span style="background:rgba(248, 255, 0, 0.28)"></span>
> ^NW4UH5W7aAUMCCBTIp16

> [!note] [@Page 17](zotero://open-pdf/library/items/AUMCCBTI?page=17&annotation=XIMERB9J)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">The loss function is specially designed to reduce the mask complexity, which gives punishment to complicated output mask patterns</span>
> ^XIMERB9JaAUMCCBTIp17

> [!note] [@Page 17](zotero://open-pdf/library/items/AUMCCBTI?page=17&annotation=XUQLD7Z6)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">apply DAMO on full-chip layouts, a coarse-to-fine window splitting algorithm is proposed. First, it locates the regions of high via density and then runs KMeans++ algorithm on each cluster containing the via pattern to find the best splitting window.</span>
> ^XUQLD7Z6aAUMCCBTIp17

> [!note] [@Page 18](zotero://open-pdf/library/items/AUMCCBTI?page=18&annotation=BR9HY7G4)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">LithoGAN adopts a conditional GAN for shape modeling and a CNN for center prediction</span>
> ^BR9HY7G4aAUMCCBTIp18

> [!note] [@Page 19](zotero://open-pdf/library/items/AUMCCBTI?page=19&annotation=YCLDRUSJ)
>  ![[imgs/YCLDRUSJ.png]]
>  <span style="background:rgba(248, 255, 0, 0.28)"></span>
> ^YCLDRUSJaAUMCCBTIp19

> [!note] [@Page 21](zotero://open-pdf/library/items/AUMCCBTI?page=21&annotation=YX5WB7T2)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">algorithms are also designed to find hierarchical structures, isolate generic templates (patterns), and recognize overlaps among structures.</span>
> ^YX5WB7T2aAUMCCBTIp21

> [!note] [@Page 21](zotero://open-pdf/library/items/AUMCCBTI?page=21&annotation=ND9XABNB)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">introduce transfer learning techniques into reinforcement learning.</span>
> ^ND9XABNBaAUMCCBTIp21

> [!note] [@Page 23](zotero://open-pdf/library/items/AUMCCBTI?page=23&annotation=6A5RYVFP)
>  ![[imgs/6A5RYVFP.png]]
>  <span style="background:rgba(248, 255, 0, 0.28)"></span>
> ^6A5RYVFPaAUMCCBTIp23

> [!note] [@Page 24](zotero://open-pdf/library/items/AUMCCBTI?page=24&annotation=3EFEA2HP)
>  ![[imgs/3EFEA2HP.png]]
>  <span style="background:rgba(248, 255, 0, 0.28)"></span>
> ^3EFEA2HPaAUMCCBTIp24

> [!note] [@Page 25](zotero://open-pdf/library/items/AUMCCBTI?page=25&annotation=R4CUX6TF)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">Machine learning for test set redundancy reduction</span>
> ^R4CUX6TFaAUMCCBTIp25

> [!note] [@Page 25](zotero://open-pdf/library/items/AUMCCBTI?page=25&annotation=352WGPLN)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">Machine learning for complexity reduction</span>
> ^352WGPLNaAUMCCBTIp25

> [!note] [@Page 26](zotero://open-pdf/library/items/AUMCCBTI?page=26&annotation=EU6P92IG)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">apply a decision tree for rule learning of microarchitecture behaviors</span>
> ^EU6P92IGaAUMCCBTIp26

> [!note] [@Page 27](zotero://open-pdf/library/items/AUMCCBTI?page=27&annotation=SMWA6A36)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">ML can help find the complex association in the specification test, so as to reduce the types and times of the test set, and finally complete the result inference with high quality.</span>
> ^SMWA6A36aAUMCCBTIp27

> [!note] [@Page 27](zotero://open-pdf/library/items/AUMCCBTI?page=27&annotation=JHTYWJP4)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">predict the test set quality and select good parts in advance, the cost can be reduced significantly.</span>
> ^JHTYWJP4aAUMCCBTIp27

> [!note] [@Page 29](zotero://open-pdf/library/items/AUMCCBTI?page=29&annotation=PEGH36B8)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">Thus, a two-tier test method combining machine learning and specification testing is proposed to improve the accuracy of results</span>
> ^PEGH36B8aAUMCCBTIp29

> [!note] [@Page 30](zotero://open-pdf/library/items/AUMCCBTI?page=30&annotation=YNTPMU2J)
>  ![[imgs/YNTPMU2J.png]]
>  <span style="background:rgba(248, 255, 0, 0.28)"></span>
> ^YNTPMU2JaAUMCCBTIp30

> [!note] [@Page 30](zotero://open-pdf/library/items/AUMCCBTI?page=30&annotation=AZ84PE7M)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">ML methods to make accurate and detailed power prediction only with high-level evaluation, which shows significant benefits for fast chip design and verification</span>
> ^AZ84PE7MaAUMCCBTIp30

> [!note] [@Page 31](zotero://open-pdf/library/items/AUMCCBTI?page=31&annotation=FWNMXA5M)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">a common practice is to use GNN for feature extraction and reinforcement learning for learning the policy</span>
> ^FWNMXA5MaAUMCCBTIp31

> [!note] [@Page 32](zotero://open-pdf/library/items/AUMCCBTI?page=32&annotation=P94FX2Z9)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">analytical placement problem is analogous to the training of a NN model</span>
> ^P94FX2Z9aAUMCCBTIp32

> [!note] [@Page 32](zotero://open-pdf/library/items/AUMCCBTI?page=32&annotation=B5BUL5IT)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">functionality of ML in the EDA workflow, we can group most researches into four categories: decision making in traditional methods, performance prediction, black-box optimization, and automated design.</span>
> ^B5BUL5ITaAUMCCBTIp32

> [!note] [@Page 32](zotero://open-pdf/library/items/AUMCCBTI?page=32&annotation=2RFH3WKK)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">This class of researches utilizes ML models to replace brute-force or empirical methods when deciding configurations</span>
> - **Notes**: Decision making in traditional methods
> ^2RFH3WKKaAUMCCBTIp32

> [!note] [@Page 33](zotero://open-pdf/library/items/AUMCCBTI?page=33&annotation=QAX7HX6I)
>  ![[imgs/QAX7HX6I.png]]
>  <span style="background:rgba(248, 255, 0, 0.28)"></span>
> ^QAX7HX6IaAUMCCBTIp33

### definitions

> [!note] [@Page 1](zotero://open-pdf/library/items/AUMCCBTI?page=1&annotation=4T9XCWVH)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">NP-complete (NPC) problems</span>
> ^4T9XCWVHaAUMCCBTIp1

> [!note] [@Page 2](zotero://open-pdf/library/items/AUMCCBTI?page=2&annotation=6F7CBPQJ)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">decision making in traditional methods, performance prediction, black-box optimization, and automated design</span>
> - **Notes**: 4 types applications
> ^6F7CBPQJaAUMCCBTIp2

> [!note] [@Page 2](zotero://open-pdf/library/items/AUMCCBTI?page=2&annotation=5MJZZYNE)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">design space exploration (DSE)</span>
> ^5MJZZYNEaAUMCCBTIp2

> [!note] [@Page 2](zotero://open-pdf/library/items/AUMCCBTI?page=2&annotation=EWLVLWFS)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">High-level synthesis (HLS) provides automatic conversion from C/C++/SystemC-based specifications to hardware description languages (HDL)</span>
> ^EWLVLWFSaAUMCCBTIp2

> [!note] [@Page 2](zotero://open-pdf/library/items/AUMCCBTI?page=2&annotation=N8EHX7XD)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">Logic synthesis converts the behavioral level description to the gate level description</span>
> ^N8EHX7XDaAUMCCBTIp2

> [!note] [@Page 3](zotero://open-pdf/library/items/AUMCCBTI?page=3&annotation=VFU39LND)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">Routing assigns the wires to connect the components on the chip. At the same time, routing needs to satisfy the requirements of timing performance and total wirelength without violating the design rules.</span>
> ^VFU39LNDaAUMCCBTIp3

> [!note] [@Page 3](zotero://open-pdf/library/items/AUMCCBTI?page=3&annotation=TRG8U7HT)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">Mask synthesis is one of the main steps in the fabrication process, where lithography simulation is leveraged to reduce the probability of fabrication failure</span>
> ^TRG8U7HTaAUMCCBTIp3

> [!note] [@Page 4](zotero://open-pdf/library/items/AUMCCBTI?page=4&annotation=532NGWZR)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">tests to verify their functionality and reliability</span>
> ^532NGWZRaAUMCCBTIp4

> [!note] [@Page 4](zotero://open-pdf/library/items/AUMCCBTI?page=4&annotation=264HLD5A)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">coverage and the efficiency are two main optimization goals</span>
> ^264HLD5AaAUMCCBTIp4

> [!note] [@Page 4](zotero://open-pdf/library/items/AUMCCBTI?page=4&annotation=UWU6BHKM)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">Machine learning is a class of algorithms that automatically extract information from datasets or prior knowledge.</span>
> ^UWU6BHKMaAUMCCBTIp4

> [!note] [@Page 4](zotero://open-pdf/library/items/AUMCCBTI?page=4&annotation=W9XLPFVX)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">CNN is suitable for feature extraction</span>
> ^W9XLPFVXaAUMCCBTIp4

> [!note] [@Page 4](zotero://open-pdf/library/items/AUMCCBTI?page=4&annotation=XQFM9CRY)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">RNN is good at processing sequential data</span>
> ^XQFM9CRYaAUMCCBTIp4

> [!note] [@Page 4](zotero://open-pdf/library/items/AUMCCBTI?page=4&annotation=PTNVMMS4)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">DRL has achieved great success in complicated tasks with large decision space</span>
> ^PTNVMMS4aAUMCCBTIp4

> [!note] [@Page 5](zotero://open-pdf/library/items/AUMCCBTI?page=5&annotation=IYZA46ZY)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">High-level synthesis (HLS) tools provide automatic conversion from C/C++/SystemC-based specification to hardware description languages like Verilog or VHDL.</span>
> ^IYZA46ZYaAUMCCBTIp5

> [!note] [@Page 8](zotero://open-pdf/library/items/AUMCCBTI?page=8&annotation=ISG3QMWI)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">Transductive experimental design (TED) [95] focuses on seeking the samples that describe the design space accurately</span>
> ^ISG3QMWIaAUMCCBTIp8

> [!note] [@Page 11](zotero://open-pdf/library/items/AUMCCBTI?page=11&annotation=E8E7DRS8)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">basic requirements of routing design rules must be considered in the placement stage. However, it is difficult to predict routing information in the placement stage accurately and fast</span>
> ^E8E7DRS8aAUMCCBTIp11

> [!note] [@Page 13](zotero://open-pdf/library/items/AUMCCBTI?page=13&annotation=P3XSPSCC)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">Power delivery network (PDN) design is a complex iterative optimization task, which strongly influences the performance, area and cost of a chip.</span>
> ^P3XSPSCCaAUMCCBTIp13

> [!note] [@Page 13](zotero://open-pdf/library/items/AUMCCBTI?page=13&annotation=XXRJKQWE)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">3D integration also brings challenges to the design optimization due to the expanded design space and the overhead of design evaluation.</span>
> ^XXRJKQWEaAUMCCBTIp13

> [!note] [@Page 15](zotero://open-pdf/library/items/AUMCCBTI?page=15&annotation=X2KVQEH2)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">Lithography is a key step in semiconductor manufacturing, which turns the designed circuit and layout into real objects.</span>
> - **Notes**: “光刻”
> ^X2KVQEH2aAUMCCBTIp15

> [!note] [@Page 15](zotero://open-pdf/library/items/AUMCCBTI?page=15&annotation=JJN4TBUJ)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">mask optimization focuses only on the lithography process, ensuring that the fabricated chip matches the designed layout. Optical proximity correction (OPC) and sub-resolution assist feature (SRAF) insertion are two main methods to optimize the mask and improve the printability of the target pattern.</span>
> ^JJN4TBUJaAUMCCBTIp15

> [!note] [@Page 16](zotero://open-pdf/library/items/AUMCCBTI?page=16&annotation=TTUL73ET)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">Optical Proximity Correction For OPC, inverse lithography technique (ILT) and model-based OPC are two representative mask optimization methodologies</span>
> ^TTUL73ETaAUMCCBTIp16

> [!note] [@Page 19](zotero://open-pdf/library/items/AUMCCBTI?page=19&annotation=ZNG33ZM3)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">The reason for the discrepancy</span>
> - **Notes**: difficulty of analog design: large design space, no uniform framework, suspect to noise
> ^ZNG33ZM3aAUMCCBTIp19

> [!note] [@Page 20](zotero://open-pdf/library/items/AUMCCBTI?page=20&annotation=HQK9H9KG)
>  ![[imgs/HQK9H9KG.png]]
>  <span style="background:rgba(92, 92, 92, 0.2)"></span>
> ^HQK9H9KGaAUMCCBTIp20

> [!note] [@Page 20](zotero://open-pdf/library/items/AUMCCBTI?page=20&annotation=GCCENH86)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">topology selection is efficient only when repetitive designs are needed such that a trained model can be reused</span>
> ^GCCENH86aAUMCCBTIp20

> [!note] [@Page 20](zotero://open-pdf/library/items/AUMCCBTI?page=20&annotation=R9N3RXPS)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">researchers focus on defining and extracting features from circuit topology</span>
> ^R9N3RXPSaAUMCCBTIp20

> [!note] [@Page 21](zotero://open-pdf/library/items/AUMCCBTI?page=21&annotation=69NM2RCC)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">Symmetry constraint are one of the most essential topoligical features in circuits.</span>
> ^69NM2RCCaAUMCCBTIp21

> [!note] [@Page 23](zotero://open-pdf/library/items/AUMCCBTI?page=23&annotation=4QF6Y25K)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">Analog layout is a hard problem because the parasitics in the layout have a significant impact on circuit performances</span>
> ^4QF6Y25KaAUMCCBTIp23

> [!note] [@Page 25](zotero://open-pdf/library/items/AUMCCBTI?page=25&annotation=22FM39EV)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">test set design, random generation algorithms and Automated Test Pattern Generation (ATPG) are usually used in the verification stage and the testing stage, respectively.</span>
> ^22FM39EVaAUMCCBTIp25

> [!note] [@Page 26](zotero://open-pdf/library/items/AUMCCBTI?page=26&annotation=5KSSTAR9)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">basic idea of CDG is to simulate, monitor, and evaluate the coverage contribution of different combinations of input and initial state</span>
> - **Notes**: CDG: coverage-directed test generation
> ^5KSSTAR9aAUMCCBTIp26

> [!note] [@Page 27](zotero://open-pdf/library/items/AUMCCBTI?page=27&annotation=AHTZLID6)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">In the specification test, each performance parameter may have redundant information. However, this information needs advanced statistical methods to obtain.</span>
> ^AHTZLID6aAUMCCBTIp27

> [!note] [@Page 28](zotero://open-pdf/library/items/AUMCCBTI?page=28&annotation=E3H3NBUJ)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">“Unique” means that the test data has a different logical structure compared to other test data, and “testable” means that this test data can cover a great number of IP fault.</span>
> ^E3H3NBUJaAUMCCBTIp28

> [!note] [@Page 28](zotero://open-pdf/library/items/AUMCCBTI?page=28&annotation=TPQAWCHY)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">observation point insertion reduces the test complexity in a different way, by decoupling the test of different modules</span>
> ^TPQAWCHYaAUMCCBTIp28

> [!note] [@Page 30](zotero://open-pdf/library/items/AUMCCBTI?page=30&annotation=BEY3KM6Q)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">In general, there is a tradeoff between the power estimation accuracy and simulation method complexity</span>
> ^BEY3KM6QaAUMCCBTIp30

> [!note] [@Page 32](zotero://open-pdf/library/items/AUMCCBTI?page=32&annotation=KSDWN8WK)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">EDA tools typically involve solving large-scale optimization problems with heavy numerical computation, especially at the physical design stage, and extensive work is devoted to accelerating these solvers with modern parallel computing hardware like multicore CPUs or GPUs</span>
> ^KSDWN8WKaAUMCCBTIp32

### future work

> [!note] [@Page 15](zotero://open-pdf/library/items/AUMCCBTI?page=15&annotation=G6HKCT2V)
>  
>  <span style="background:#d3f8b6">In the future, we expect to see more advanced algorithms for logic synthesis be explored, and more metrics can be formulated to evaluate the results of logic synthesis.</span>
> ^G6HKCT2VaAUMCCBTIp15

> [!note] [@Page 20](zotero://open-pdf/library/items/AUMCCBTI?page=20&annotation=HA32ZXV5)
>  
>  <span style="background:#d3f8b6">automation tools for topology design are still much less explored due to its high degree of freedom</span>
> ^HA32ZXV5aAUMCCBTIp20

> [!note] [@Page 21](zotero://open-pdf/library/items/AUMCCBTI?page=21&annotation=DHFIH7DT)
>  
>  <span style="background:#d3f8b6">detect system symmetry with graph similarity</span>
> ^DHFIH7DTaAUMCCBTIp21

> [!note] [@Page 23](zotero://open-pdf/library/items/AUMCCBTI?page=23&annotation=5Q84QLLB)
>  
>  <span style="background:#d3f8b6">use GAN to guide the layout generation</span>
> ^5Q84QLLBaAUMCCBTIp23

> [!note] [@Page 24](zotero://open-pdf/library/items/AUMCCBTI?page=24&annotation=7JRG49FC)
>  
>  <span style="background:#d3f8b6">One obstacle is that the models are learned from a limited dataset and have limited flexibility</span>
> ^7JRG49FCaAUMCCBTIp24

> [!note] [@Page 24](zotero://open-pdf/library/items/AUMCCBTI?page=24&annotation=Z8CG8ZRQ)
>  
>  <span style="background:#d3f8b6">A generalizable model designed for a variety of circuits is desired in the future study</span>
> ^Z8CG8ZRQaAUMCCBTIp24

> [!note] [@Page 25](zotero://open-pdf/library/items/AUMCCBTI?page=25&annotation=2PFHNQFQ)
>  
>  <span style="background:#d3f8b6">Predicting accurate results with low precision test results derived from cheap testing methods is a promising solution to this problem.</span>
> - **Notes**: solution to address the complexity of chip testing/verification
> ^2PFHNQFQaAUMCCBTIp25

> [!note] [@Page 35](zotero://open-pdf/library/items/AUMCCBTI?page=35&annotation=NMUJDK77)
>  
>  <span style="background:#d3f8b6">smart combination of machine learning and the traditional method is of great importance</span>
> ^NMUJDK77aAUMCCBTIp35

> [!note] [@Page 35](zotero://open-pdf/library/items/AUMCCBTI?page=35&annotation=EKLQXJQD)
>  
>  <span style="background:#d3f8b6">Trusted Machine Learning</span>
> ^EKLQXJQDaAUMCCBTIp35

### valuable references

> [!note] [@Page 6](zotero://open-pdf/library/items/AUMCCBTI?page=6&annotation=A56ISWLB)
>  
>  <span style="background:rgba(0, 125, 255, 0.28)">[143].</span>
> ^A56ISWLBaAUMCCBTIp6

> [!note] [@Page 10](zotero://open-pdf/library/items/AUMCCBTI?page=10&annotation=TDX8T8BQ)
>  
>  <span style="background:rgba(0, 125, 255, 0.28)">[143]</span>
> ^TDX8T8BQaAUMCCBTIp10

> [!note] [@Page 11](zotero://open-pdf/library/items/AUMCCBTI?page=11&annotation=WCUY9KER)
>  
>  <span style="background:rgba(0, 125, 255, 0.28)">LSOracle [115] relies on DNN to dynamically decide which optimizer should be applied to different parts of the circuit.</span>
> ^WCUY9KERaAUMCCBTIp11
