// Seed: 985338536
module module_0 (
    input  tri1 id_0,
    output tri0 id_1
);
  always assign id_1 = 1 ^ 1;
  module_2(
      id_0, id_0, id_1, id_0, id_1, id_1, id_1, id_1, id_1, id_0, id_1, id_0, id_0, id_1, id_0, id_0
  );
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    output wor id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input uwire id_8
);
  module_0(
      id_3, id_2
  ); id_10(
      id_2
  );
endmodule
macromodule module_2 (
    input wor id_0,
    input supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    output uwire id_5,
    output wand id_6,
    output tri1 id_7,
    output wand id_8,
    input wor id_9,
    output tri id_10,
    input uwire id_11,
    input supply0 id_12,
    output supply0 id_13,
    input supply1 id_14,
    input supply0 id_15
);
  assign id_2 = "" !== 1;
endmodule
