#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020578303be0 .scope module, "FSMRX_tb" "FSMRX_tb" 2 3;
 .timescale -9 -12;
v000002057837d010_0 .net "Done", 0 0, v000002057837d5b0_0;  1 drivers
v000002057837c750_0 .var "clk", 0 0;
v000002057837c930_0 .net "dataout", 7 0, L_000002057837c2f0;  1 drivers
v000002057837ddd0_0 .var "rx", 0 0;
v000002057837d650_0 .net "tick", 0 0, v00000205782bbf20_0;  1 drivers
E_0000020578320c50 .event anyedge, v000002057837d5b0_0;
S_0000020578303f00 .scope task, "send_byte" "send_byte" 2 22, 2 22 0, S_0000020578303be0;
 .timescale -9 -12;
v00000205783012e0_0 .var "data", 7 0;
v00000205782ff180_0 .var/i "i", 31 0;
E_0000020578320590 .event posedge, v00000205782fbef0_0;
TD_FSMRX_tb.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002057837ddd0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020578320590;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205782ff180_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000205782ff180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v00000205783012e0_0;
    %load/vec4 v00000205782ff180_0;
    %part/s 1;
    %store/vec4 v000002057837ddd0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_0.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.5, 5;
    %jmp/1 T_0.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020578320590;
    %jmp T_0.4;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v00000205782ff180_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205782ff180_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002057837ddd0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_0.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.7, 5;
    %jmp/1 T_0.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020578320590;
    %jmp T_0.6;
T_0.7 ;
    %pop/vec4 1;
    %end;
S_0000020578304090 .scope module, "uut" "FSMRX" 2 11, 3 1 0, S_0000020578303be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx";
    .port_info 2 /OUTPUT 1 "Done";
    .port_info 3 /OUTPUT 8 "dataout";
    .port_info 4 /OUTPUT 1 "tick";
P_00000205782fa140 .param/l "DATA" 0 3 18, +C4<00000000000000000000000000000010>;
P_00000205782fa178 .param/l "DONE_STATE" 0 3 18, +C4<00000000000000000000000000000100>;
P_00000205782fa1b0 .param/l "IDLE" 0 3 18, +C4<00000000000000000000000000000000>;
P_00000205782fa1e8 .param/l "START" 0 3 18, +C4<00000000000000000000000000000001>;
P_00000205782fa220 .param/l "STOP" 0 3 18, +C4<00000000000000000000000000000011>;
v000002057837d5b0_0 .var "Done", 0 0;
v000002057837cb10_0 .net "a", 0 0, L_0000020578301200;  1 drivers
v000002057837c6b0_0 .net "b", 0 0, L_0000020578300b00;  1 drivers
v000002057837c250_0 .var "bit_cnt", 2 0;
v000002057837cc50_0 .net "c", 0 0, L_0000020578300320;  1 drivers
v000002057837dd30_0 .net "clk", 0 0, v000002057837c750_0;  1 drivers
v000002057837ccf0_0 .net "d", 0 0, L_00000205783010b0;  1 drivers
v000002057837db50_0 .net "dataout", 7 0, L_000002057837c2f0;  alias, 1 drivers
v000002057837cd90_0 .net "e", 0 0, L_00000205783009b0;  1 drivers
v000002057837d830_0 .net "f", 0 0, L_00000205783004e0;  1 drivers
v000002057837c890_0 .net "g", 0 0, L_0000020578300a20;  1 drivers
v000002057837ce30_0 .net "h", 0 0, L_0000020578300550;  1 drivers
v000002057837c570_0 .net "rx", 0 0, v000002057837ddd0_0;  1 drivers
v000002057837cf70_0 .var "state", 2 0;
v000002057837e050_0 .net "tick", 0 0, v00000205782bbf20_0;  alias, 1 drivers
LS_000002057837c2f0_0_0 .concat [ 1 1 1 1], L_0000020578301200, L_0000020578300b00, L_0000020578300320, L_00000205783010b0;
LS_000002057837c2f0_0_4 .concat [ 1 1 1 1], L_00000205783009b0, L_00000205783004e0, L_0000020578300a20, L_0000020578300550;
L_000002057837c2f0 .concat [ 4 4 0 0], LS_000002057837c2f0_0_0, LS_000002057837c2f0_0_4;
S_0000020578301b90 .scope module, "baudgen" "BaudGen" 3 12, 4 1 0, S_0000020578304090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "tick";
v00000205782fbef0_0 .net "clk", 0 0, v000002057837c750_0;  alias, 1 drivers
v00000205782b6ef0_0 .var "count", 4 0;
v00000205782bbf20_0 .var "tick", 0 0;
S_0000020578301d20 .scope module, "sipo" "SIPO" 3 13, 5 1 0, S_0000020578304090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_in";
    .port_info 2 /OUTPUT 1 "a";
    .port_info 3 /OUTPUT 1 "b";
    .port_info 4 /OUTPUT 1 "c";
    .port_info 5 /OUTPUT 1 "d";
    .port_info 6 /OUTPUT 1 "e";
    .port_info 7 /OUTPUT 1 "f";
    .port_info 8 /OUTPUT 1 "g";
    .port_info 9 /OUTPUT 1 "h";
L_0000020578300550 .functor BUFZ 1, v0000020578315c00_0, C4<0>, C4<0>, C4<0>;
L_0000020578300a20 .functor BUFZ 1, v000002057830b0e0_0, C4<0>, C4<0>, C4<0>;
L_00000205783004e0 .functor BUFZ 1, v000002057837b240_0, C4<0>, C4<0>, C4<0>;
L_00000205783009b0 .functor BUFZ 1, v000002057837bba0_0, C4<0>, C4<0>, C4<0>;
L_00000205783010b0 .functor BUFZ 1, v000002057837b4c0_0, C4<0>, C4<0>, C4<0>;
L_0000020578300320 .functor BUFZ 1, v000002057837b420_0, C4<0>, C4<0>, C4<0>;
L_0000020578300b00 .functor BUFZ 1, v000002057837b560_0, C4<0>, C4<0>, C4<0>;
L_0000020578301200 .functor BUFZ 1, v0000020578317500_0, C4<0>, C4<0>, C4<0>;
v000002057837b7e0_0 .net "a", 0 0, L_0000020578301200;  alias, 1 drivers
v000002057837b920_0 .net "b", 0 0, L_0000020578300b00;  alias, 1 drivers
v000002057837bce0_0 .net "c", 0 0, L_0000020578300320;  alias, 1 drivers
v000002057837ba60_0 .net "clk", 0 0, v00000205782bbf20_0;  alias, 1 drivers
v000002057837b880_0 .net "d", 0 0, L_00000205783010b0;  alias, 1 drivers
v000002057837b9c0_0 .net "data_in", 0 0, v000002057837ddd0_0;  alias, 1 drivers
v000002057837bd80_0 .net "e", 0 0, L_00000205783009b0;  alias, 1 drivers
v000002057837be20_0 .net "f", 0 0, L_00000205783004e0;  alias, 1 drivers
v000002057837af20_0 .net "g", 0 0, L_0000020578300a20;  alias, 1 drivers
v000002057837b060_0 .net "h", 0 0, L_0000020578300550;  alias, 1 drivers
v000002057837e0f0_0 .net "t1", 0 0, v0000020578317500_0;  1 drivers
v000002057837dc90_0 .net "t2", 0 0, v0000020578315c00_0;  1 drivers
v000002057837ced0_0 .net "t3", 0 0, v000002057830b0e0_0;  1 drivers
v000002057837cbb0_0 .net "t4", 0 0, v000002057837b240_0;  1 drivers
v000002057837ca70_0 .net "t5", 0 0, v000002057837bba0_0;  1 drivers
v000002057837c7f0_0 .net "t6", 0 0, v000002057837b4c0_0;  1 drivers
v000002057837dbf0_0 .net "t7", 0 0, v000002057837b420_0;  1 drivers
v000002057837dab0_0 .net "t8", 0 0, v000002057837b560_0;  1 drivers
S_0000020578317370 .scope module, "instance1" "DFF2rx" 5 9, 6 1 0, S_0000020578301d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000020578301eb0_0 .net "D", 0 0, v000002057837ddd0_0;  alias, 1 drivers
v0000020578317500_0 .var "Q", 0 0;
v00000205783175a0_0 .net "clk", 0 0, v00000205782bbf20_0;  alias, 1 drivers
E_0000020578320d50 .event posedge, v00000205782bbf20_0;
S_0000020578315a70 .scope module, "instance2" "DFF2rx" 5 10, 6 1 0, S_0000020578301d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000020578317640_0 .net "D", 0 0, v0000020578317500_0;  alias, 1 drivers
v0000020578315c00_0 .var "Q", 0 0;
v0000020578315ca0_0 .net "clk", 0 0, v00000205782bbf20_0;  alias, 1 drivers
S_0000020578315d40 .scope module, "instance3" "DFF2rx" 5 11, 6 1 0, S_0000020578301d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v000002057830b040_0 .net "D", 0 0, v0000020578315c00_0;  alias, 1 drivers
v000002057830b0e0_0 .var "Q", 0 0;
v000002057830b180_0 .net "clk", 0 0, v00000205782bbf20_0;  alias, 1 drivers
S_000002057830b220 .scope module, "instance4" "DFF2rx" 5 12, 6 1 0, S_0000020578301d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v000002057837b2e0_0 .net "D", 0 0, v000002057830b0e0_0;  alias, 1 drivers
v000002057837b240_0 .var "Q", 0 0;
v000002057837bb00_0 .net "clk", 0 0, v00000205782bbf20_0;  alias, 1 drivers
S_00000205782b6890 .scope module, "instance5" "DFF2rx" 5 13, 6 1 0, S_0000020578301d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v000002057837b1a0_0 .net "D", 0 0, v000002057837b240_0;  alias, 1 drivers
v000002057837bba0_0 .var "Q", 0 0;
v000002057837b600_0 .net "clk", 0 0, v00000205782bbf20_0;  alias, 1 drivers
S_00000205782b6a20 .scope module, "instance6" "DFF2rx" 5 14, 6 1 0, S_0000020578301d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v000002057837b100_0 .net "D", 0 0, v000002057837bba0_0;  alias, 1 drivers
v000002057837b4c0_0 .var "Q", 0 0;
v000002057837b380_0 .net "clk", 0 0, v00000205782bbf20_0;  alias, 1 drivers
S_000002057837bee0 .scope module, "instance7" "DFF2rx" 5 15, 6 1 0, S_0000020578301d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v000002057837b6a0_0 .net "D", 0 0, v000002057837b4c0_0;  alias, 1 drivers
v000002057837b420_0 .var "Q", 0 0;
v000002057837afc0_0 .net "clk", 0 0, v00000205782bbf20_0;  alias, 1 drivers
S_000002057837c070 .scope module, "instance8" "DFF2rx" 5 16, 6 1 0, S_0000020578301d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v000002057837bc40_0 .net "D", 0 0, v000002057837b420_0;  alias, 1 drivers
v000002057837b560_0 .var "Q", 0 0;
v000002057837b740_0 .net "clk", 0 0, v00000205782bbf20_0;  alias, 1 drivers
    .scope S_0000020578301b90;
T_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000205782b6ef0_0, 0, 5;
    %end;
    .thread T_1;
    .scope S_0000020578301b90;
T_2 ;
    %wait E_0000020578320590;
    %load/vec4 v00000205782b6ef0_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000205782b6ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205782bbf20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000205782b6ef0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000205782b6ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205782bbf20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020578317370;
T_3 ;
    %wait E_0000020578320d50;
    %load/vec4 v0000020578301eb0_0;
    %assign/vec4 v0000020578317500_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020578315a70;
T_4 ;
    %wait E_0000020578320d50;
    %load/vec4 v0000020578317640_0;
    %assign/vec4 v0000020578315c00_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020578315d40;
T_5 ;
    %wait E_0000020578320d50;
    %load/vec4 v000002057830b040_0;
    %assign/vec4 v000002057830b0e0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000002057830b220;
T_6 ;
    %wait E_0000020578320d50;
    %load/vec4 v000002057837b2e0_0;
    %assign/vec4 v000002057837b240_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000205782b6890;
T_7 ;
    %wait E_0000020578320d50;
    %load/vec4 v000002057837b1a0_0;
    %assign/vec4 v000002057837bba0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_00000205782b6a20;
T_8 ;
    %wait E_0000020578320d50;
    %load/vec4 v000002057837b100_0;
    %assign/vec4 v000002057837b4c0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000002057837bee0;
T_9 ;
    %wait E_0000020578320d50;
    %load/vec4 v000002057837b6a0_0;
    %assign/vec4 v000002057837b420_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000002057837c070;
T_10 ;
    %wait E_0000020578320d50;
    %load/vec4 v000002057837bc40_0;
    %assign/vec4 v000002057837b560_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020578304090;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002057837cf70_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002057837c250_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0000020578304090;
T_12 ;
    %wait E_0000020578320590;
    %load/vec4 v000002057837cf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002057837d5b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002057837c250_0, 0;
    %load/vec4 v000002057837c570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002057837cf70_0, 0;
T_12.6 ;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v000002057837e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002057837cf70_0, 0;
T_12.8 ;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v000002057837e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v000002057837c250_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002057837cf70_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v000002057837c250_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002057837c250_0, 0;
T_12.13 ;
T_12.10 ;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v000002057837e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002057837cf70_0, 0;
T_12.14 ;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002057837d5b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002057837cf70_0, 0;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020578303be0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002057837c750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002057837ddd0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000020578303be0;
T_14 ;
    %delay 1000, 0;
    %load/vec4 v000002057837c750_0;
    %inv;
    %store/vec4 v000002057837c750_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000020578303be0;
T_15 ;
    %vpi_call 2 39 "$dumpfile", "FSMRX_tb.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020578303be0 {0 0 0};
    %vpi_call 2 42 "$display", "Starting FSMRX test..." {0 0 0};
    %wait E_0000020578320590;
    %vpi_call 2 45 "$display", "Sending first byte: 10010101" {0 0 0};
    %pushi/vec4 149, 0, 8;
    %store/vec4 v00000205783012e0_0, 0, 8;
    %fork TD_FSMRX_tb.send_byte, S_0000020578303f00;
    %join;
T_15.0 ;
    %load/vec4 v000002057837d010_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.1, 6;
    %wait E_0000020578320c50;
    %jmp T_15.0;
T_15.1 ;
    %delay 5000, 0;
    %vpi_call 2 48 "$display", "Received: %b", v000002057837c930_0 {0 0 0};
    %vpi_call 2 52 "$display", "FSMRX test complete." {0 0 0};
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\FSMRX_tb.v";
    ".\FSMRX.v";
    ".\baud_gen.v";
    ".\uart_rx.v";
    ".\DFF2rx.v";
