<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>vmx.h source code [linux-4.18.y/arch/x86/include/asm/vmx.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="vm_instruction_error_number,vmcs_field,vmx_l1d_flush_state,vmx_msr_entry "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/arch/x86/include/asm/vmx.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='vmx.h.html'>vmx.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * vmx.h: VMX Architecture related definitions</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2004, Intel Corporation.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="6">6</th><td><i> * under the terms and conditions of the GNU General Public License,</i></td></tr>
<tr><th id="7">7</th><td><i> * version 2, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * This program is distributed in the hope it will be useful, but WITHOUT</i></td></tr>
<tr><th id="10">10</th><td><i> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="11">11</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="12">12</th><td><i> * more details.</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * You should have received a copy of the GNU General Public License along with</i></td></tr>
<tr><th id="15">15</th><td><i> * this program; if not, write to the Free Software Foundation, Inc., 59 Temple</i></td></tr>
<tr><th id="16">16</th><td><i> * Place - Suite 330, Boston, MA 02111-1307 USA.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * A few random additions are:</i></td></tr>
<tr><th id="19">19</th><td><i> * Copyright (C) 2006 Qumranet</i></td></tr>
<tr><th id="20">20</th><td><i> *    Avi Kivity &lt;avi@qumranet.com&gt;</i></td></tr>
<tr><th id="21">21</th><td><i> *    Yaniv Kamay &lt;yaniv@qumranet.com&gt;</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> */</i></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/VMX_H">VMX_H</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/VMX_H" data-ref="_M/VMX_H">VMX_H</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/linux/bitops.h.html">&lt;linux/bitops.h&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../uapi/asm/vmx.h.html">&lt;uapi/asm/vmx.h&gt;</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Definitions of Primary Processor-Based VM-Execution Controls.</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_VIRTUAL_INTR_PENDING" data-ref="_M/CPU_BASED_VIRTUAL_INTR_PENDING">CPU_BASED_VIRTUAL_INTR_PENDING</dfn>          0x00000004</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_USE_TSC_OFFSETING" data-ref="_M/CPU_BASED_USE_TSC_OFFSETING">CPU_BASED_USE_TSC_OFFSETING</dfn>             0x00000008</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_HLT_EXITING" data-ref="_M/CPU_BASED_HLT_EXITING">CPU_BASED_HLT_EXITING</dfn>                   0x00000080</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_INVLPG_EXITING" data-ref="_M/CPU_BASED_INVLPG_EXITING">CPU_BASED_INVLPG_EXITING</dfn>                0x00000200</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_MWAIT_EXITING" data-ref="_M/CPU_BASED_MWAIT_EXITING">CPU_BASED_MWAIT_EXITING</dfn>                 0x00000400</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_RDPMC_EXITING" data-ref="_M/CPU_BASED_RDPMC_EXITING">CPU_BASED_RDPMC_EXITING</dfn>                 0x00000800</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_RDTSC_EXITING" data-ref="_M/CPU_BASED_RDTSC_EXITING">CPU_BASED_RDTSC_EXITING</dfn>                 0x00001000</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_CR3_LOAD_EXITING" data-ref="_M/CPU_BASED_CR3_LOAD_EXITING">CPU_BASED_CR3_LOAD_EXITING</dfn>		0x00008000</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_CR3_STORE_EXITING" data-ref="_M/CPU_BASED_CR3_STORE_EXITING">CPU_BASED_CR3_STORE_EXITING</dfn>		0x00010000</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_CR8_LOAD_EXITING" data-ref="_M/CPU_BASED_CR8_LOAD_EXITING">CPU_BASED_CR8_LOAD_EXITING</dfn>              0x00080000</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_CR8_STORE_EXITING" data-ref="_M/CPU_BASED_CR8_STORE_EXITING">CPU_BASED_CR8_STORE_EXITING</dfn>             0x00100000</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_TPR_SHADOW" data-ref="_M/CPU_BASED_TPR_SHADOW">CPU_BASED_TPR_SHADOW</dfn>                    0x00200000</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_VIRTUAL_NMI_PENDING" data-ref="_M/CPU_BASED_VIRTUAL_NMI_PENDING">CPU_BASED_VIRTUAL_NMI_PENDING</dfn>		0x00400000</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_MOV_DR_EXITING" data-ref="_M/CPU_BASED_MOV_DR_EXITING">CPU_BASED_MOV_DR_EXITING</dfn>                0x00800000</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_UNCOND_IO_EXITING" data-ref="_M/CPU_BASED_UNCOND_IO_EXITING">CPU_BASED_UNCOND_IO_EXITING</dfn>             0x01000000</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_USE_IO_BITMAPS" data-ref="_M/CPU_BASED_USE_IO_BITMAPS">CPU_BASED_USE_IO_BITMAPS</dfn>                0x02000000</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_MONITOR_TRAP_FLAG" data-ref="_M/CPU_BASED_MONITOR_TRAP_FLAG">CPU_BASED_MONITOR_TRAP_FLAG</dfn>             0x08000000</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_USE_MSR_BITMAPS" data-ref="_M/CPU_BASED_USE_MSR_BITMAPS">CPU_BASED_USE_MSR_BITMAPS</dfn>               0x10000000</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_MONITOR_EXITING" data-ref="_M/CPU_BASED_MONITOR_EXITING">CPU_BASED_MONITOR_EXITING</dfn>               0x20000000</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_PAUSE_EXITING" data-ref="_M/CPU_BASED_PAUSE_EXITING">CPU_BASED_PAUSE_EXITING</dfn>                 0x40000000</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_ACTIVATE_SECONDARY_CONTROLS" data-ref="_M/CPU_BASED_ACTIVATE_SECONDARY_CONTROLS">CPU_BASED_ACTIVATE_SECONDARY_CONTROLS</dfn>   0x80000000</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/CPU_BASED_ALWAYSON_WITHOUT_TRUE_MSR" data-ref="_M/CPU_BASED_ALWAYSON_WITHOUT_TRUE_MSR">CPU_BASED_ALWAYSON_WITHOUT_TRUE_MSR</dfn>	0x0401e172</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/*</i></td></tr>
<tr><th id="60">60</th><td><i> * Definitions of Secondary Processor-Based VM-Execution Controls.</i></td></tr>
<tr><th id="61">61</th><td><i> */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES" data-ref="_M/SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES">SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES</dfn> 0x00000001</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_ENABLE_EPT" data-ref="_M/SECONDARY_EXEC_ENABLE_EPT">SECONDARY_EXEC_ENABLE_EPT</dfn>               0x00000002</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_DESC" data-ref="_M/SECONDARY_EXEC_DESC">SECONDARY_EXEC_DESC</dfn>			0x00000004</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_RDTSCP" data-ref="_M/SECONDARY_EXEC_RDTSCP">SECONDARY_EXEC_RDTSCP</dfn>			0x00000008</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE" data-ref="_M/SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE">SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE</dfn>   0x00000010</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_ENABLE_VPID" data-ref="_M/SECONDARY_EXEC_ENABLE_VPID">SECONDARY_EXEC_ENABLE_VPID</dfn>              0x00000020</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_WBINVD_EXITING" data-ref="_M/SECONDARY_EXEC_WBINVD_EXITING">SECONDARY_EXEC_WBINVD_EXITING</dfn>		0x00000040</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_UNRESTRICTED_GUEST" data-ref="_M/SECONDARY_EXEC_UNRESTRICTED_GUEST">SECONDARY_EXEC_UNRESTRICTED_GUEST</dfn>	0x00000080</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_APIC_REGISTER_VIRT" data-ref="_M/SECONDARY_EXEC_APIC_REGISTER_VIRT">SECONDARY_EXEC_APIC_REGISTER_VIRT</dfn>       0x00000100</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY" data-ref="_M/SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY">SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY</dfn>    0x00000200</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_PAUSE_LOOP_EXITING" data-ref="_M/SECONDARY_EXEC_PAUSE_LOOP_EXITING">SECONDARY_EXEC_PAUSE_LOOP_EXITING</dfn>	0x00000400</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_RDRAND_EXITING" data-ref="_M/SECONDARY_EXEC_RDRAND_EXITING">SECONDARY_EXEC_RDRAND_EXITING</dfn>		0x00000800</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_ENABLE_INVPCID" data-ref="_M/SECONDARY_EXEC_ENABLE_INVPCID">SECONDARY_EXEC_ENABLE_INVPCID</dfn>		0x00001000</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_ENABLE_VMFUNC" data-ref="_M/SECONDARY_EXEC_ENABLE_VMFUNC">SECONDARY_EXEC_ENABLE_VMFUNC</dfn>            0x00002000</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_SHADOW_VMCS" data-ref="_M/SECONDARY_EXEC_SHADOW_VMCS">SECONDARY_EXEC_SHADOW_VMCS</dfn>              0x00004000</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_RDSEED_EXITING" data-ref="_M/SECONDARY_EXEC_RDSEED_EXITING">SECONDARY_EXEC_RDSEED_EXITING</dfn>		0x00010000</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_ENABLE_PML" data-ref="_M/SECONDARY_EXEC_ENABLE_PML">SECONDARY_EXEC_ENABLE_PML</dfn>               0x00020000</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_XSAVES" data-ref="_M/SECONDARY_EXEC_XSAVES">SECONDARY_EXEC_XSAVES</dfn>			0x00100000</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_EXEC_TSC_SCALING" data-ref="_M/SECONDARY_EXEC_TSC_SCALING">SECONDARY_EXEC_TSC_SCALING</dfn>              0x02000000</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/PIN_BASED_EXT_INTR_MASK" data-ref="_M/PIN_BASED_EXT_INTR_MASK">PIN_BASED_EXT_INTR_MASK</dfn>                 0x00000001</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/PIN_BASED_NMI_EXITING" data-ref="_M/PIN_BASED_NMI_EXITING">PIN_BASED_NMI_EXITING</dfn>                   0x00000008</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/PIN_BASED_VIRTUAL_NMIS" data-ref="_M/PIN_BASED_VIRTUAL_NMIS">PIN_BASED_VIRTUAL_NMIS</dfn>                  0x00000020</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/PIN_BASED_VMX_PREEMPTION_TIMER" data-ref="_M/PIN_BASED_VMX_PREEMPTION_TIMER">PIN_BASED_VMX_PREEMPTION_TIMER</dfn>          0x00000040</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/PIN_BASED_POSTED_INTR" data-ref="_M/PIN_BASED_POSTED_INTR">PIN_BASED_POSTED_INTR</dfn>                   0x00000080</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/PIN_BASED_ALWAYSON_WITHOUT_TRUE_MSR" data-ref="_M/PIN_BASED_ALWAYSON_WITHOUT_TRUE_MSR">PIN_BASED_ALWAYSON_WITHOUT_TRUE_MSR</dfn>	0x00000016</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_SAVE_DEBUG_CONTROLS" data-ref="_M/VM_EXIT_SAVE_DEBUG_CONTROLS">VM_EXIT_SAVE_DEBUG_CONTROLS</dfn>             0x00000004</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_HOST_ADDR_SPACE_SIZE" data-ref="_M/VM_EXIT_HOST_ADDR_SPACE_SIZE">VM_EXIT_HOST_ADDR_SPACE_SIZE</dfn>            0x00000200</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL" data-ref="_M/VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL">VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL</dfn>      0x00001000</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_ACK_INTR_ON_EXIT" data-ref="_M/VM_EXIT_ACK_INTR_ON_EXIT">VM_EXIT_ACK_INTR_ON_EXIT</dfn>                0x00008000</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_SAVE_IA32_PAT" data-ref="_M/VM_EXIT_SAVE_IA32_PAT">VM_EXIT_SAVE_IA32_PAT</dfn>			0x00040000</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_LOAD_IA32_PAT" data-ref="_M/VM_EXIT_LOAD_IA32_PAT">VM_EXIT_LOAD_IA32_PAT</dfn>			0x00080000</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_SAVE_IA32_EFER" data-ref="_M/VM_EXIT_SAVE_IA32_EFER">VM_EXIT_SAVE_IA32_EFER</dfn>                  0x00100000</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_LOAD_IA32_EFER" data-ref="_M/VM_EXIT_LOAD_IA32_EFER">VM_EXIT_LOAD_IA32_EFER</dfn>                  0x00200000</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_SAVE_VMX_PREEMPTION_TIMER" data-ref="_M/VM_EXIT_SAVE_VMX_PREEMPTION_TIMER">VM_EXIT_SAVE_VMX_PREEMPTION_TIMER</dfn>       0x00400000</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_CLEAR_BNDCFGS" data-ref="_M/VM_EXIT_CLEAR_BNDCFGS">VM_EXIT_CLEAR_BNDCFGS</dfn>                   0x00800000</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/VM_EXIT_ALWAYSON_WITHOUT_TRUE_MSR" data-ref="_M/VM_EXIT_ALWAYSON_WITHOUT_TRUE_MSR">VM_EXIT_ALWAYSON_WITHOUT_TRUE_MSR</dfn>	0x00036dff</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/VM_ENTRY_LOAD_DEBUG_CONTROLS" data-ref="_M/VM_ENTRY_LOAD_DEBUG_CONTROLS">VM_ENTRY_LOAD_DEBUG_CONTROLS</dfn>            0x00000004</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/VM_ENTRY_IA32E_MODE" data-ref="_M/VM_ENTRY_IA32E_MODE">VM_ENTRY_IA32E_MODE</dfn>                     0x00000200</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/VM_ENTRY_SMM" data-ref="_M/VM_ENTRY_SMM">VM_ENTRY_SMM</dfn>                            0x00000400</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/VM_ENTRY_DEACT_DUAL_MONITOR" data-ref="_M/VM_ENTRY_DEACT_DUAL_MONITOR">VM_ENTRY_DEACT_DUAL_MONITOR</dfn>             0x00000800</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL" data-ref="_M/VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL">VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL</dfn>     0x00002000</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/VM_ENTRY_LOAD_IA32_PAT" data-ref="_M/VM_ENTRY_LOAD_IA32_PAT">VM_ENTRY_LOAD_IA32_PAT</dfn>			0x00004000</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/VM_ENTRY_LOAD_IA32_EFER" data-ref="_M/VM_ENTRY_LOAD_IA32_EFER">VM_ENTRY_LOAD_IA32_EFER</dfn>                 0x00008000</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/VM_ENTRY_LOAD_BNDCFGS" data-ref="_M/VM_ENTRY_LOAD_BNDCFGS">VM_ENTRY_LOAD_BNDCFGS</dfn>                   0x00010000</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/VM_ENTRY_ALWAYSON_WITHOUT_TRUE_MSR" data-ref="_M/VM_ENTRY_ALWAYSON_WITHOUT_TRUE_MSR">VM_ENTRY_ALWAYSON_WITHOUT_TRUE_MSR</dfn>	0x000011ff</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/VMX_MISC_PREEMPTION_TIMER_RATE_MASK" data-ref="_M/VMX_MISC_PREEMPTION_TIMER_RATE_MASK">VMX_MISC_PREEMPTION_TIMER_RATE_MASK</dfn>	0x0000001f</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/VMX_MISC_SAVE_EFER_LMA" data-ref="_M/VMX_MISC_SAVE_EFER_LMA">VMX_MISC_SAVE_EFER_LMA</dfn>			0x00000020</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/VMX_MISC_ACTIVITY_HLT" data-ref="_M/VMX_MISC_ACTIVITY_HLT">VMX_MISC_ACTIVITY_HLT</dfn>			0x00000040</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/VMX_MISC_ZERO_LEN_INS" data-ref="_M/VMX_MISC_ZERO_LEN_INS">VMX_MISC_ZERO_LEN_INS</dfn>			0x40000000</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/* VMFUNC functions */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/VMX_VMFUNC_EPTP_SWITCHING" data-ref="_M/VMX_VMFUNC_EPTP_SWITCHING">VMX_VMFUNC_EPTP_SWITCHING</dfn>               0x00000001</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/VMFUNC_EPTP_ENTRIES" data-ref="_M/VMFUNC_EPTP_ENTRIES">VMFUNC_EPTP_ENTRIES</dfn>  512</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl def fn" id="vmx_basic_vmcs_revision_id" title='vmx_basic_vmcs_revision_id' data-ref="vmx_basic_vmcs_revision_id">vmx_basic_vmcs_revision_id</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="local col8 decl" id="8vmx_basic" title='vmx_basic' data-type='u64' data-ref="8vmx_basic">vmx_basic</dfn>)</td></tr>
<tr><th id="124">124</th><td>{</td></tr>
<tr><th id="125">125</th><td>	<b>return</b> <a class="local col8 ref" href="#8vmx_basic" title='vmx_basic' data-ref="8vmx_basic">vmx_basic</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#25" title="(((~0ULL) - (1ULL &lt;&lt; (0)) + 1) &amp; (~0ULL &gt;&gt; (64 - 1 - (30))))" data-ref="_M/GENMASK_ULL">GENMASK_ULL</a>(<var>30</var>, <var>0</var>);</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl def fn" id="vmx_basic_vmcs_size" title='vmx_basic_vmcs_size' data-ref="vmx_basic_vmcs_size">vmx_basic_vmcs_size</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="local col9 decl" id="9vmx_basic" title='vmx_basic' data-type='u64' data-ref="9vmx_basic">vmx_basic</dfn>)</td></tr>
<tr><th id="129">129</th><td>{</td></tr>
<tr><th id="130">130</th><td>	<b>return</b> (<a class="local col9 ref" href="#9vmx_basic" title='vmx_basic' data-ref="9vmx_basic">vmx_basic</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#25" title="(((~0ULL) - (1ULL &lt;&lt; (32)) + 1) &amp; (~0ULL &gt;&gt; (64 - 1 - (44))))" data-ref="_M/GENMASK_ULL">GENMASK_ULL</a>(<var>44</var>, <var>32</var>)) &gt;&gt; <var>32</var>;</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="vmx_misc_preemption_timer_rate" title='vmx_misc_preemption_timer_rate' data-ref="vmx_misc_preemption_timer_rate">vmx_misc_preemption_timer_rate</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="local col0 decl" id="10vmx_misc" title='vmx_misc' data-type='u64' data-ref="10vmx_misc">vmx_misc</dfn>)</td></tr>
<tr><th id="134">134</th><td>{</td></tr>
<tr><th id="135">135</th><td>	<b>return</b> <a class="local col0 ref" href="#10vmx_misc" title='vmx_misc' data-ref="10vmx_misc">vmx_misc</a> &amp; <a class="macro" href="#114" title="0x0000001f" data-ref="_M/VMX_MISC_PREEMPTION_TIMER_RATE_MASK">VMX_MISC_PREEMPTION_TIMER_RATE_MASK</a>;</td></tr>
<tr><th id="136">136</th><td>}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="vmx_misc_cr3_count" title='vmx_misc_cr3_count' data-ref="vmx_misc_cr3_count">vmx_misc_cr3_count</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="local col1 decl" id="11vmx_misc" title='vmx_misc' data-type='u64' data-ref="11vmx_misc">vmx_misc</dfn>)</td></tr>
<tr><th id="139">139</th><td>{</td></tr>
<tr><th id="140">140</th><td>	<b>return</b> (<a class="local col1 ref" href="#11vmx_misc" title='vmx_misc' data-ref="11vmx_misc">vmx_misc</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#25" title="(((~0ULL) - (1ULL &lt;&lt; (16)) + 1) &amp; (~0ULL &gt;&gt; (64 - 1 - (24))))" data-ref="_M/GENMASK_ULL">GENMASK_ULL</a>(<var>24</var>, <var>16</var>)) &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="141">141</th><td>}</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="vmx_misc_max_msr" title='vmx_misc_max_msr' data-ref="vmx_misc_max_msr">vmx_misc_max_msr</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="local col2 decl" id="12vmx_misc" title='vmx_misc' data-type='u64' data-ref="12vmx_misc">vmx_misc</dfn>)</td></tr>
<tr><th id="144">144</th><td>{</td></tr>
<tr><th id="145">145</th><td>	<b>return</b> (<a class="local col2 ref" href="#12vmx_misc" title='vmx_misc' data-ref="12vmx_misc">vmx_misc</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#25" title="(((~0ULL) - (1ULL &lt;&lt; (25)) + 1) &amp; (~0ULL &gt;&gt; (64 - 1 - (27))))" data-ref="_M/GENMASK_ULL">GENMASK_ULL</a>(<var>27</var>, <var>25</var>)) &gt;&gt; <var>25</var>;</td></tr>
<tr><th id="146">146</th><td>}</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="vmx_misc_mseg_revid" title='vmx_misc_mseg_revid' data-ref="vmx_misc_mseg_revid">vmx_misc_mseg_revid</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="local col3 decl" id="13vmx_misc" title='vmx_misc' data-type='u64' data-ref="13vmx_misc">vmx_misc</dfn>)</td></tr>
<tr><th id="149">149</th><td>{</td></tr>
<tr><th id="150">150</th><td>	<b>return</b> (<a class="local col3 ref" href="#13vmx_misc" title='vmx_misc' data-ref="13vmx_misc">vmx_misc</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#25" title="(((~0ULL) - (1ULL &lt;&lt; (32)) + 1) &amp; (~0ULL &gt;&gt; (64 - 1 - (63))))" data-ref="_M/GENMASK_ULL">GENMASK_ULL</a>(<var>63</var>, <var>32</var>)) &gt;&gt; <var>32</var>;</td></tr>
<tr><th id="151">151</th><td>}</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/* VMCS Encodings */</i></td></tr>
<tr><th id="154">154</th><td><b>enum</b> <dfn class="type def" id="vmcs_field" title='vmcs_field' data-ref="vmcs_field">vmcs_field</dfn> {</td></tr>
<tr><th id="155">155</th><td>	<dfn class="enum" id="VIRTUAL_PROCESSOR_ID" title='VIRTUAL_PROCESSOR_ID' data-ref="VIRTUAL_PROCESSOR_ID">VIRTUAL_PROCESSOR_ID</dfn>            = <var>0x00000000</var>,</td></tr>
<tr><th id="156">156</th><td>	<dfn class="enum" id="POSTED_INTR_NV" title='POSTED_INTR_NV' data-ref="POSTED_INTR_NV">POSTED_INTR_NV</dfn>                  = <var>0x00000002</var>,</td></tr>
<tr><th id="157">157</th><td>	<dfn class="enum" id="GUEST_ES_SELECTOR" title='GUEST_ES_SELECTOR' data-ref="GUEST_ES_SELECTOR">GUEST_ES_SELECTOR</dfn>               = <var>0x00000800</var>,</td></tr>
<tr><th id="158">158</th><td>	<dfn class="enum" id="GUEST_CS_SELECTOR" title='GUEST_CS_SELECTOR' data-ref="GUEST_CS_SELECTOR">GUEST_CS_SELECTOR</dfn>               = <var>0x00000802</var>,</td></tr>
<tr><th id="159">159</th><td>	<dfn class="enum" id="GUEST_SS_SELECTOR" title='GUEST_SS_SELECTOR' data-ref="GUEST_SS_SELECTOR">GUEST_SS_SELECTOR</dfn>               = <var>0x00000804</var>,</td></tr>
<tr><th id="160">160</th><td>	<dfn class="enum" id="GUEST_DS_SELECTOR" title='GUEST_DS_SELECTOR' data-ref="GUEST_DS_SELECTOR">GUEST_DS_SELECTOR</dfn>               = <var>0x00000806</var>,</td></tr>
<tr><th id="161">161</th><td>	<dfn class="enum" id="GUEST_FS_SELECTOR" title='GUEST_FS_SELECTOR' data-ref="GUEST_FS_SELECTOR">GUEST_FS_SELECTOR</dfn>               = <var>0x00000808</var>,</td></tr>
<tr><th id="162">162</th><td>	<dfn class="enum" id="GUEST_GS_SELECTOR" title='GUEST_GS_SELECTOR' data-ref="GUEST_GS_SELECTOR">GUEST_GS_SELECTOR</dfn>               = <var>0x0000080a</var>,</td></tr>
<tr><th id="163">163</th><td>	<dfn class="enum" id="GUEST_LDTR_SELECTOR" title='GUEST_LDTR_SELECTOR' data-ref="GUEST_LDTR_SELECTOR">GUEST_LDTR_SELECTOR</dfn>             = <var>0x0000080c</var>,</td></tr>
<tr><th id="164">164</th><td>	<dfn class="enum" id="GUEST_TR_SELECTOR" title='GUEST_TR_SELECTOR' data-ref="GUEST_TR_SELECTOR">GUEST_TR_SELECTOR</dfn>               = <var>0x0000080e</var>,</td></tr>
<tr><th id="165">165</th><td>	<dfn class="enum" id="GUEST_INTR_STATUS" title='GUEST_INTR_STATUS' data-ref="GUEST_INTR_STATUS">GUEST_INTR_STATUS</dfn>               = <var>0x00000810</var>,</td></tr>
<tr><th id="166">166</th><td>	<dfn class="enum" id="GUEST_PML_INDEX" title='GUEST_PML_INDEX' data-ref="GUEST_PML_INDEX">GUEST_PML_INDEX</dfn>			= <var>0x00000812</var>,</td></tr>
<tr><th id="167">167</th><td>	<dfn class="enum" id="HOST_ES_SELECTOR" title='HOST_ES_SELECTOR' data-ref="HOST_ES_SELECTOR">HOST_ES_SELECTOR</dfn>                = <var>0x00000c00</var>,</td></tr>
<tr><th id="168">168</th><td>	<dfn class="enum" id="HOST_CS_SELECTOR" title='HOST_CS_SELECTOR' data-ref="HOST_CS_SELECTOR">HOST_CS_SELECTOR</dfn>                = <var>0x00000c02</var>,</td></tr>
<tr><th id="169">169</th><td>	<dfn class="enum" id="HOST_SS_SELECTOR" title='HOST_SS_SELECTOR' data-ref="HOST_SS_SELECTOR">HOST_SS_SELECTOR</dfn>                = <var>0x00000c04</var>,</td></tr>
<tr><th id="170">170</th><td>	<dfn class="enum" id="HOST_DS_SELECTOR" title='HOST_DS_SELECTOR' data-ref="HOST_DS_SELECTOR">HOST_DS_SELECTOR</dfn>                = <var>0x00000c06</var>,</td></tr>
<tr><th id="171">171</th><td>	<dfn class="enum" id="HOST_FS_SELECTOR" title='HOST_FS_SELECTOR' data-ref="HOST_FS_SELECTOR">HOST_FS_SELECTOR</dfn>                = <var>0x00000c08</var>,</td></tr>
<tr><th id="172">172</th><td>	<dfn class="enum" id="HOST_GS_SELECTOR" title='HOST_GS_SELECTOR' data-ref="HOST_GS_SELECTOR">HOST_GS_SELECTOR</dfn>                = <var>0x00000c0a</var>,</td></tr>
<tr><th id="173">173</th><td>	<dfn class="enum" id="HOST_TR_SELECTOR" title='HOST_TR_SELECTOR' data-ref="HOST_TR_SELECTOR">HOST_TR_SELECTOR</dfn>                = <var>0x00000c0c</var>,</td></tr>
<tr><th id="174">174</th><td>	<dfn class="enum" id="IO_BITMAP_A" title='IO_BITMAP_A' data-ref="IO_BITMAP_A">IO_BITMAP_A</dfn>                     = <var>0x00002000</var>,</td></tr>
<tr><th id="175">175</th><td>	<dfn class="enum" id="IO_BITMAP_A_HIGH" title='IO_BITMAP_A_HIGH' data-ref="IO_BITMAP_A_HIGH">IO_BITMAP_A_HIGH</dfn>                = <var>0x00002001</var>,</td></tr>
<tr><th id="176">176</th><td>	<dfn class="enum" id="IO_BITMAP_B" title='IO_BITMAP_B' data-ref="IO_BITMAP_B">IO_BITMAP_B</dfn>                     = <var>0x00002002</var>,</td></tr>
<tr><th id="177">177</th><td>	<dfn class="enum" id="IO_BITMAP_B_HIGH" title='IO_BITMAP_B_HIGH' data-ref="IO_BITMAP_B_HIGH">IO_BITMAP_B_HIGH</dfn>                = <var>0x00002003</var>,</td></tr>
<tr><th id="178">178</th><td>	<dfn class="enum" id="MSR_BITMAP" title='MSR_BITMAP' data-ref="MSR_BITMAP">MSR_BITMAP</dfn>                      = <var>0x00002004</var>,</td></tr>
<tr><th id="179">179</th><td>	<dfn class="enum" id="MSR_BITMAP_HIGH" title='MSR_BITMAP_HIGH' data-ref="MSR_BITMAP_HIGH">MSR_BITMAP_HIGH</dfn>                 = <var>0x00002005</var>,</td></tr>
<tr><th id="180">180</th><td>	<dfn class="enum" id="VM_EXIT_MSR_STORE_ADDR" title='VM_EXIT_MSR_STORE_ADDR' data-ref="VM_EXIT_MSR_STORE_ADDR">VM_EXIT_MSR_STORE_ADDR</dfn>          = <var>0x00002006</var>,</td></tr>
<tr><th id="181">181</th><td>	<dfn class="enum" id="VM_EXIT_MSR_STORE_ADDR_HIGH" title='VM_EXIT_MSR_STORE_ADDR_HIGH' data-ref="VM_EXIT_MSR_STORE_ADDR_HIGH">VM_EXIT_MSR_STORE_ADDR_HIGH</dfn>     = <var>0x00002007</var>,</td></tr>
<tr><th id="182">182</th><td>	<dfn class="enum" id="VM_EXIT_MSR_LOAD_ADDR" title='VM_EXIT_MSR_LOAD_ADDR' data-ref="VM_EXIT_MSR_LOAD_ADDR">VM_EXIT_MSR_LOAD_ADDR</dfn>           = <var>0x00002008</var>,</td></tr>
<tr><th id="183">183</th><td>	<dfn class="enum" id="VM_EXIT_MSR_LOAD_ADDR_HIGH" title='VM_EXIT_MSR_LOAD_ADDR_HIGH' data-ref="VM_EXIT_MSR_LOAD_ADDR_HIGH">VM_EXIT_MSR_LOAD_ADDR_HIGH</dfn>      = <var>0x00002009</var>,</td></tr>
<tr><th id="184">184</th><td>	<dfn class="enum" id="VM_ENTRY_MSR_LOAD_ADDR" title='VM_ENTRY_MSR_LOAD_ADDR' data-ref="VM_ENTRY_MSR_LOAD_ADDR">VM_ENTRY_MSR_LOAD_ADDR</dfn>          = <var>0x0000200a</var>,</td></tr>
<tr><th id="185">185</th><td>	<dfn class="enum" id="VM_ENTRY_MSR_LOAD_ADDR_HIGH" title='VM_ENTRY_MSR_LOAD_ADDR_HIGH' data-ref="VM_ENTRY_MSR_LOAD_ADDR_HIGH">VM_ENTRY_MSR_LOAD_ADDR_HIGH</dfn>     = <var>0x0000200b</var>,</td></tr>
<tr><th id="186">186</th><td>	<dfn class="enum" id="PML_ADDRESS" title='PML_ADDRESS' data-ref="PML_ADDRESS">PML_ADDRESS</dfn>			= <var>0x0000200e</var>,</td></tr>
<tr><th id="187">187</th><td>	<dfn class="enum" id="PML_ADDRESS_HIGH" title='PML_ADDRESS_HIGH' data-ref="PML_ADDRESS_HIGH">PML_ADDRESS_HIGH</dfn>		= <var>0x0000200f</var>,</td></tr>
<tr><th id="188">188</th><td>	<dfn class="enum" id="TSC_OFFSET" title='TSC_OFFSET' data-ref="TSC_OFFSET">TSC_OFFSET</dfn>                      = <var>0x00002010</var>,</td></tr>
<tr><th id="189">189</th><td>	<dfn class="enum" id="TSC_OFFSET_HIGH" title='TSC_OFFSET_HIGH' data-ref="TSC_OFFSET_HIGH">TSC_OFFSET_HIGH</dfn>                 = <var>0x00002011</var>,</td></tr>
<tr><th id="190">190</th><td>	<dfn class="enum" id="VIRTUAL_APIC_PAGE_ADDR" title='VIRTUAL_APIC_PAGE_ADDR' data-ref="VIRTUAL_APIC_PAGE_ADDR">VIRTUAL_APIC_PAGE_ADDR</dfn>          = <var>0x00002012</var>,</td></tr>
<tr><th id="191">191</th><td>	<dfn class="enum" id="VIRTUAL_APIC_PAGE_ADDR_HIGH" title='VIRTUAL_APIC_PAGE_ADDR_HIGH' data-ref="VIRTUAL_APIC_PAGE_ADDR_HIGH">VIRTUAL_APIC_PAGE_ADDR_HIGH</dfn>     = <var>0x00002013</var>,</td></tr>
<tr><th id="192">192</th><td>	<dfn class="enum" id="APIC_ACCESS_ADDR" title='APIC_ACCESS_ADDR' data-ref="APIC_ACCESS_ADDR">APIC_ACCESS_ADDR</dfn>		= <var>0x00002014</var>,</td></tr>
<tr><th id="193">193</th><td>	<dfn class="enum" id="APIC_ACCESS_ADDR_HIGH" title='APIC_ACCESS_ADDR_HIGH' data-ref="APIC_ACCESS_ADDR_HIGH">APIC_ACCESS_ADDR_HIGH</dfn>		= <var>0x00002015</var>,</td></tr>
<tr><th id="194">194</th><td>	<dfn class="enum" id="POSTED_INTR_DESC_ADDR" title='POSTED_INTR_DESC_ADDR' data-ref="POSTED_INTR_DESC_ADDR">POSTED_INTR_DESC_ADDR</dfn>           = <var>0x00002016</var>,</td></tr>
<tr><th id="195">195</th><td>	<dfn class="enum" id="POSTED_INTR_DESC_ADDR_HIGH" title='POSTED_INTR_DESC_ADDR_HIGH' data-ref="POSTED_INTR_DESC_ADDR_HIGH">POSTED_INTR_DESC_ADDR_HIGH</dfn>      = <var>0x00002017</var>,</td></tr>
<tr><th id="196">196</th><td>	<dfn class="enum" id="VM_FUNCTION_CONTROL" title='VM_FUNCTION_CONTROL' data-ref="VM_FUNCTION_CONTROL">VM_FUNCTION_CONTROL</dfn>             = <var>0x00002018</var>,</td></tr>
<tr><th id="197">197</th><td>	<dfn class="enum" id="VM_FUNCTION_CONTROL_HIGH" title='VM_FUNCTION_CONTROL_HIGH' data-ref="VM_FUNCTION_CONTROL_HIGH">VM_FUNCTION_CONTROL_HIGH</dfn>        = <var>0x00002019</var>,</td></tr>
<tr><th id="198">198</th><td>	<dfn class="enum" id="EPT_POINTER" title='EPT_POINTER' data-ref="EPT_POINTER">EPT_POINTER</dfn>                     = <var>0x0000201a</var>,</td></tr>
<tr><th id="199">199</th><td>	<dfn class="enum" id="EPT_POINTER_HIGH" title='EPT_POINTER_HIGH' data-ref="EPT_POINTER_HIGH">EPT_POINTER_HIGH</dfn>                = <var>0x0000201b</var>,</td></tr>
<tr><th id="200">200</th><td>	<dfn class="enum" id="EOI_EXIT_BITMAP0" title='EOI_EXIT_BITMAP0' data-ref="EOI_EXIT_BITMAP0">EOI_EXIT_BITMAP0</dfn>                = <var>0x0000201c</var>,</td></tr>
<tr><th id="201">201</th><td>	<dfn class="enum" id="EOI_EXIT_BITMAP0_HIGH" title='EOI_EXIT_BITMAP0_HIGH' data-ref="EOI_EXIT_BITMAP0_HIGH">EOI_EXIT_BITMAP0_HIGH</dfn>           = <var>0x0000201d</var>,</td></tr>
<tr><th id="202">202</th><td>	<dfn class="enum" id="EOI_EXIT_BITMAP1" title='EOI_EXIT_BITMAP1' data-ref="EOI_EXIT_BITMAP1">EOI_EXIT_BITMAP1</dfn>                = <var>0x0000201e</var>,</td></tr>
<tr><th id="203">203</th><td>	<dfn class="enum" id="EOI_EXIT_BITMAP1_HIGH" title='EOI_EXIT_BITMAP1_HIGH' data-ref="EOI_EXIT_BITMAP1_HIGH">EOI_EXIT_BITMAP1_HIGH</dfn>           = <var>0x0000201f</var>,</td></tr>
<tr><th id="204">204</th><td>	<dfn class="enum" id="EOI_EXIT_BITMAP2" title='EOI_EXIT_BITMAP2' data-ref="EOI_EXIT_BITMAP2">EOI_EXIT_BITMAP2</dfn>                = <var>0x00002020</var>,</td></tr>
<tr><th id="205">205</th><td>	<dfn class="enum" id="EOI_EXIT_BITMAP2_HIGH" title='EOI_EXIT_BITMAP2_HIGH' data-ref="EOI_EXIT_BITMAP2_HIGH">EOI_EXIT_BITMAP2_HIGH</dfn>           = <var>0x00002021</var>,</td></tr>
<tr><th id="206">206</th><td>	<dfn class="enum" id="EOI_EXIT_BITMAP3" title='EOI_EXIT_BITMAP3' data-ref="EOI_EXIT_BITMAP3">EOI_EXIT_BITMAP3</dfn>                = <var>0x00002022</var>,</td></tr>
<tr><th id="207">207</th><td>	<dfn class="enum" id="EOI_EXIT_BITMAP3_HIGH" title='EOI_EXIT_BITMAP3_HIGH' data-ref="EOI_EXIT_BITMAP3_HIGH">EOI_EXIT_BITMAP3_HIGH</dfn>           = <var>0x00002023</var>,</td></tr>
<tr><th id="208">208</th><td>	<dfn class="enum" id="EPTP_LIST_ADDRESS" title='EPTP_LIST_ADDRESS' data-ref="EPTP_LIST_ADDRESS">EPTP_LIST_ADDRESS</dfn>               = <var>0x00002024</var>,</td></tr>
<tr><th id="209">209</th><td>	<dfn class="enum" id="EPTP_LIST_ADDRESS_HIGH" title='EPTP_LIST_ADDRESS_HIGH' data-ref="EPTP_LIST_ADDRESS_HIGH">EPTP_LIST_ADDRESS_HIGH</dfn>          = <var>0x00002025</var>,</td></tr>
<tr><th id="210">210</th><td>	<dfn class="enum" id="VMREAD_BITMAP" title='VMREAD_BITMAP' data-ref="VMREAD_BITMAP">VMREAD_BITMAP</dfn>                   = <var>0x00002026</var>,</td></tr>
<tr><th id="211">211</th><td>	<dfn class="enum" id="VMREAD_BITMAP_HIGH" title='VMREAD_BITMAP_HIGH' data-ref="VMREAD_BITMAP_HIGH">VMREAD_BITMAP_HIGH</dfn>              = <var>0x00002027</var>,</td></tr>
<tr><th id="212">212</th><td>	<dfn class="enum" id="VMWRITE_BITMAP" title='VMWRITE_BITMAP' data-ref="VMWRITE_BITMAP">VMWRITE_BITMAP</dfn>                  = <var>0x00002028</var>,</td></tr>
<tr><th id="213">213</th><td>	<dfn class="enum" id="VMWRITE_BITMAP_HIGH" title='VMWRITE_BITMAP_HIGH' data-ref="VMWRITE_BITMAP_HIGH">VMWRITE_BITMAP_HIGH</dfn>             = <var>0x00002029</var>,</td></tr>
<tr><th id="214">214</th><td>	<dfn class="enum" id="XSS_EXIT_BITMAP" title='XSS_EXIT_BITMAP' data-ref="XSS_EXIT_BITMAP">XSS_EXIT_BITMAP</dfn>                 = <var>0x0000202C</var>,</td></tr>
<tr><th id="215">215</th><td>	<dfn class="enum" id="XSS_EXIT_BITMAP_HIGH" title='XSS_EXIT_BITMAP_HIGH' data-ref="XSS_EXIT_BITMAP_HIGH">XSS_EXIT_BITMAP_HIGH</dfn>            = <var>0x0000202D</var>,</td></tr>
<tr><th id="216">216</th><td>	<dfn class="enum" id="TSC_MULTIPLIER" title='TSC_MULTIPLIER' data-ref="TSC_MULTIPLIER">TSC_MULTIPLIER</dfn>                  = <var>0x00002032</var>,</td></tr>
<tr><th id="217">217</th><td>	<dfn class="enum" id="TSC_MULTIPLIER_HIGH" title='TSC_MULTIPLIER_HIGH' data-ref="TSC_MULTIPLIER_HIGH">TSC_MULTIPLIER_HIGH</dfn>             = <var>0x00002033</var>,</td></tr>
<tr><th id="218">218</th><td>	<dfn class="enum" id="GUEST_PHYSICAL_ADDRESS" title='GUEST_PHYSICAL_ADDRESS' data-ref="GUEST_PHYSICAL_ADDRESS">GUEST_PHYSICAL_ADDRESS</dfn>          = <var>0x00002400</var>,</td></tr>
<tr><th id="219">219</th><td>	<dfn class="enum" id="GUEST_PHYSICAL_ADDRESS_HIGH" title='GUEST_PHYSICAL_ADDRESS_HIGH' data-ref="GUEST_PHYSICAL_ADDRESS_HIGH">GUEST_PHYSICAL_ADDRESS_HIGH</dfn>     = <var>0x00002401</var>,</td></tr>
<tr><th id="220">220</th><td>	<dfn class="enum" id="VMCS_LINK_POINTER" title='VMCS_LINK_POINTER' data-ref="VMCS_LINK_POINTER">VMCS_LINK_POINTER</dfn>               = <var>0x00002800</var>,</td></tr>
<tr><th id="221">221</th><td>	<dfn class="enum" id="VMCS_LINK_POINTER_HIGH" title='VMCS_LINK_POINTER_HIGH' data-ref="VMCS_LINK_POINTER_HIGH">VMCS_LINK_POINTER_HIGH</dfn>          = <var>0x00002801</var>,</td></tr>
<tr><th id="222">222</th><td>	<dfn class="enum" id="GUEST_IA32_DEBUGCTL" title='GUEST_IA32_DEBUGCTL' data-ref="GUEST_IA32_DEBUGCTL">GUEST_IA32_DEBUGCTL</dfn>             = <var>0x00002802</var>,</td></tr>
<tr><th id="223">223</th><td>	<dfn class="enum" id="GUEST_IA32_DEBUGCTL_HIGH" title='GUEST_IA32_DEBUGCTL_HIGH' data-ref="GUEST_IA32_DEBUGCTL_HIGH">GUEST_IA32_DEBUGCTL_HIGH</dfn>        = <var>0x00002803</var>,</td></tr>
<tr><th id="224">224</th><td>	<dfn class="enum" id="GUEST_IA32_PAT" title='GUEST_IA32_PAT' data-ref="GUEST_IA32_PAT">GUEST_IA32_PAT</dfn>			= <var>0x00002804</var>,</td></tr>
<tr><th id="225">225</th><td>	<dfn class="enum" id="GUEST_IA32_PAT_HIGH" title='GUEST_IA32_PAT_HIGH' data-ref="GUEST_IA32_PAT_HIGH">GUEST_IA32_PAT_HIGH</dfn>		= <var>0x00002805</var>,</td></tr>
<tr><th id="226">226</th><td>	<dfn class="enum" id="GUEST_IA32_EFER" title='GUEST_IA32_EFER' data-ref="GUEST_IA32_EFER">GUEST_IA32_EFER</dfn>			= <var>0x00002806</var>,</td></tr>
<tr><th id="227">227</th><td>	<dfn class="enum" id="GUEST_IA32_EFER_HIGH" title='GUEST_IA32_EFER_HIGH' data-ref="GUEST_IA32_EFER_HIGH">GUEST_IA32_EFER_HIGH</dfn>		= <var>0x00002807</var>,</td></tr>
<tr><th id="228">228</th><td>	<dfn class="enum" id="GUEST_IA32_PERF_GLOBAL_CTRL" title='GUEST_IA32_PERF_GLOBAL_CTRL' data-ref="GUEST_IA32_PERF_GLOBAL_CTRL">GUEST_IA32_PERF_GLOBAL_CTRL</dfn>	= <var>0x00002808</var>,</td></tr>
<tr><th id="229">229</th><td>	<dfn class="enum" id="GUEST_IA32_PERF_GLOBAL_CTRL_HIGH" title='GUEST_IA32_PERF_GLOBAL_CTRL_HIGH' data-ref="GUEST_IA32_PERF_GLOBAL_CTRL_HIGH">GUEST_IA32_PERF_GLOBAL_CTRL_HIGH</dfn>= <var>0x00002809</var>,</td></tr>
<tr><th id="230">230</th><td>	<dfn class="enum" id="GUEST_PDPTR0" title='GUEST_PDPTR0' data-ref="GUEST_PDPTR0">GUEST_PDPTR0</dfn>                    = <var>0x0000280a</var>,</td></tr>
<tr><th id="231">231</th><td>	<dfn class="enum" id="GUEST_PDPTR0_HIGH" title='GUEST_PDPTR0_HIGH' data-ref="GUEST_PDPTR0_HIGH">GUEST_PDPTR0_HIGH</dfn>               = <var>0x0000280b</var>,</td></tr>
<tr><th id="232">232</th><td>	<dfn class="enum" id="GUEST_PDPTR1" title='GUEST_PDPTR1' data-ref="GUEST_PDPTR1">GUEST_PDPTR1</dfn>                    = <var>0x0000280c</var>,</td></tr>
<tr><th id="233">233</th><td>	<dfn class="enum" id="GUEST_PDPTR1_HIGH" title='GUEST_PDPTR1_HIGH' data-ref="GUEST_PDPTR1_HIGH">GUEST_PDPTR1_HIGH</dfn>               = <var>0x0000280d</var>,</td></tr>
<tr><th id="234">234</th><td>	<dfn class="enum" id="GUEST_PDPTR2" title='GUEST_PDPTR2' data-ref="GUEST_PDPTR2">GUEST_PDPTR2</dfn>                    = <var>0x0000280e</var>,</td></tr>
<tr><th id="235">235</th><td>	<dfn class="enum" id="GUEST_PDPTR2_HIGH" title='GUEST_PDPTR2_HIGH' data-ref="GUEST_PDPTR2_HIGH">GUEST_PDPTR2_HIGH</dfn>               = <var>0x0000280f</var>,</td></tr>
<tr><th id="236">236</th><td>	<dfn class="enum" id="GUEST_PDPTR3" title='GUEST_PDPTR3' data-ref="GUEST_PDPTR3">GUEST_PDPTR3</dfn>                    = <var>0x00002810</var>,</td></tr>
<tr><th id="237">237</th><td>	<dfn class="enum" id="GUEST_PDPTR3_HIGH" title='GUEST_PDPTR3_HIGH' data-ref="GUEST_PDPTR3_HIGH">GUEST_PDPTR3_HIGH</dfn>               = <var>0x00002811</var>,</td></tr>
<tr><th id="238">238</th><td>	<dfn class="enum" id="GUEST_BNDCFGS" title='GUEST_BNDCFGS' data-ref="GUEST_BNDCFGS">GUEST_BNDCFGS</dfn>                   = <var>0x00002812</var>,</td></tr>
<tr><th id="239">239</th><td>	<dfn class="enum" id="GUEST_BNDCFGS_HIGH" title='GUEST_BNDCFGS_HIGH' data-ref="GUEST_BNDCFGS_HIGH">GUEST_BNDCFGS_HIGH</dfn>              = <var>0x00002813</var>,</td></tr>
<tr><th id="240">240</th><td>	<dfn class="enum" id="HOST_IA32_PAT" title='HOST_IA32_PAT' data-ref="HOST_IA32_PAT">HOST_IA32_PAT</dfn>			= <var>0x00002c00</var>,</td></tr>
<tr><th id="241">241</th><td>	<dfn class="enum" id="HOST_IA32_PAT_HIGH" title='HOST_IA32_PAT_HIGH' data-ref="HOST_IA32_PAT_HIGH">HOST_IA32_PAT_HIGH</dfn>		= <var>0x00002c01</var>,</td></tr>
<tr><th id="242">242</th><td>	<dfn class="enum" id="HOST_IA32_EFER" title='HOST_IA32_EFER' data-ref="HOST_IA32_EFER">HOST_IA32_EFER</dfn>			= <var>0x00002c02</var>,</td></tr>
<tr><th id="243">243</th><td>	<dfn class="enum" id="HOST_IA32_EFER_HIGH" title='HOST_IA32_EFER_HIGH' data-ref="HOST_IA32_EFER_HIGH">HOST_IA32_EFER_HIGH</dfn>		= <var>0x00002c03</var>,</td></tr>
<tr><th id="244">244</th><td>	<dfn class="enum" id="HOST_IA32_PERF_GLOBAL_CTRL" title='HOST_IA32_PERF_GLOBAL_CTRL' data-ref="HOST_IA32_PERF_GLOBAL_CTRL">HOST_IA32_PERF_GLOBAL_CTRL</dfn>	= <var>0x00002c04</var>,</td></tr>
<tr><th id="245">245</th><td>	<dfn class="enum" id="HOST_IA32_PERF_GLOBAL_CTRL_HIGH" title='HOST_IA32_PERF_GLOBAL_CTRL_HIGH' data-ref="HOST_IA32_PERF_GLOBAL_CTRL_HIGH">HOST_IA32_PERF_GLOBAL_CTRL_HIGH</dfn>	= <var>0x00002c05</var>,</td></tr>
<tr><th id="246">246</th><td>	<dfn class="enum" id="PIN_BASED_VM_EXEC_CONTROL" title='PIN_BASED_VM_EXEC_CONTROL' data-ref="PIN_BASED_VM_EXEC_CONTROL">PIN_BASED_VM_EXEC_CONTROL</dfn>       = <var>0x00004000</var>,</td></tr>
<tr><th id="247">247</th><td>	<dfn class="enum" id="CPU_BASED_VM_EXEC_CONTROL" title='CPU_BASED_VM_EXEC_CONTROL' data-ref="CPU_BASED_VM_EXEC_CONTROL">CPU_BASED_VM_EXEC_CONTROL</dfn>       = <var>0x00004002</var>,</td></tr>
<tr><th id="248">248</th><td>	<dfn class="enum" id="EXCEPTION_BITMAP" title='EXCEPTION_BITMAP' data-ref="EXCEPTION_BITMAP">EXCEPTION_BITMAP</dfn>                = <var>0x00004004</var>,</td></tr>
<tr><th id="249">249</th><td>	<dfn class="enum" id="PAGE_FAULT_ERROR_CODE_MASK" title='PAGE_FAULT_ERROR_CODE_MASK' data-ref="PAGE_FAULT_ERROR_CODE_MASK">PAGE_FAULT_ERROR_CODE_MASK</dfn>      = <var>0x00004006</var>,</td></tr>
<tr><th id="250">250</th><td>	<dfn class="enum" id="PAGE_FAULT_ERROR_CODE_MATCH" title='PAGE_FAULT_ERROR_CODE_MATCH' data-ref="PAGE_FAULT_ERROR_CODE_MATCH">PAGE_FAULT_ERROR_CODE_MATCH</dfn>     = <var>0x00004008</var>,</td></tr>
<tr><th id="251">251</th><td>	<dfn class="enum" id="CR3_TARGET_COUNT" title='CR3_TARGET_COUNT' data-ref="CR3_TARGET_COUNT">CR3_TARGET_COUNT</dfn>                = <var>0x0000400a</var>,</td></tr>
<tr><th id="252">252</th><td>	<dfn class="enum" id="VM_EXIT_CONTROLS" title='VM_EXIT_CONTROLS' data-ref="VM_EXIT_CONTROLS">VM_EXIT_CONTROLS</dfn>                = <var>0x0000400c</var>,</td></tr>
<tr><th id="253">253</th><td>	<dfn class="enum" id="VM_EXIT_MSR_STORE_COUNT" title='VM_EXIT_MSR_STORE_COUNT' data-ref="VM_EXIT_MSR_STORE_COUNT">VM_EXIT_MSR_STORE_COUNT</dfn>         = <var>0x0000400e</var>,</td></tr>
<tr><th id="254">254</th><td>	<dfn class="enum" id="VM_EXIT_MSR_LOAD_COUNT" title='VM_EXIT_MSR_LOAD_COUNT' data-ref="VM_EXIT_MSR_LOAD_COUNT">VM_EXIT_MSR_LOAD_COUNT</dfn>          = <var>0x00004010</var>,</td></tr>
<tr><th id="255">255</th><td>	<dfn class="enum" id="VM_ENTRY_CONTROLS" title='VM_ENTRY_CONTROLS' data-ref="VM_ENTRY_CONTROLS">VM_ENTRY_CONTROLS</dfn>               = <var>0x00004012</var>,</td></tr>
<tr><th id="256">256</th><td>	<dfn class="enum" id="VM_ENTRY_MSR_LOAD_COUNT" title='VM_ENTRY_MSR_LOAD_COUNT' data-ref="VM_ENTRY_MSR_LOAD_COUNT">VM_ENTRY_MSR_LOAD_COUNT</dfn>         = <var>0x00004014</var>,</td></tr>
<tr><th id="257">257</th><td>	<dfn class="enum" id="VM_ENTRY_INTR_INFO_FIELD" title='VM_ENTRY_INTR_INFO_FIELD' data-ref="VM_ENTRY_INTR_INFO_FIELD">VM_ENTRY_INTR_INFO_FIELD</dfn>        = <var>0x00004016</var>,</td></tr>
<tr><th id="258">258</th><td>	<dfn class="enum" id="VM_ENTRY_EXCEPTION_ERROR_CODE" title='VM_ENTRY_EXCEPTION_ERROR_CODE' data-ref="VM_ENTRY_EXCEPTION_ERROR_CODE">VM_ENTRY_EXCEPTION_ERROR_CODE</dfn>   = <var>0x00004018</var>,</td></tr>
<tr><th id="259">259</th><td>	<dfn class="enum" id="VM_ENTRY_INSTRUCTION_LEN" title='VM_ENTRY_INSTRUCTION_LEN' data-ref="VM_ENTRY_INSTRUCTION_LEN">VM_ENTRY_INSTRUCTION_LEN</dfn>        = <var>0x0000401a</var>,</td></tr>
<tr><th id="260">260</th><td>	<dfn class="enum" id="TPR_THRESHOLD" title='TPR_THRESHOLD' data-ref="TPR_THRESHOLD">TPR_THRESHOLD</dfn>                   = <var>0x0000401c</var>,</td></tr>
<tr><th id="261">261</th><td>	<dfn class="enum" id="SECONDARY_VM_EXEC_CONTROL" title='SECONDARY_VM_EXEC_CONTROL' data-ref="SECONDARY_VM_EXEC_CONTROL">SECONDARY_VM_EXEC_CONTROL</dfn>       = <var>0x0000401e</var>,</td></tr>
<tr><th id="262">262</th><td>	<dfn class="enum" id="PLE_GAP" title='PLE_GAP' data-ref="PLE_GAP">PLE_GAP</dfn>                         = <var>0x00004020</var>,</td></tr>
<tr><th id="263">263</th><td>	<dfn class="enum" id="PLE_WINDOW" title='PLE_WINDOW' data-ref="PLE_WINDOW">PLE_WINDOW</dfn>                      = <var>0x00004022</var>,</td></tr>
<tr><th id="264">264</th><td>	<dfn class="enum" id="VM_INSTRUCTION_ERROR" title='VM_INSTRUCTION_ERROR' data-ref="VM_INSTRUCTION_ERROR">VM_INSTRUCTION_ERROR</dfn>            = <var>0x00004400</var>,</td></tr>
<tr><th id="265">265</th><td>	<dfn class="enum" id="VM_EXIT_REASON" title='VM_EXIT_REASON' data-ref="VM_EXIT_REASON">VM_EXIT_REASON</dfn>                  = <var>0x00004402</var>,</td></tr>
<tr><th id="266">266</th><td>	<dfn class="enum" id="VM_EXIT_INTR_INFO" title='VM_EXIT_INTR_INFO' data-ref="VM_EXIT_INTR_INFO">VM_EXIT_INTR_INFO</dfn>               = <var>0x00004404</var>,</td></tr>
<tr><th id="267">267</th><td>	<dfn class="enum" id="VM_EXIT_INTR_ERROR_CODE" title='VM_EXIT_INTR_ERROR_CODE' data-ref="VM_EXIT_INTR_ERROR_CODE">VM_EXIT_INTR_ERROR_CODE</dfn>         = <var>0x00004406</var>,</td></tr>
<tr><th id="268">268</th><td>	<dfn class="enum" id="IDT_VECTORING_INFO_FIELD" title='IDT_VECTORING_INFO_FIELD' data-ref="IDT_VECTORING_INFO_FIELD">IDT_VECTORING_INFO_FIELD</dfn>        = <var>0x00004408</var>,</td></tr>
<tr><th id="269">269</th><td>	<dfn class="enum" id="IDT_VECTORING_ERROR_CODE" title='IDT_VECTORING_ERROR_CODE' data-ref="IDT_VECTORING_ERROR_CODE">IDT_VECTORING_ERROR_CODE</dfn>        = <var>0x0000440a</var>,</td></tr>
<tr><th id="270">270</th><td>	<dfn class="enum" id="VM_EXIT_INSTRUCTION_LEN" title='VM_EXIT_INSTRUCTION_LEN' data-ref="VM_EXIT_INSTRUCTION_LEN">VM_EXIT_INSTRUCTION_LEN</dfn>         = <var>0x0000440c</var>,</td></tr>
<tr><th id="271">271</th><td>	<dfn class="enum" id="VMX_INSTRUCTION_INFO" title='VMX_INSTRUCTION_INFO' data-ref="VMX_INSTRUCTION_INFO">VMX_INSTRUCTION_INFO</dfn>            = <var>0x0000440e</var>,</td></tr>
<tr><th id="272">272</th><td>	<dfn class="enum" id="GUEST_ES_LIMIT" title='GUEST_ES_LIMIT' data-ref="GUEST_ES_LIMIT">GUEST_ES_LIMIT</dfn>                  = <var>0x00004800</var>,</td></tr>
<tr><th id="273">273</th><td>	<dfn class="enum" id="GUEST_CS_LIMIT" title='GUEST_CS_LIMIT' data-ref="GUEST_CS_LIMIT">GUEST_CS_LIMIT</dfn>                  = <var>0x00004802</var>,</td></tr>
<tr><th id="274">274</th><td>	<dfn class="enum" id="GUEST_SS_LIMIT" title='GUEST_SS_LIMIT' data-ref="GUEST_SS_LIMIT">GUEST_SS_LIMIT</dfn>                  = <var>0x00004804</var>,</td></tr>
<tr><th id="275">275</th><td>	<dfn class="enum" id="GUEST_DS_LIMIT" title='GUEST_DS_LIMIT' data-ref="GUEST_DS_LIMIT">GUEST_DS_LIMIT</dfn>                  = <var>0x00004806</var>,</td></tr>
<tr><th id="276">276</th><td>	<dfn class="enum" id="GUEST_FS_LIMIT" title='GUEST_FS_LIMIT' data-ref="GUEST_FS_LIMIT">GUEST_FS_LIMIT</dfn>                  = <var>0x00004808</var>,</td></tr>
<tr><th id="277">277</th><td>	<dfn class="enum" id="GUEST_GS_LIMIT" title='GUEST_GS_LIMIT' data-ref="GUEST_GS_LIMIT">GUEST_GS_LIMIT</dfn>                  = <var>0x0000480a</var>,</td></tr>
<tr><th id="278">278</th><td>	<dfn class="enum" id="GUEST_LDTR_LIMIT" title='GUEST_LDTR_LIMIT' data-ref="GUEST_LDTR_LIMIT">GUEST_LDTR_LIMIT</dfn>                = <var>0x0000480c</var>,</td></tr>
<tr><th id="279">279</th><td>	<dfn class="enum" id="GUEST_TR_LIMIT" title='GUEST_TR_LIMIT' data-ref="GUEST_TR_LIMIT">GUEST_TR_LIMIT</dfn>                  = <var>0x0000480e</var>,</td></tr>
<tr><th id="280">280</th><td>	<dfn class="enum" id="GUEST_GDTR_LIMIT" title='GUEST_GDTR_LIMIT' data-ref="GUEST_GDTR_LIMIT">GUEST_GDTR_LIMIT</dfn>                = <var>0x00004810</var>,</td></tr>
<tr><th id="281">281</th><td>	<dfn class="enum" id="GUEST_IDTR_LIMIT" title='GUEST_IDTR_LIMIT' data-ref="GUEST_IDTR_LIMIT">GUEST_IDTR_LIMIT</dfn>                = <var>0x00004812</var>,</td></tr>
<tr><th id="282">282</th><td>	<dfn class="enum" id="GUEST_ES_AR_BYTES" title='GUEST_ES_AR_BYTES' data-ref="GUEST_ES_AR_BYTES">GUEST_ES_AR_BYTES</dfn>               = <var>0x00004814</var>,</td></tr>
<tr><th id="283">283</th><td>	<dfn class="enum" id="GUEST_CS_AR_BYTES" title='GUEST_CS_AR_BYTES' data-ref="GUEST_CS_AR_BYTES">GUEST_CS_AR_BYTES</dfn>               = <var>0x00004816</var>,</td></tr>
<tr><th id="284">284</th><td>	<dfn class="enum" id="GUEST_SS_AR_BYTES" title='GUEST_SS_AR_BYTES' data-ref="GUEST_SS_AR_BYTES">GUEST_SS_AR_BYTES</dfn>               = <var>0x00004818</var>,</td></tr>
<tr><th id="285">285</th><td>	<dfn class="enum" id="GUEST_DS_AR_BYTES" title='GUEST_DS_AR_BYTES' data-ref="GUEST_DS_AR_BYTES">GUEST_DS_AR_BYTES</dfn>               = <var>0x0000481a</var>,</td></tr>
<tr><th id="286">286</th><td>	<dfn class="enum" id="GUEST_FS_AR_BYTES" title='GUEST_FS_AR_BYTES' data-ref="GUEST_FS_AR_BYTES">GUEST_FS_AR_BYTES</dfn>               = <var>0x0000481c</var>,</td></tr>
<tr><th id="287">287</th><td>	<dfn class="enum" id="GUEST_GS_AR_BYTES" title='GUEST_GS_AR_BYTES' data-ref="GUEST_GS_AR_BYTES">GUEST_GS_AR_BYTES</dfn>               = <var>0x0000481e</var>,</td></tr>
<tr><th id="288">288</th><td>	<dfn class="enum" id="GUEST_LDTR_AR_BYTES" title='GUEST_LDTR_AR_BYTES' data-ref="GUEST_LDTR_AR_BYTES">GUEST_LDTR_AR_BYTES</dfn>             = <var>0x00004820</var>,</td></tr>
<tr><th id="289">289</th><td>	<dfn class="enum" id="GUEST_TR_AR_BYTES" title='GUEST_TR_AR_BYTES' data-ref="GUEST_TR_AR_BYTES">GUEST_TR_AR_BYTES</dfn>               = <var>0x00004822</var>,</td></tr>
<tr><th id="290">290</th><td>	<dfn class="enum" id="GUEST_INTERRUPTIBILITY_INFO" title='GUEST_INTERRUPTIBILITY_INFO' data-ref="GUEST_INTERRUPTIBILITY_INFO">GUEST_INTERRUPTIBILITY_INFO</dfn>     = <var>0x00004824</var>,</td></tr>
<tr><th id="291">291</th><td>	<dfn class="enum" id="GUEST_ACTIVITY_STATE" title='GUEST_ACTIVITY_STATE' data-ref="GUEST_ACTIVITY_STATE">GUEST_ACTIVITY_STATE</dfn>            = <var>0X00004826</var>,</td></tr>
<tr><th id="292">292</th><td>	<dfn class="enum" id="GUEST_SYSENTER_CS" title='GUEST_SYSENTER_CS' data-ref="GUEST_SYSENTER_CS">GUEST_SYSENTER_CS</dfn>               = <var>0x0000482A</var>,</td></tr>
<tr><th id="293">293</th><td>	<dfn class="enum" id="VMX_PREEMPTION_TIMER_VALUE" title='VMX_PREEMPTION_TIMER_VALUE' data-ref="VMX_PREEMPTION_TIMER_VALUE">VMX_PREEMPTION_TIMER_VALUE</dfn>      = <var>0x0000482E</var>,</td></tr>
<tr><th id="294">294</th><td>	<dfn class="enum" id="HOST_IA32_SYSENTER_CS" title='HOST_IA32_SYSENTER_CS' data-ref="HOST_IA32_SYSENTER_CS">HOST_IA32_SYSENTER_CS</dfn>           = <var>0x00004c00</var>,</td></tr>
<tr><th id="295">295</th><td>	<dfn class="enum" id="CR0_GUEST_HOST_MASK" title='CR0_GUEST_HOST_MASK' data-ref="CR0_GUEST_HOST_MASK">CR0_GUEST_HOST_MASK</dfn>             = <var>0x00006000</var>,</td></tr>
<tr><th id="296">296</th><td>	<dfn class="enum" id="CR4_GUEST_HOST_MASK" title='CR4_GUEST_HOST_MASK' data-ref="CR4_GUEST_HOST_MASK">CR4_GUEST_HOST_MASK</dfn>             = <var>0x00006002</var>,</td></tr>
<tr><th id="297">297</th><td>	<dfn class="enum" id="CR0_READ_SHADOW" title='CR0_READ_SHADOW' data-ref="CR0_READ_SHADOW">CR0_READ_SHADOW</dfn>                 = <var>0x00006004</var>,</td></tr>
<tr><th id="298">298</th><td>	<dfn class="enum" id="CR4_READ_SHADOW" title='CR4_READ_SHADOW' data-ref="CR4_READ_SHADOW">CR4_READ_SHADOW</dfn>                 = <var>0x00006006</var>,</td></tr>
<tr><th id="299">299</th><td>	<dfn class="enum" id="CR3_TARGET_VALUE0" title='CR3_TARGET_VALUE0' data-ref="CR3_TARGET_VALUE0">CR3_TARGET_VALUE0</dfn>               = <var>0x00006008</var>,</td></tr>
<tr><th id="300">300</th><td>	<dfn class="enum" id="CR3_TARGET_VALUE1" title='CR3_TARGET_VALUE1' data-ref="CR3_TARGET_VALUE1">CR3_TARGET_VALUE1</dfn>               = <var>0x0000600a</var>,</td></tr>
<tr><th id="301">301</th><td>	<dfn class="enum" id="CR3_TARGET_VALUE2" title='CR3_TARGET_VALUE2' data-ref="CR3_TARGET_VALUE2">CR3_TARGET_VALUE2</dfn>               = <var>0x0000600c</var>,</td></tr>
<tr><th id="302">302</th><td>	<dfn class="enum" id="CR3_TARGET_VALUE3" title='CR3_TARGET_VALUE3' data-ref="CR3_TARGET_VALUE3">CR3_TARGET_VALUE3</dfn>               = <var>0x0000600e</var>,</td></tr>
<tr><th id="303">303</th><td>	<dfn class="enum" id="EXIT_QUALIFICATION" title='EXIT_QUALIFICATION' data-ref="EXIT_QUALIFICATION">EXIT_QUALIFICATION</dfn>              = <var>0x00006400</var>,</td></tr>
<tr><th id="304">304</th><td>	<dfn class="enum" id="GUEST_LINEAR_ADDRESS" title='GUEST_LINEAR_ADDRESS' data-ref="GUEST_LINEAR_ADDRESS">GUEST_LINEAR_ADDRESS</dfn>            = <var>0x0000640a</var>,</td></tr>
<tr><th id="305">305</th><td>	<dfn class="enum" id="GUEST_CR0" title='GUEST_CR0' data-ref="GUEST_CR0">GUEST_CR0</dfn>                       = <var>0x00006800</var>,</td></tr>
<tr><th id="306">306</th><td>	<dfn class="enum" id="GUEST_CR3" title='GUEST_CR3' data-ref="GUEST_CR3">GUEST_CR3</dfn>                       = <var>0x00006802</var>,</td></tr>
<tr><th id="307">307</th><td>	<dfn class="enum" id="GUEST_CR4" title='GUEST_CR4' data-ref="GUEST_CR4">GUEST_CR4</dfn>                       = <var>0x00006804</var>,</td></tr>
<tr><th id="308">308</th><td>	<dfn class="enum" id="GUEST_ES_BASE" title='GUEST_ES_BASE' data-ref="GUEST_ES_BASE">GUEST_ES_BASE</dfn>                   = <var>0x00006806</var>,</td></tr>
<tr><th id="309">309</th><td>	<dfn class="enum" id="GUEST_CS_BASE" title='GUEST_CS_BASE' data-ref="GUEST_CS_BASE">GUEST_CS_BASE</dfn>                   = <var>0x00006808</var>,</td></tr>
<tr><th id="310">310</th><td>	<dfn class="enum" id="GUEST_SS_BASE" title='GUEST_SS_BASE' data-ref="GUEST_SS_BASE">GUEST_SS_BASE</dfn>                   = <var>0x0000680a</var>,</td></tr>
<tr><th id="311">311</th><td>	<dfn class="enum" id="GUEST_DS_BASE" title='GUEST_DS_BASE' data-ref="GUEST_DS_BASE">GUEST_DS_BASE</dfn>                   = <var>0x0000680c</var>,</td></tr>
<tr><th id="312">312</th><td>	<dfn class="enum" id="GUEST_FS_BASE" title='GUEST_FS_BASE' data-ref="GUEST_FS_BASE">GUEST_FS_BASE</dfn>                   = <var>0x0000680e</var>,</td></tr>
<tr><th id="313">313</th><td>	<dfn class="enum" id="GUEST_GS_BASE" title='GUEST_GS_BASE' data-ref="GUEST_GS_BASE">GUEST_GS_BASE</dfn>                   = <var>0x00006810</var>,</td></tr>
<tr><th id="314">314</th><td>	<dfn class="enum" id="GUEST_LDTR_BASE" title='GUEST_LDTR_BASE' data-ref="GUEST_LDTR_BASE">GUEST_LDTR_BASE</dfn>                 = <var>0x00006812</var>,</td></tr>
<tr><th id="315">315</th><td>	<dfn class="enum" id="GUEST_TR_BASE" title='GUEST_TR_BASE' data-ref="GUEST_TR_BASE">GUEST_TR_BASE</dfn>                   = <var>0x00006814</var>,</td></tr>
<tr><th id="316">316</th><td>	<dfn class="enum" id="GUEST_GDTR_BASE" title='GUEST_GDTR_BASE' data-ref="GUEST_GDTR_BASE">GUEST_GDTR_BASE</dfn>                 = <var>0x00006816</var>,</td></tr>
<tr><th id="317">317</th><td>	<dfn class="enum" id="GUEST_IDTR_BASE" title='GUEST_IDTR_BASE' data-ref="GUEST_IDTR_BASE">GUEST_IDTR_BASE</dfn>                 = <var>0x00006818</var>,</td></tr>
<tr><th id="318">318</th><td>	<dfn class="enum" id="GUEST_DR7" title='GUEST_DR7' data-ref="GUEST_DR7">GUEST_DR7</dfn>                       = <var>0x0000681a</var>,</td></tr>
<tr><th id="319">319</th><td>	<dfn class="enum" id="GUEST_RSP" title='GUEST_RSP' data-ref="GUEST_RSP">GUEST_RSP</dfn>                       = <var>0x0000681c</var>,</td></tr>
<tr><th id="320">320</th><td>	<dfn class="enum" id="GUEST_RIP" title='GUEST_RIP' data-ref="GUEST_RIP">GUEST_RIP</dfn>                       = <var>0x0000681e</var>,</td></tr>
<tr><th id="321">321</th><td>	<dfn class="enum" id="GUEST_RFLAGS" title='GUEST_RFLAGS' data-ref="GUEST_RFLAGS">GUEST_RFLAGS</dfn>                    = <var>0x00006820</var>,</td></tr>
<tr><th id="322">322</th><td>	<dfn class="enum" id="GUEST_PENDING_DBG_EXCEPTIONS" title='GUEST_PENDING_DBG_EXCEPTIONS' data-ref="GUEST_PENDING_DBG_EXCEPTIONS">GUEST_PENDING_DBG_EXCEPTIONS</dfn>    = <var>0x00006822</var>,</td></tr>
<tr><th id="323">323</th><td>	<dfn class="enum" id="GUEST_SYSENTER_ESP" title='GUEST_SYSENTER_ESP' data-ref="GUEST_SYSENTER_ESP">GUEST_SYSENTER_ESP</dfn>              = <var>0x00006824</var>,</td></tr>
<tr><th id="324">324</th><td>	<dfn class="enum" id="GUEST_SYSENTER_EIP" title='GUEST_SYSENTER_EIP' data-ref="GUEST_SYSENTER_EIP">GUEST_SYSENTER_EIP</dfn>              = <var>0x00006826</var>,</td></tr>
<tr><th id="325">325</th><td>	<dfn class="enum" id="HOST_CR0" title='HOST_CR0' data-ref="HOST_CR0">HOST_CR0</dfn>                        = <var>0x00006c00</var>,</td></tr>
<tr><th id="326">326</th><td>	<dfn class="enum" id="HOST_CR3" title='HOST_CR3' data-ref="HOST_CR3">HOST_CR3</dfn>                        = <var>0x00006c02</var>,</td></tr>
<tr><th id="327">327</th><td>	<dfn class="enum" id="HOST_CR4" title='HOST_CR4' data-ref="HOST_CR4">HOST_CR4</dfn>                        = <var>0x00006c04</var>,</td></tr>
<tr><th id="328">328</th><td>	<dfn class="enum" id="HOST_FS_BASE" title='HOST_FS_BASE' data-ref="HOST_FS_BASE">HOST_FS_BASE</dfn>                    = <var>0x00006c06</var>,</td></tr>
<tr><th id="329">329</th><td>	<dfn class="enum" id="HOST_GS_BASE" title='HOST_GS_BASE' data-ref="HOST_GS_BASE">HOST_GS_BASE</dfn>                    = <var>0x00006c08</var>,</td></tr>
<tr><th id="330">330</th><td>	<dfn class="enum" id="HOST_TR_BASE" title='HOST_TR_BASE' data-ref="HOST_TR_BASE">HOST_TR_BASE</dfn>                    = <var>0x00006c0a</var>,</td></tr>
<tr><th id="331">331</th><td>	<dfn class="enum" id="HOST_GDTR_BASE" title='HOST_GDTR_BASE' data-ref="HOST_GDTR_BASE">HOST_GDTR_BASE</dfn>                  = <var>0x00006c0c</var>,</td></tr>
<tr><th id="332">332</th><td>	<dfn class="enum" id="HOST_IDTR_BASE" title='HOST_IDTR_BASE' data-ref="HOST_IDTR_BASE">HOST_IDTR_BASE</dfn>                  = <var>0x00006c0e</var>,</td></tr>
<tr><th id="333">333</th><td>	<dfn class="enum" id="HOST_IA32_SYSENTER_ESP" title='HOST_IA32_SYSENTER_ESP' data-ref="HOST_IA32_SYSENTER_ESP">HOST_IA32_SYSENTER_ESP</dfn>          = <var>0x00006c10</var>,</td></tr>
<tr><th id="334">334</th><td>	<dfn class="enum" id="HOST_IA32_SYSENTER_EIP" title='HOST_IA32_SYSENTER_EIP' data-ref="HOST_IA32_SYSENTER_EIP">HOST_IA32_SYSENTER_EIP</dfn>          = <var>0x00006c12</var>,</td></tr>
<tr><th id="335">335</th><td>	<dfn class="enum" id="HOST_RSP" title='HOST_RSP' data-ref="HOST_RSP">HOST_RSP</dfn>                        = <var>0x00006c14</var>,</td></tr>
<tr><th id="336">336</th><td>	<dfn class="enum" id="HOST_RIP" title='HOST_RIP' data-ref="HOST_RIP">HOST_RIP</dfn>                        = <var>0x00006c16</var>,</td></tr>
<tr><th id="337">337</th><td>};</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i>/*</i></td></tr>
<tr><th id="340">340</th><td><i> * Interruption-information format</i></td></tr>
<tr><th id="341">341</th><td><i> */</i></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/INTR_INFO_VECTOR_MASK" data-ref="_M/INTR_INFO_VECTOR_MASK">INTR_INFO_VECTOR_MASK</dfn>           0xff            /* 7:0 */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/INTR_INFO_INTR_TYPE_MASK" data-ref="_M/INTR_INFO_INTR_TYPE_MASK">INTR_INFO_INTR_TYPE_MASK</dfn>        0x700           /* 10:8 */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/INTR_INFO_DELIVER_CODE_MASK" data-ref="_M/INTR_INFO_DELIVER_CODE_MASK">INTR_INFO_DELIVER_CODE_MASK</dfn>     0x800           /* 11 */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/INTR_INFO_UNBLOCK_NMI" data-ref="_M/INTR_INFO_UNBLOCK_NMI">INTR_INFO_UNBLOCK_NMI</dfn>		0x1000		/* 12 */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/INTR_INFO_VALID_MASK" data-ref="_M/INTR_INFO_VALID_MASK">INTR_INFO_VALID_MASK</dfn>            0x80000000      /* 31 */</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/INTR_INFO_RESVD_BITS_MASK" data-ref="_M/INTR_INFO_RESVD_BITS_MASK">INTR_INFO_RESVD_BITS_MASK</dfn>       0x7ffff000</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/VECTORING_INFO_VECTOR_MASK" data-ref="_M/VECTORING_INFO_VECTOR_MASK">VECTORING_INFO_VECTOR_MASK</dfn>           	INTR_INFO_VECTOR_MASK</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/VECTORING_INFO_TYPE_MASK" data-ref="_M/VECTORING_INFO_TYPE_MASK">VECTORING_INFO_TYPE_MASK</dfn>        	INTR_INFO_INTR_TYPE_MASK</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/VECTORING_INFO_DELIVER_CODE_MASK" data-ref="_M/VECTORING_INFO_DELIVER_CODE_MASK">VECTORING_INFO_DELIVER_CODE_MASK</dfn>    	INTR_INFO_DELIVER_CODE_MASK</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/VECTORING_INFO_VALID_MASK" data-ref="_M/VECTORING_INFO_VALID_MASK">VECTORING_INFO_VALID_MASK</dfn>       	INTR_INFO_VALID_MASK</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/INTR_TYPE_EXT_INTR" data-ref="_M/INTR_TYPE_EXT_INTR">INTR_TYPE_EXT_INTR</dfn>              (0 &lt;&lt; 8) /* external interrupt */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/INTR_TYPE_RESERVED" data-ref="_M/INTR_TYPE_RESERVED">INTR_TYPE_RESERVED</dfn>              (1 &lt;&lt; 8) /* reserved */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/INTR_TYPE_NMI_INTR" data-ref="_M/INTR_TYPE_NMI_INTR">INTR_TYPE_NMI_INTR</dfn>		(2 &lt;&lt; 8) /* NMI */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/INTR_TYPE_HARD_EXCEPTION" data-ref="_M/INTR_TYPE_HARD_EXCEPTION">INTR_TYPE_HARD_EXCEPTION</dfn>	(3 &lt;&lt; 8) /* processor exception */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/INTR_TYPE_SOFT_INTR" data-ref="_M/INTR_TYPE_SOFT_INTR">INTR_TYPE_SOFT_INTR</dfn>             (4 &lt;&lt; 8) /* software interrupt */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/INTR_TYPE_PRIV_SW_EXCEPTION" data-ref="_M/INTR_TYPE_PRIV_SW_EXCEPTION">INTR_TYPE_PRIV_SW_EXCEPTION</dfn>	(5 &lt;&lt; 8) /* ICE breakpoint - undocumented */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/INTR_TYPE_SOFT_EXCEPTION" data-ref="_M/INTR_TYPE_SOFT_EXCEPTION">INTR_TYPE_SOFT_EXCEPTION</dfn>	(6 &lt;&lt; 8) /* software exception */</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/INTR_TYPE_OTHER_EVENT" data-ref="_M/INTR_TYPE_OTHER_EVENT">INTR_TYPE_OTHER_EVENT</dfn>           (7 &lt;&lt; 8) /* other event */</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i>/* GUEST_INTERRUPTIBILITY_INFO flags. */</i></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/GUEST_INTR_STATE_STI" data-ref="_M/GUEST_INTR_STATE_STI">GUEST_INTR_STATE_STI</dfn>		0x00000001</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/GUEST_INTR_STATE_MOV_SS" data-ref="_M/GUEST_INTR_STATE_MOV_SS">GUEST_INTR_STATE_MOV_SS</dfn>		0x00000002</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/GUEST_INTR_STATE_SMI" data-ref="_M/GUEST_INTR_STATE_SMI">GUEST_INTR_STATE_SMI</dfn>		0x00000004</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/GUEST_INTR_STATE_NMI" data-ref="_M/GUEST_INTR_STATE_NMI">GUEST_INTR_STATE_NMI</dfn>		0x00000008</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i>/* GUEST_ACTIVITY_STATE flags */</i></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/GUEST_ACTIVITY_ACTIVE" data-ref="_M/GUEST_ACTIVITY_ACTIVE">GUEST_ACTIVITY_ACTIVE</dfn>		0</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/GUEST_ACTIVITY_HLT" data-ref="_M/GUEST_ACTIVITY_HLT">GUEST_ACTIVITY_HLT</dfn>		1</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/GUEST_ACTIVITY_SHUTDOWN" data-ref="_M/GUEST_ACTIVITY_SHUTDOWN">GUEST_ACTIVITY_SHUTDOWN</dfn>		2</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/GUEST_ACTIVITY_WAIT_SIPI" data-ref="_M/GUEST_ACTIVITY_WAIT_SIPI">GUEST_ACTIVITY_WAIT_SIPI</dfn>	3</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>/*</i></td></tr>
<tr><th id="376">376</th><td><i> * Exit Qualifications for MOV for Control Register Access</i></td></tr>
<tr><th id="377">377</th><td><i> */</i></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/CONTROL_REG_ACCESS_NUM" data-ref="_M/CONTROL_REG_ACCESS_NUM">CONTROL_REG_ACCESS_NUM</dfn>          0x7     /* 2:0, number of control reg.*/</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/CONTROL_REG_ACCESS_TYPE" data-ref="_M/CONTROL_REG_ACCESS_TYPE">CONTROL_REG_ACCESS_TYPE</dfn>         0x30    /* 5:4, access type */</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/CONTROL_REG_ACCESS_REG" data-ref="_M/CONTROL_REG_ACCESS_REG">CONTROL_REG_ACCESS_REG</dfn>          0xf00   /* 10:8, general purpose reg. */</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/LMSW_SOURCE_DATA_SHIFT" data-ref="_M/LMSW_SOURCE_DATA_SHIFT">LMSW_SOURCE_DATA_SHIFT</dfn> 16</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/LMSW_SOURCE_DATA" data-ref="_M/LMSW_SOURCE_DATA">LMSW_SOURCE_DATA</dfn>  (0xFFFF &lt;&lt; LMSW_SOURCE_DATA_SHIFT) /* 16:31 lmsw source */</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/REG_EAX" data-ref="_M/REG_EAX">REG_EAX</dfn>                         (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/REG_ECX" data-ref="_M/REG_ECX">REG_ECX</dfn>                         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/REG_EDX" data-ref="_M/REG_EDX">REG_EDX</dfn>                         (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/REG_EBX" data-ref="_M/REG_EBX">REG_EBX</dfn>                         (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/REG_ESP" data-ref="_M/REG_ESP">REG_ESP</dfn>                         (4 &lt;&lt; 8)</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/REG_EBP" data-ref="_M/REG_EBP">REG_EBP</dfn>                         (5 &lt;&lt; 8)</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/REG_ESI" data-ref="_M/REG_ESI">REG_ESI</dfn>                         (6 &lt;&lt; 8)</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/REG_EDI" data-ref="_M/REG_EDI">REG_EDI</dfn>                         (7 &lt;&lt; 8)</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/REG_R8" data-ref="_M/REG_R8">REG_R8</dfn>                         (8 &lt;&lt; 8)</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/REG_R9" data-ref="_M/REG_R9">REG_R9</dfn>                         (9 &lt;&lt; 8)</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/REG_R10" data-ref="_M/REG_R10">REG_R10</dfn>                        (10 &lt;&lt; 8)</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/REG_R11" data-ref="_M/REG_R11">REG_R11</dfn>                        (11 &lt;&lt; 8)</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/REG_R12" data-ref="_M/REG_R12">REG_R12</dfn>                        (12 &lt;&lt; 8)</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/REG_R13" data-ref="_M/REG_R13">REG_R13</dfn>                        (13 &lt;&lt; 8)</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/REG_R14" data-ref="_M/REG_R14">REG_R14</dfn>                        (14 &lt;&lt; 8)</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/REG_R15" data-ref="_M/REG_R15">REG_R15</dfn>                        (15 &lt;&lt; 8)</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><i>/*</i></td></tr>
<tr><th id="401">401</th><td><i> * Exit Qualifications for MOV for Debug Register Access</i></td></tr>
<tr><th id="402">402</th><td><i> */</i></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/DEBUG_REG_ACCESS_NUM" data-ref="_M/DEBUG_REG_ACCESS_NUM">DEBUG_REG_ACCESS_NUM</dfn>            0x7     /* 2:0, number of debug reg. */</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/DEBUG_REG_ACCESS_TYPE" data-ref="_M/DEBUG_REG_ACCESS_TYPE">DEBUG_REG_ACCESS_TYPE</dfn>           0x10    /* 4, direction of access */</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/TYPE_MOV_TO_DR" data-ref="_M/TYPE_MOV_TO_DR">TYPE_MOV_TO_DR</dfn>                  (0 &lt;&lt; 4)</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/TYPE_MOV_FROM_DR" data-ref="_M/TYPE_MOV_FROM_DR">TYPE_MOV_FROM_DR</dfn>                (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/DEBUG_REG_ACCESS_REG" data-ref="_M/DEBUG_REG_ACCESS_REG">DEBUG_REG_ACCESS_REG</dfn>(eq)        (((eq) &gt;&gt; 8) &amp; 0xf) /* 11:8, general purpose reg. */</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i>/*</i></td></tr>
<tr><th id="411">411</th><td><i> * Exit Qualifications for APIC-Access</i></td></tr>
<tr><th id="412">412</th><td><i> */</i></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/APIC_ACCESS_OFFSET" data-ref="_M/APIC_ACCESS_OFFSET">APIC_ACCESS_OFFSET</dfn>              0xfff   /* 11:0, offset within the APIC page */</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/APIC_ACCESS_TYPE" data-ref="_M/APIC_ACCESS_TYPE">APIC_ACCESS_TYPE</dfn>                0xf000  /* 15:12, access type */</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/TYPE_LINEAR_APIC_INST_READ" data-ref="_M/TYPE_LINEAR_APIC_INST_READ">TYPE_LINEAR_APIC_INST_READ</dfn>      (0 &lt;&lt; 12)</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/TYPE_LINEAR_APIC_INST_WRITE" data-ref="_M/TYPE_LINEAR_APIC_INST_WRITE">TYPE_LINEAR_APIC_INST_WRITE</dfn>     (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/TYPE_LINEAR_APIC_INST_FETCH" data-ref="_M/TYPE_LINEAR_APIC_INST_FETCH">TYPE_LINEAR_APIC_INST_FETCH</dfn>     (2 &lt;&lt; 12)</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/TYPE_LINEAR_APIC_EVENT" data-ref="_M/TYPE_LINEAR_APIC_EVENT">TYPE_LINEAR_APIC_EVENT</dfn>          (3 &lt;&lt; 12)</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/TYPE_PHYSICAL_APIC_EVENT" data-ref="_M/TYPE_PHYSICAL_APIC_EVENT">TYPE_PHYSICAL_APIC_EVENT</dfn>        (10 &lt;&lt; 12)</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/TYPE_PHYSICAL_APIC_INST" data-ref="_M/TYPE_PHYSICAL_APIC_INST">TYPE_PHYSICAL_APIC_INST</dfn>         (15 &lt;&lt; 12)</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><i>/* segment AR in VMCS -- these are different from what LAR reports */</i></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/VMX_SEGMENT_AR_L_MASK" data-ref="_M/VMX_SEGMENT_AR_L_MASK">VMX_SEGMENT_AR_L_MASK</dfn> (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_TYPE_ACCESSES_MASK" data-ref="_M/VMX_AR_TYPE_ACCESSES_MASK">VMX_AR_TYPE_ACCESSES_MASK</dfn> 1</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_TYPE_READABLE_MASK" data-ref="_M/VMX_AR_TYPE_READABLE_MASK">VMX_AR_TYPE_READABLE_MASK</dfn> (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_TYPE_WRITEABLE_MASK" data-ref="_M/VMX_AR_TYPE_WRITEABLE_MASK">VMX_AR_TYPE_WRITEABLE_MASK</dfn> (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_TYPE_CODE_MASK" data-ref="_M/VMX_AR_TYPE_CODE_MASK">VMX_AR_TYPE_CODE_MASK</dfn> (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_TYPE_MASK" data-ref="_M/VMX_AR_TYPE_MASK">VMX_AR_TYPE_MASK</dfn> 0x0f</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_TYPE_BUSY_64_TSS" data-ref="_M/VMX_AR_TYPE_BUSY_64_TSS">VMX_AR_TYPE_BUSY_64_TSS</dfn> 11</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_TYPE_BUSY_32_TSS" data-ref="_M/VMX_AR_TYPE_BUSY_32_TSS">VMX_AR_TYPE_BUSY_32_TSS</dfn> 11</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_TYPE_BUSY_16_TSS" data-ref="_M/VMX_AR_TYPE_BUSY_16_TSS">VMX_AR_TYPE_BUSY_16_TSS</dfn> 3</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_TYPE_LDT" data-ref="_M/VMX_AR_TYPE_LDT">VMX_AR_TYPE_LDT</dfn> 2</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_UNUSABLE_MASK" data-ref="_M/VMX_AR_UNUSABLE_MASK">VMX_AR_UNUSABLE_MASK</dfn> (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_S_MASK" data-ref="_M/VMX_AR_S_MASK">VMX_AR_S_MASK</dfn> (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_P_MASK" data-ref="_M/VMX_AR_P_MASK">VMX_AR_P_MASK</dfn> (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_L_MASK" data-ref="_M/VMX_AR_L_MASK">VMX_AR_L_MASK</dfn> (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_DB_MASK" data-ref="_M/VMX_AR_DB_MASK">VMX_AR_DB_MASK</dfn> (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_G_MASK" data-ref="_M/VMX_AR_G_MASK">VMX_AR_G_MASK</dfn> (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_DPL_SHIFT" data-ref="_M/VMX_AR_DPL_SHIFT">VMX_AR_DPL_SHIFT</dfn> 5</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_DPL" data-ref="_M/VMX_AR_DPL">VMX_AR_DPL</dfn>(ar) (((ar) &gt;&gt; VMX_AR_DPL_SHIFT) &amp; 3)</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/VMX_AR_RESERVD_MASK" data-ref="_M/VMX_AR_RESERVD_MASK">VMX_AR_RESERVD_MASK</dfn> 0xfffe0f00</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/TSS_PRIVATE_MEMSLOT" data-ref="_M/TSS_PRIVATE_MEMSLOT">TSS_PRIVATE_MEMSLOT</dfn>			(KVM_USER_MEM_SLOTS + 0)</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/APIC_ACCESS_PAGE_PRIVATE_MEMSLOT" data-ref="_M/APIC_ACCESS_PAGE_PRIVATE_MEMSLOT">APIC_ACCESS_PAGE_PRIVATE_MEMSLOT</dfn>	(KVM_USER_MEM_SLOTS + 1)</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/IDENTITY_PAGETABLE_PRIVATE_MEMSLOT" data-ref="_M/IDENTITY_PAGETABLE_PRIVATE_MEMSLOT">IDENTITY_PAGETABLE_PRIVATE_MEMSLOT</dfn>	(KVM_USER_MEM_SLOTS + 2)</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/VMX_NR_VPIDS" data-ref="_M/VMX_NR_VPIDS">VMX_NR_VPIDS</dfn>				(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/VMX_VPID_EXTENT_INDIVIDUAL_ADDR" data-ref="_M/VMX_VPID_EXTENT_INDIVIDUAL_ADDR">VMX_VPID_EXTENT_INDIVIDUAL_ADDR</dfn>		0</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/VMX_VPID_EXTENT_SINGLE_CONTEXT" data-ref="_M/VMX_VPID_EXTENT_SINGLE_CONTEXT">VMX_VPID_EXTENT_SINGLE_CONTEXT</dfn>		1</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/VMX_VPID_EXTENT_ALL_CONTEXT" data-ref="_M/VMX_VPID_EXTENT_ALL_CONTEXT">VMX_VPID_EXTENT_ALL_CONTEXT</dfn>		2</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/VMX_VPID_EXTENT_SINGLE_NON_GLOBAL" data-ref="_M/VMX_VPID_EXTENT_SINGLE_NON_GLOBAL">VMX_VPID_EXTENT_SINGLE_NON_GLOBAL</dfn>	3</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_EXTENT_CONTEXT" data-ref="_M/VMX_EPT_EXTENT_CONTEXT">VMX_EPT_EXTENT_CONTEXT</dfn>			1</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_EXTENT_GLOBAL" data-ref="_M/VMX_EPT_EXTENT_GLOBAL">VMX_EPT_EXTENT_GLOBAL</dfn>			2</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_EXTENT_SHIFT" data-ref="_M/VMX_EPT_EXTENT_SHIFT">VMX_EPT_EXTENT_SHIFT</dfn>			24</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_EXECUTE_ONLY_BIT" data-ref="_M/VMX_EPT_EXECUTE_ONLY_BIT">VMX_EPT_EXECUTE_ONLY_BIT</dfn>		(1ull)</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_PAGE_WALK_4_BIT" data-ref="_M/VMX_EPT_PAGE_WALK_4_BIT">VMX_EPT_PAGE_WALK_4_BIT</dfn>			(1ull &lt;&lt; 6)</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_PAGE_WALK_5_BIT" data-ref="_M/VMX_EPT_PAGE_WALK_5_BIT">VMX_EPT_PAGE_WALK_5_BIT</dfn>			(1ull &lt;&lt; 7)</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/VMX_EPTP_UC_BIT" data-ref="_M/VMX_EPTP_UC_BIT">VMX_EPTP_UC_BIT</dfn>				(1ull &lt;&lt; 8)</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/VMX_EPTP_WB_BIT" data-ref="_M/VMX_EPTP_WB_BIT">VMX_EPTP_WB_BIT</dfn>				(1ull &lt;&lt; 14)</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_2MB_PAGE_BIT" data-ref="_M/VMX_EPT_2MB_PAGE_BIT">VMX_EPT_2MB_PAGE_BIT</dfn>			(1ull &lt;&lt; 16)</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_1GB_PAGE_BIT" data-ref="_M/VMX_EPT_1GB_PAGE_BIT">VMX_EPT_1GB_PAGE_BIT</dfn>			(1ull &lt;&lt; 17)</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_INVEPT_BIT" data-ref="_M/VMX_EPT_INVEPT_BIT">VMX_EPT_INVEPT_BIT</dfn>			(1ull &lt;&lt; 20)</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_AD_BIT" data-ref="_M/VMX_EPT_AD_BIT">VMX_EPT_AD_BIT</dfn>				    (1ull &lt;&lt; 21)</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_EXTENT_CONTEXT_BIT" data-ref="_M/VMX_EPT_EXTENT_CONTEXT_BIT">VMX_EPT_EXTENT_CONTEXT_BIT</dfn>		(1ull &lt;&lt; 25)</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_EXTENT_GLOBAL_BIT" data-ref="_M/VMX_EPT_EXTENT_GLOBAL_BIT">VMX_EPT_EXTENT_GLOBAL_BIT</dfn>		(1ull &lt;&lt; 26)</u></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/VMX_VPID_INVVPID_BIT" data-ref="_M/VMX_VPID_INVVPID_BIT">VMX_VPID_INVVPID_BIT</dfn>                    (1ull &lt;&lt; 0) /* (32 - 32) */</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/VMX_VPID_EXTENT_INDIVIDUAL_ADDR_BIT" data-ref="_M/VMX_VPID_EXTENT_INDIVIDUAL_ADDR_BIT">VMX_VPID_EXTENT_INDIVIDUAL_ADDR_BIT</dfn>     (1ull &lt;&lt; 8) /* (40 - 32) */</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/VMX_VPID_EXTENT_SINGLE_CONTEXT_BIT" data-ref="_M/VMX_VPID_EXTENT_SINGLE_CONTEXT_BIT">VMX_VPID_EXTENT_SINGLE_CONTEXT_BIT</dfn>      (1ull &lt;&lt; 9) /* (41 - 32) */</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/VMX_VPID_EXTENT_GLOBAL_CONTEXT_BIT" data-ref="_M/VMX_VPID_EXTENT_GLOBAL_CONTEXT_BIT">VMX_VPID_EXTENT_GLOBAL_CONTEXT_BIT</dfn>      (1ull &lt;&lt; 10) /* (42 - 32) */</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/VMX_VPID_EXTENT_SINGLE_NON_GLOBAL_BIT" data-ref="_M/VMX_VPID_EXTENT_SINGLE_NON_GLOBAL_BIT">VMX_VPID_EXTENT_SINGLE_NON_GLOBAL_BIT</dfn>   (1ull &lt;&lt; 11) /* (43 - 32) */</u></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_MT_EPTE_SHIFT" data-ref="_M/VMX_EPT_MT_EPTE_SHIFT">VMX_EPT_MT_EPTE_SHIFT</dfn>			3</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/VMX_EPTP_PWL_MASK" data-ref="_M/VMX_EPTP_PWL_MASK">VMX_EPTP_PWL_MASK</dfn>			0x38ull</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/VMX_EPTP_PWL_4" data-ref="_M/VMX_EPTP_PWL_4">VMX_EPTP_PWL_4</dfn>				0x18ull</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/VMX_EPTP_PWL_5" data-ref="_M/VMX_EPTP_PWL_5">VMX_EPTP_PWL_5</dfn>				0x20ull</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/VMX_EPTP_AD_ENABLE_BIT" data-ref="_M/VMX_EPTP_AD_ENABLE_BIT">VMX_EPTP_AD_ENABLE_BIT</dfn>			(1ull &lt;&lt; 6)</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/VMX_EPTP_MT_MASK" data-ref="_M/VMX_EPTP_MT_MASK">VMX_EPTP_MT_MASK</dfn>			0x7ull</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/VMX_EPTP_MT_WB" data-ref="_M/VMX_EPTP_MT_WB">VMX_EPTP_MT_WB</dfn>				0x6ull</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/VMX_EPTP_MT_UC" data-ref="_M/VMX_EPTP_MT_UC">VMX_EPTP_MT_UC</dfn>				0x0ull</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_READABLE_MASK" data-ref="_M/VMX_EPT_READABLE_MASK">VMX_EPT_READABLE_MASK</dfn>			0x1ull</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_WRITABLE_MASK" data-ref="_M/VMX_EPT_WRITABLE_MASK">VMX_EPT_WRITABLE_MASK</dfn>			0x2ull</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_EXECUTABLE_MASK" data-ref="_M/VMX_EPT_EXECUTABLE_MASK">VMX_EPT_EXECUTABLE_MASK</dfn>			0x4ull</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_IPAT_BIT" data-ref="_M/VMX_EPT_IPAT_BIT">VMX_EPT_IPAT_BIT</dfn>    			(1ull &lt;&lt; 6)</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_ACCESS_BIT" data-ref="_M/VMX_EPT_ACCESS_BIT">VMX_EPT_ACCESS_BIT</dfn>			(1ull &lt;&lt; 8)</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_DIRTY_BIT" data-ref="_M/VMX_EPT_DIRTY_BIT">VMX_EPT_DIRTY_BIT</dfn>			(1ull &lt;&lt; 9)</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_RWX_MASK" data-ref="_M/VMX_EPT_RWX_MASK">VMX_EPT_RWX_MASK</dfn>                        (VMX_EPT_READABLE_MASK |       \</u></td></tr>
<tr><th id="493">493</th><td><u>						 VMX_EPT_WRITABLE_MASK |       \</u></td></tr>
<tr><th id="494">494</th><td><u>						 VMX_EPT_EXECUTABLE_MASK)</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_MT_MASK" data-ref="_M/VMX_EPT_MT_MASK">VMX_EPT_MT_MASK</dfn>				(7ull &lt;&lt; VMX_EPT_MT_EPTE_SHIFT)</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><i>/* The mask to use to trigger an EPT Misconfiguration in order to track MMIO */</i></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_MISCONFIG_WX_VALUE" data-ref="_M/VMX_EPT_MISCONFIG_WX_VALUE">VMX_EPT_MISCONFIG_WX_VALUE</dfn>		(VMX_EPT_WRITABLE_MASK |       \</u></td></tr>
<tr><th id="499">499</th><td><u>						 VMX_EPT_EXECUTABLE_MASK)</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/VMX_EPT_IDENTITY_PAGETABLE_ADDR" data-ref="_M/VMX_EPT_IDENTITY_PAGETABLE_ADDR">VMX_EPT_IDENTITY_PAGETABLE_ADDR</dfn>		0xfffbc000ul</u></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_VMCLEAR_RAX" data-ref="_M/ASM_VMX_VMCLEAR_RAX">ASM_VMX_VMCLEAR_RAX</dfn>       ".byte 0x66, 0x0f, 0xc7, 0x30"</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_VMLAUNCH" data-ref="_M/ASM_VMX_VMLAUNCH">ASM_VMX_VMLAUNCH</dfn>          ".byte 0x0f, 0x01, 0xc2"</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_VMRESUME" data-ref="_M/ASM_VMX_VMRESUME">ASM_VMX_VMRESUME</dfn>          ".byte 0x0f, 0x01, 0xc3"</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_VMPTRLD_RAX" data-ref="_M/ASM_VMX_VMPTRLD_RAX">ASM_VMX_VMPTRLD_RAX</dfn>       ".byte 0x0f, 0xc7, 0x30"</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_VMREAD_RDX_RAX" data-ref="_M/ASM_VMX_VMREAD_RDX_RAX">ASM_VMX_VMREAD_RDX_RAX</dfn>    ".byte 0x0f, 0x78, 0xd0"</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_VMWRITE_RAX_RDX" data-ref="_M/ASM_VMX_VMWRITE_RAX_RDX">ASM_VMX_VMWRITE_RAX_RDX</dfn>   ".byte 0x0f, 0x79, 0xd0"</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_VMWRITE_RSP_RDX" data-ref="_M/ASM_VMX_VMWRITE_RSP_RDX">ASM_VMX_VMWRITE_RSP_RDX</dfn>   ".byte 0x0f, 0x79, 0xd4"</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_VMXOFF" data-ref="_M/ASM_VMX_VMXOFF">ASM_VMX_VMXOFF</dfn>            ".byte 0x0f, 0x01, 0xc4"</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_VMXON_RAX" data-ref="_M/ASM_VMX_VMXON_RAX">ASM_VMX_VMXON_RAX</dfn>         ".byte 0xf3, 0x0f, 0xc7, 0x30"</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_INVEPT" data-ref="_M/ASM_VMX_INVEPT">ASM_VMX_INVEPT</dfn>		  ".byte 0x66, 0x0f, 0x38, 0x80, 0x08"</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/ASM_VMX_INVVPID" data-ref="_M/ASM_VMX_INVVPID">ASM_VMX_INVVPID</dfn>		  ".byte 0x66, 0x0f, 0x38, 0x81, 0x08"</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><b>struct</b> <dfn class="type def" id="vmx_msr_entry" title='vmx_msr_entry' data-ref="vmx_msr_entry">vmx_msr_entry</dfn> {</td></tr>
<tr><th id="517">517</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="vmx_msr_entry::index" title='vmx_msr_entry::index' data-ref="vmx_msr_entry::index">index</dfn>;</td></tr>
<tr><th id="518">518</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="vmx_msr_entry::reserved" title='vmx_msr_entry::reserved' data-ref="vmx_msr_entry::reserved">reserved</dfn>;</td></tr>
<tr><th id="519">519</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="decl field" id="vmx_msr_entry::value" title='vmx_msr_entry::value' data-ref="vmx_msr_entry::value">value</dfn>;</td></tr>
<tr><th id="520">520</th><td>} <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#142" title="__attribute__((aligned(16)))" data-ref="_M/__aligned">__aligned</a>(<var>16</var>);</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><i>/*</i></td></tr>
<tr><th id="523">523</th><td><i> * Exit Qualifications for entry failure during or after loading guest state</i></td></tr>
<tr><th id="524">524</th><td><i> */</i></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/ENTRY_FAIL_DEFAULT" data-ref="_M/ENTRY_FAIL_DEFAULT">ENTRY_FAIL_DEFAULT</dfn>		0</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/ENTRY_FAIL_PDPTE" data-ref="_M/ENTRY_FAIL_PDPTE">ENTRY_FAIL_PDPTE</dfn>		2</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/ENTRY_FAIL_NMI" data-ref="_M/ENTRY_FAIL_NMI">ENTRY_FAIL_NMI</dfn>			3</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/ENTRY_FAIL_VMCS_LINK_PTR" data-ref="_M/ENTRY_FAIL_VMCS_LINK_PTR">ENTRY_FAIL_VMCS_LINK_PTR</dfn>	4</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><i>/*</i></td></tr>
<tr><th id="531">531</th><td><i> * Exit Qualifications for EPT Violations</i></td></tr>
<tr><th id="532">532</th><td><i> */</i></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_ACC_READ_BIT" data-ref="_M/EPT_VIOLATION_ACC_READ_BIT">EPT_VIOLATION_ACC_READ_BIT</dfn>	0</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_ACC_WRITE_BIT" data-ref="_M/EPT_VIOLATION_ACC_WRITE_BIT">EPT_VIOLATION_ACC_WRITE_BIT</dfn>	1</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_ACC_INSTR_BIT" data-ref="_M/EPT_VIOLATION_ACC_INSTR_BIT">EPT_VIOLATION_ACC_INSTR_BIT</dfn>	2</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_READABLE_BIT" data-ref="_M/EPT_VIOLATION_READABLE_BIT">EPT_VIOLATION_READABLE_BIT</dfn>	3</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_WRITABLE_BIT" data-ref="_M/EPT_VIOLATION_WRITABLE_BIT">EPT_VIOLATION_WRITABLE_BIT</dfn>	4</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_EXECUTABLE_BIT" data-ref="_M/EPT_VIOLATION_EXECUTABLE_BIT">EPT_VIOLATION_EXECUTABLE_BIT</dfn>	5</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_GVA_TRANSLATED_BIT" data-ref="_M/EPT_VIOLATION_GVA_TRANSLATED_BIT">EPT_VIOLATION_GVA_TRANSLATED_BIT</dfn> 8</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_ACC_READ" data-ref="_M/EPT_VIOLATION_ACC_READ">EPT_VIOLATION_ACC_READ</dfn>		(1 &lt;&lt; EPT_VIOLATION_ACC_READ_BIT)</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_ACC_WRITE" data-ref="_M/EPT_VIOLATION_ACC_WRITE">EPT_VIOLATION_ACC_WRITE</dfn>		(1 &lt;&lt; EPT_VIOLATION_ACC_WRITE_BIT)</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_ACC_INSTR" data-ref="_M/EPT_VIOLATION_ACC_INSTR">EPT_VIOLATION_ACC_INSTR</dfn>		(1 &lt;&lt; EPT_VIOLATION_ACC_INSTR_BIT)</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_READABLE" data-ref="_M/EPT_VIOLATION_READABLE">EPT_VIOLATION_READABLE</dfn>		(1 &lt;&lt; EPT_VIOLATION_READABLE_BIT)</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_WRITABLE" data-ref="_M/EPT_VIOLATION_WRITABLE">EPT_VIOLATION_WRITABLE</dfn>		(1 &lt;&lt; EPT_VIOLATION_WRITABLE_BIT)</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_EXECUTABLE" data-ref="_M/EPT_VIOLATION_EXECUTABLE">EPT_VIOLATION_EXECUTABLE</dfn>	(1 &lt;&lt; EPT_VIOLATION_EXECUTABLE_BIT)</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/EPT_VIOLATION_GVA_TRANSLATED" data-ref="_M/EPT_VIOLATION_GVA_TRANSLATED">EPT_VIOLATION_GVA_TRANSLATED</dfn>	(1 &lt;&lt; EPT_VIOLATION_GVA_TRANSLATED_BIT)</u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><i>/*</i></td></tr>
<tr><th id="549">549</th><td><i> * VM-instruction error numbers</i></td></tr>
<tr><th id="550">550</th><td><i> */</i></td></tr>
<tr><th id="551">551</th><td><b>enum</b> <dfn class="type def" id="vm_instruction_error_number" title='vm_instruction_error_number' data-ref="vm_instruction_error_number">vm_instruction_error_number</dfn> {</td></tr>
<tr><th id="552">552</th><td>	<dfn class="enum" id="VMXERR_VMCALL_IN_VMX_ROOT_OPERATION" title='VMXERR_VMCALL_IN_VMX_ROOT_OPERATION' data-ref="VMXERR_VMCALL_IN_VMX_ROOT_OPERATION">VMXERR_VMCALL_IN_VMX_ROOT_OPERATION</dfn> = <var>1</var>,</td></tr>
<tr><th id="553">553</th><td>	<dfn class="enum" id="VMXERR_VMCLEAR_INVALID_ADDRESS" title='VMXERR_VMCLEAR_INVALID_ADDRESS' data-ref="VMXERR_VMCLEAR_INVALID_ADDRESS">VMXERR_VMCLEAR_INVALID_ADDRESS</dfn> = <var>2</var>,</td></tr>
<tr><th id="554">554</th><td>	<dfn class="enum" id="VMXERR_VMCLEAR_VMXON_POINTER" title='VMXERR_VMCLEAR_VMXON_POINTER' data-ref="VMXERR_VMCLEAR_VMXON_POINTER">VMXERR_VMCLEAR_VMXON_POINTER</dfn> = <var>3</var>,</td></tr>
<tr><th id="555">555</th><td>	<dfn class="enum" id="VMXERR_VMLAUNCH_NONCLEAR_VMCS" title='VMXERR_VMLAUNCH_NONCLEAR_VMCS' data-ref="VMXERR_VMLAUNCH_NONCLEAR_VMCS">VMXERR_VMLAUNCH_NONCLEAR_VMCS</dfn> = <var>4</var>,</td></tr>
<tr><th id="556">556</th><td>	<dfn class="enum" id="VMXERR_VMRESUME_NONLAUNCHED_VMCS" title='VMXERR_VMRESUME_NONLAUNCHED_VMCS' data-ref="VMXERR_VMRESUME_NONLAUNCHED_VMCS">VMXERR_VMRESUME_NONLAUNCHED_VMCS</dfn> = <var>5</var>,</td></tr>
<tr><th id="557">557</th><td>	<dfn class="enum" id="VMXERR_VMRESUME_AFTER_VMXOFF" title='VMXERR_VMRESUME_AFTER_VMXOFF' data-ref="VMXERR_VMRESUME_AFTER_VMXOFF">VMXERR_VMRESUME_AFTER_VMXOFF</dfn> = <var>6</var>,</td></tr>
<tr><th id="558">558</th><td>	<dfn class="enum" id="VMXERR_ENTRY_INVALID_CONTROL_FIELD" title='VMXERR_ENTRY_INVALID_CONTROL_FIELD' data-ref="VMXERR_ENTRY_INVALID_CONTROL_FIELD">VMXERR_ENTRY_INVALID_CONTROL_FIELD</dfn> = <var>7</var>,</td></tr>
<tr><th id="559">559</th><td>	<dfn class="enum" id="VMXERR_ENTRY_INVALID_HOST_STATE_FIELD" title='VMXERR_ENTRY_INVALID_HOST_STATE_FIELD' data-ref="VMXERR_ENTRY_INVALID_HOST_STATE_FIELD">VMXERR_ENTRY_INVALID_HOST_STATE_FIELD</dfn> = <var>8</var>,</td></tr>
<tr><th id="560">560</th><td>	<dfn class="enum" id="VMXERR_VMPTRLD_INVALID_ADDRESS" title='VMXERR_VMPTRLD_INVALID_ADDRESS' data-ref="VMXERR_VMPTRLD_INVALID_ADDRESS">VMXERR_VMPTRLD_INVALID_ADDRESS</dfn> = <var>9</var>,</td></tr>
<tr><th id="561">561</th><td>	<dfn class="enum" id="VMXERR_VMPTRLD_VMXON_POINTER" title='VMXERR_VMPTRLD_VMXON_POINTER' data-ref="VMXERR_VMPTRLD_VMXON_POINTER">VMXERR_VMPTRLD_VMXON_POINTER</dfn> = <var>10</var>,</td></tr>
<tr><th id="562">562</th><td>	<dfn class="enum" id="VMXERR_VMPTRLD_INCORRECT_VMCS_REVISION_ID" title='VMXERR_VMPTRLD_INCORRECT_VMCS_REVISION_ID' data-ref="VMXERR_VMPTRLD_INCORRECT_VMCS_REVISION_ID">VMXERR_VMPTRLD_INCORRECT_VMCS_REVISION_ID</dfn> = <var>11</var>,</td></tr>
<tr><th id="563">563</th><td>	<dfn class="enum" id="VMXERR_UNSUPPORTED_VMCS_COMPONENT" title='VMXERR_UNSUPPORTED_VMCS_COMPONENT' data-ref="VMXERR_UNSUPPORTED_VMCS_COMPONENT">VMXERR_UNSUPPORTED_VMCS_COMPONENT</dfn> = <var>12</var>,</td></tr>
<tr><th id="564">564</th><td>	<dfn class="enum" id="VMXERR_VMWRITE_READ_ONLY_VMCS_COMPONENT" title='VMXERR_VMWRITE_READ_ONLY_VMCS_COMPONENT' data-ref="VMXERR_VMWRITE_READ_ONLY_VMCS_COMPONENT">VMXERR_VMWRITE_READ_ONLY_VMCS_COMPONENT</dfn> = <var>13</var>,</td></tr>
<tr><th id="565">565</th><td>	<dfn class="enum" id="VMXERR_VMXON_IN_VMX_ROOT_OPERATION" title='VMXERR_VMXON_IN_VMX_ROOT_OPERATION' data-ref="VMXERR_VMXON_IN_VMX_ROOT_OPERATION">VMXERR_VMXON_IN_VMX_ROOT_OPERATION</dfn> = <var>15</var>,</td></tr>
<tr><th id="566">566</th><td>	<dfn class="enum" id="VMXERR_ENTRY_INVALID_EXECUTIVE_VMCS_POINTER" title='VMXERR_ENTRY_INVALID_EXECUTIVE_VMCS_POINTER' data-ref="VMXERR_ENTRY_INVALID_EXECUTIVE_VMCS_POINTER">VMXERR_ENTRY_INVALID_EXECUTIVE_VMCS_POINTER</dfn> = <var>16</var>,</td></tr>
<tr><th id="567">567</th><td>	<dfn class="enum" id="VMXERR_ENTRY_NONLAUNCHED_EXECUTIVE_VMCS" title='VMXERR_ENTRY_NONLAUNCHED_EXECUTIVE_VMCS' data-ref="VMXERR_ENTRY_NONLAUNCHED_EXECUTIVE_VMCS">VMXERR_ENTRY_NONLAUNCHED_EXECUTIVE_VMCS</dfn> = <var>17</var>,</td></tr>
<tr><th id="568">568</th><td>	<dfn class="enum" id="VMXERR_ENTRY_EXECUTIVE_VMCS_POINTER_NOT_VMXON_POINTER" title='VMXERR_ENTRY_EXECUTIVE_VMCS_POINTER_NOT_VMXON_POINTER' data-ref="VMXERR_ENTRY_EXECUTIVE_VMCS_POINTER_NOT_VMXON_POINTER">VMXERR_ENTRY_EXECUTIVE_VMCS_POINTER_NOT_VMXON_POINTER</dfn> = <var>18</var>,</td></tr>
<tr><th id="569">569</th><td>	<dfn class="enum" id="VMXERR_VMCALL_NONCLEAR_VMCS" title='VMXERR_VMCALL_NONCLEAR_VMCS' data-ref="VMXERR_VMCALL_NONCLEAR_VMCS">VMXERR_VMCALL_NONCLEAR_VMCS</dfn> = <var>19</var>,</td></tr>
<tr><th id="570">570</th><td>	<dfn class="enum" id="VMXERR_VMCALL_INVALID_VM_EXIT_CONTROL_FIELDS" title='VMXERR_VMCALL_INVALID_VM_EXIT_CONTROL_FIELDS' data-ref="VMXERR_VMCALL_INVALID_VM_EXIT_CONTROL_FIELDS">VMXERR_VMCALL_INVALID_VM_EXIT_CONTROL_FIELDS</dfn> = <var>20</var>,</td></tr>
<tr><th id="571">571</th><td>	<dfn class="enum" id="VMXERR_VMCALL_INCORRECT_MSEG_REVISION_ID" title='VMXERR_VMCALL_INCORRECT_MSEG_REVISION_ID' data-ref="VMXERR_VMCALL_INCORRECT_MSEG_REVISION_ID">VMXERR_VMCALL_INCORRECT_MSEG_REVISION_ID</dfn> = <var>22</var>,</td></tr>
<tr><th id="572">572</th><td>	<dfn class="enum" id="VMXERR_VMXOFF_UNDER_DUAL_MONITOR_TREATMENT_OF_SMIS_AND_SMM" title='VMXERR_VMXOFF_UNDER_DUAL_MONITOR_TREATMENT_OF_SMIS_AND_SMM' data-ref="VMXERR_VMXOFF_UNDER_DUAL_MONITOR_TREATMENT_OF_SMIS_AND_SMM">VMXERR_VMXOFF_UNDER_DUAL_MONITOR_TREATMENT_OF_SMIS_AND_SMM</dfn> = <var>23</var>,</td></tr>
<tr><th id="573">573</th><td>	<dfn class="enum" id="VMXERR_VMCALL_INVALID_SMM_MONITOR_FEATURES" title='VMXERR_VMCALL_INVALID_SMM_MONITOR_FEATURES' data-ref="VMXERR_VMCALL_INVALID_SMM_MONITOR_FEATURES">VMXERR_VMCALL_INVALID_SMM_MONITOR_FEATURES</dfn> = <var>24</var>,</td></tr>
<tr><th id="574">574</th><td>	<dfn class="enum" id="VMXERR_ENTRY_INVALID_VM_EXECUTION_CONTROL_FIELDS_IN_EXECUTIVE_VMCS" title='VMXERR_ENTRY_INVALID_VM_EXECUTION_CONTROL_FIELDS_IN_EXECUTIVE_VMCS' data-ref="VMXERR_ENTRY_INVALID_VM_EXECUTION_CONTROL_FIELDS_IN_EXECUTIVE_VMCS">VMXERR_ENTRY_INVALID_VM_EXECUTION_CONTROL_FIELDS_IN_EXECUTIVE_VMCS</dfn> = <var>25</var>,</td></tr>
<tr><th id="575">575</th><td>	<dfn class="enum" id="VMXERR_ENTRY_EVENTS_BLOCKED_BY_MOV_SS" title='VMXERR_ENTRY_EVENTS_BLOCKED_BY_MOV_SS' data-ref="VMXERR_ENTRY_EVENTS_BLOCKED_BY_MOV_SS">VMXERR_ENTRY_EVENTS_BLOCKED_BY_MOV_SS</dfn> = <var>26</var>,</td></tr>
<tr><th id="576">576</th><td>	<dfn class="enum" id="VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID" title='VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID' data-ref="VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID">VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID</dfn> = <var>28</var>,</td></tr>
<tr><th id="577">577</th><td>};</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><b>enum</b> <dfn class="type def" id="vmx_l1d_flush_state" title='vmx_l1d_flush_state' data-ref="vmx_l1d_flush_state">vmx_l1d_flush_state</dfn> {</td></tr>
<tr><th id="580">580</th><td>	<dfn class="enum" id="VMENTER_L1D_FLUSH_AUTO" title='VMENTER_L1D_FLUSH_AUTO' data-ref="VMENTER_L1D_FLUSH_AUTO">VMENTER_L1D_FLUSH_AUTO</dfn>,</td></tr>
<tr><th id="581">581</th><td>	<dfn class="enum" id="VMENTER_L1D_FLUSH_NEVER" title='VMENTER_L1D_FLUSH_NEVER' data-ref="VMENTER_L1D_FLUSH_NEVER">VMENTER_L1D_FLUSH_NEVER</dfn>,</td></tr>
<tr><th id="582">582</th><td>	<dfn class="enum" id="VMENTER_L1D_FLUSH_COND" title='VMENTER_L1D_FLUSH_COND' data-ref="VMENTER_L1D_FLUSH_COND">VMENTER_L1D_FLUSH_COND</dfn>,</td></tr>
<tr><th id="583">583</th><td>	<dfn class="enum" id="VMENTER_L1D_FLUSH_ALWAYS" title='VMENTER_L1D_FLUSH_ALWAYS' data-ref="VMENTER_L1D_FLUSH_ALWAYS">VMENTER_L1D_FLUSH_ALWAYS</dfn>,</td></tr>
<tr><th id="584">584</th><td>	<dfn class="enum" id="VMENTER_L1D_FLUSH_EPT_DISABLED" title='VMENTER_L1D_FLUSH_EPT_DISABLED' data-ref="VMENTER_L1D_FLUSH_EPT_DISABLED">VMENTER_L1D_FLUSH_EPT_DISABLED</dfn>,</td></tr>
<tr><th id="585">585</th><td>	<dfn class="enum" id="VMENTER_L1D_FLUSH_NOT_REQUIRED" title='VMENTER_L1D_FLUSH_NOT_REQUIRED' data-ref="VMENTER_L1D_FLUSH_NOT_REQUIRED">VMENTER_L1D_FLUSH_NOT_REQUIRED</dfn>,</td></tr>
<tr><th id="586">586</th><td>};</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><b>extern</b> <b>enum</b> <a class="type" href="#vmx_l1d_flush_state" title='vmx_l1d_flush_state' data-ref="vmx_l1d_flush_state">vmx_l1d_flush_state</a> <dfn class="decl" id="l1tf_vmx_mitigation" title='l1tf_vmx_mitigation' data-ref="l1tf_vmx_mitigation">l1tf_vmx_mitigation</dfn>;</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><u>#<span data-ppcond="24">endif</span></u></td></tr>
<tr><th id="591">591</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../kernel/cpu/bugs.c.html'>linux-4.18.y/arch/x86/kernel/cpu/bugs.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
