<stg><name>fir_hw</name>


<trans_list>

<trans id="98" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="2" to="3">
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="4">
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="2">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="8">
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="6" to="7">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="4">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="9">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i18* %input_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i18* %res_V), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @fir_hw_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i = phi i7 [ 0, %.preheader.preheader ], [ %i_1, %1 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond1 = icmp eq i7 %i, -1

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_1 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %2, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_2 = zext i7 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %smpl_V_addr = getelementptr [128 x i18]* @smpl_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="smpl_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="18" op_0_bw="7">
<![CDATA[
:4  %smpl_V_load = load i18* %smpl_V_addr, align 4

]]></node>
<StgValue><ssdm name="smpl_V_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %input_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %input_V)

]]></node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1  store i18 %input_V_read, i18* getelementptr inbounds ([128 x i18]* @smpl_V, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp = zext i7 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="18" op_0_bw="7">
<![CDATA[
:4  %smpl_V_load = load i18* %smpl_V_addr, align 4

]]></node>
<StgValue><ssdm name="smpl_V_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %smpl_V_addr_1 = getelementptr [128 x i18]* @smpl_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="smpl_V_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="18" op_1_bw="7">
<![CDATA[
:6  store i18 %smpl_V_load, i18* %smpl_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="39" op_0_bw="39" op_1_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i39 [ 0, %2 ], [ %accu_V, %4 ]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %i1 = phi i8 [ 0, %2 ], [ %i_2, %4 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond = icmp eq i8 %i1, -128

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %i_2 = add i8 %i1, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %_ifconv, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_1 = zext i8 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %coeff_hw_V_addr = getelementptr [128 x i15]* @coeff_hw_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="coeff_hw_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="15" op_0_bw="7">
<![CDATA[
:3  %coeff_hw_V_load = load i15* %coeff_hw_V_addr, align 2

]]></node>
<StgValue><ssdm name="coeff_hw_V_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %smpl_V_addr_2 = getelementptr [128 x i18]* @smpl_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="smpl_V_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="18" op_0_bw="7">
<![CDATA[
:6  %smpl_V_load_1 = load i18* %smpl_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="smpl_V_load_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
_ifconv:2  %qbit = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_s, i32 16)

]]></node>
<StgValue><ssdm name="qbit"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="16" op_0_bw="39">
<![CDATA[
_ifconv:3  %tmp_14 = trunc i39 %p_Val2_s to i16

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:4  %r = icmp ne i16 %tmp_14, 0

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
_ifconv:6  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_s, i32 17)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %r_i_i = or i1 %tmp_16, %r

]]></node>
<StgValue><ssdm name="r_i_i"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %qb_assign_1 = and i1 %r_i_i, %qbit

]]></node>
<StgValue><ssdm name="qb_assign_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="15" op_0_bw="7">
<![CDATA[
:3  %coeff_hw_V_load = load i15* %coeff_hw_V_addr, align 2

]]></node>
<StgValue><ssdm name="coeff_hw_V_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="33" op_0_bw="15">
<![CDATA[
:4  %OP1_V_cast_cast = sext i15 %coeff_hw_V_load to i33

]]></node>
<StgValue><ssdm name="OP1_V_cast_cast"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="18" op_0_bw="7">
<![CDATA[
:6  %smpl_V_load_1 = load i18* %smpl_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="smpl_V_load_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="33" op_0_bw="18">
<![CDATA[
:7  %OP2_V_cast_cast = sext i18 %smpl_V_load_1 to i33

]]></node>
<StgValue><ssdm name="OP2_V_cast_cast"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="3" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:8  %r_V = mul i33 %OP2_V_cast_cast, %OP1_V_cast_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="2" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:8  %r_V = mul i33 %OP2_V_cast_cast, %OP1_V_cast_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:8  %r_V = mul i33 %OP2_V_cast_cast, %OP1_V_cast_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="39" op_0_bw="33">
<![CDATA[
:9  %tmp_9_cast = sext i33 %r_V to i39

]]></node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:10  %accu_V = add i39 %p_Val2_s, %tmp_9_cast

]]></node>
<StgValue><ssdm name="accu_V"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="18" op_0_bw="18" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %p_Val2_1 = call i18 @_ssdm_op_PartSelect.i18.i39.i32.i32(i39 %p_Val2_s, i32 17, i32 34)

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
_ifconv:5  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_s, i32 34)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="18" op_0_bw="1">
<![CDATA[
_ifconv:9  %tmp_s = zext i1 %qb_assign_1 to i18

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:10  %p_Val2_2 = add i18 %p_Val2_1, %tmp_s

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ifconv:11  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_2, i32 17)

]]></node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %tmp_6 = xor i1 %newsignbit, true

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %carry = and i1 %tmp_15, %tmp_6

]]></node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
_ifconv:14  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_s, i32 35)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="3" op_0_bw="3" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15  %tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i39.i32.i32(i39 %p_Val2_s, i32 36, i32 38)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:16  %Range2_all_ones = icmp eq i3 %tmp_9, -1

]]></node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="4" op_0_bw="4" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17  %tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i39.i32.i32(i39 %p_Val2_s, i32 35, i32 38)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:18  %Range1_all_ones = icmp eq i4 %tmp_4, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:19  %Range1_all_zeros = icmp eq i4 %tmp_4, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:20  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %tmp_7 = xor i1 %tmp_18, true

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %p_41_i = and i1 %Range2_all_ones, %tmp_7

]]></node>
<StgValue><ssdm name="p_41_i"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:23  %deleted_ones = select i1 %carry, i1 %p_41_i, i1 %Range1_all_ones

]]></node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %p_38_i = and i1 %carry, %Range1_all_ones

]]></node>
<StgValue><ssdm name="p_38_i"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %p_not_i = xor i1 %deleted_zeros, true

]]></node>
<StgValue><ssdm name="p_not_i"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %brmerge_i = or i1 %newsignbit, %p_not_i

]]></node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

]]></node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %brmerge40_i = xor i1 %brmerge40_demorgan_i, true

]]></node>
<StgValue><ssdm name="brmerge40_i"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="17" op_0_bw="18">
<![CDATA[
_ifconv:32  %tmp_19 = trunc i18 %p_Val2_2 to i17

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:33  %tmp_5 = icmp eq i17 %tmp_19, 0

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %tmp_10 = or i1 %tmp_5, %brmerge40_i

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
_ifconv:0  %signbit = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_s, i32 38)

]]></node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %tmp_8 = xor i1 %p_38_i, true

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %tmp_3 = xor i1 %signbit, true

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %overflow = and i1 %brmerge_i, %tmp_3

]]></node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %tmp2 = and i1 %tmp_10, %tmp_8

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %underflow = and i1 %tmp2, %signbit

]]></node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %brmerge_i_i = or i1 %underflow, %overflow

]]></node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %underflow_2_not = xor i1 %underflow, true

]]></node>
<StgValue><ssdm name="underflow_2_not"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %brmerge = or i1 %overflow, %underflow_2_not

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:40  %p_Val2_5_mux = select i1 %brmerge_i_i, i18 131071, i18 %p_Val2_2

]]></node>
<StgValue><ssdm name="p_Val2_5_mux"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:41  %p_Val2_5 = select i1 %underflow, i18 -131071, i18 %p_Val2_2

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:42  %tmp_11 = select i1 %brmerge, i18 %p_Val2_5_mux, i18 %p_Val2_5

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:43  call void @_ssdm_op_Write.ap_auto.i18P(i18* %res_V, i18 %tmp_11)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0">
<![CDATA[
_ifconv:44  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
