Time resolution is 1 ps
$stop called at time : 102 ns : File "C:/Users/denis/Verilog_projects/Lab_9/project_2/project_2.srcs/sim_1/new/clock_generator_TB.v" Line 19
