

================================================================
== Vivado HLS Report for 'fc1'
================================================================
* Date:           Tue Jul  9 15:58:51 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20498|  20498|  20498|  20498|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  20328|  20328|       242|          -|          -|    84|    no    |
        | + Loop 1.1  |    240|    240|         2|          -|          -|   120|    no    |
        |- Loop 2     |    168|    168|         2|          -|          -|    84|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|    106|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        9|      -|      8|     15|    -|
|Multiplexer      |        -|      -|      -|     22|    -|
|Register         |        -|      -|     90|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        9|      1|     98|    143|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        7|      1|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |lenet_mac_muladd_fYi_U25  |lenet_mac_muladd_fYi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |FC1_B_V_U  |fc1_FC1_B_V  |        0|  8|  15|    0|    120|    8|     1|          960|
    |FC1_W_V_U  |fc1_FC1_W_V  |        9|  0|   0|    0|  10080|    9|     1|        90720|
    +-----------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |             |        9|  8|  15|    0|  10200|   17|     2|        91680|
    +-----------+-------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1117_fu_221_p2    |     +    |      0|  0|  15|          15|          15|
    |add_ln1495_fu_292_p2    |     +    |      0|  0|  15|          15|          15|
    |add_ln703_fu_286_p2     |     +    |      0|  0|  16|          16|          16|
    |i_4_fu_262_p2           |     +    |      0|  0|   7|           7|           1|
    |i_fu_159_p2             |     +    |      0|  0|   7|           7|           1|
    |j_fu_206_p2             |     +    |      0|  0|   7|           7|           1|
    |sub_ln1117_fu_194_p2    |     -    |      0|  0|  15|          15|          15|
    |icmp_ln198_fu_153_p2    |   icmp   |      0|  0|   3|           7|           7|
    |icmp_ln201_fu_200_p2    |   icmp   |      0|  0|   3|           7|           5|
    |icmp_ln207_fu_256_p2    |   icmp   |      0|  0|   3|           7|           7|
    |select_ln210_fu_306_p3  |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 106|         104|          84|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   4|          7|    1|          7|
    |i1_0_reg_142      |   3|          2|    7|         14|
    |i_0_reg_107       |   3|          2|    7|         14|
    |j_0_reg_131       |   3|          2|    7|         14|
    |out_V_address0    |   3|          4|    7|         28|
    |out_V_d0          |   3|          3|   16|         48|
    |p_Val2_9_reg_118  |   3|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  22|         22|   61|        157|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |i1_0_reg_142          |   7|   0|    7|          0|
    |i_0_reg_107           |   7|   0|    7|          0|
    |i_4_reg_372           |   7|   0|    7|          0|
    |i_reg_331             |   7|   0|    7|          0|
    |j_0_reg_131           |   7|   0|    7|          0|
    |j_reg_349             |   7|   0|    7|          0|
    |out_V_addr_2_reg_377  |   7|   0|    7|          0|
    |out_V_addr_reg_341    |   7|   0|    7|          0|
    |p_Val2_9_reg_118      |  16|   0|   16|          0|
    |sub_ln1117_reg_336    |  12|   0|   15|          3|
    +----------------------+----+----+-----+-----------+
    |Total                 |  90|   0|   93|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      fc1     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      fc1     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      fc1     | return value |
|out_V_address0     | out |    7|  ap_memory |     out_V    |     array    |
|out_V_ce0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0           | out |   16|  ap_memory |     out_V    |     array    |
|out_V_q0           |  in |   16|  ap_memory |     out_V    |     array    |
|Re_out_V_address0  | out |    7|  ap_memory |   Re_out_V   |     array    |
|Re_out_V_ce0       | out |    1|  ap_memory |   Re_out_V   |     array    |
|Re_out_V_q0        |  in |   16|  ap_memory |   Re_out_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

