|ddl_ctrlr
SEG_CLOCK <= inst48.DB_MAX_OUTPUT_PORT_TYPE
CLK40DES1 => PLL:inst2.inclk0
D_Str => TTCRX_SOFT_RESET_MODULE:inst66.DOUTSTR
D_Str => inst46.IN1
D_Str => TTCRX_CLEAR_BUSY_MODULE:inst1.DOUTSTR
SA[0] => TTC_COMMUNICATION:inst13.DATA_IN[8]
SA[1] => TTC_COMMUNICATION:inst13.DATA_IN[9]
SA[2] => TTC_COMMUNICATION:inst13.DATA_IN[10]
SA[3] => TTC_COMMUNICATION:inst13.DATA_IN[11]
SA[4] => TTCRX_SOFT_RESET_MODULE:inst66.ADDRESS[0]
SA[4] => TTC_COMMUNICATION:inst13.ADDRESS[0]
SA[4] => TTCRX_CLEAR_BUSY_MODULE:inst1.ADDRESS[0]
SA[5] => TTCRX_SOFT_RESET_MODULE:inst66.ADDRESS[1]
SA[5] => TTC_COMMUNICATION:inst13.ADDRESS[1]
SA[5] => TTCRX_CLEAR_BUSY_MODULE:inst1.ADDRESS[1]
SA[6] => TTCRX_SOFT_RESET_MODULE:inst66.ADDRESS[2]
SA[6] => TTC_COMMUNICATION:inst13.ADDRESS[2]
SA[6] => TTCRX_CLEAR_BUSY_MODULE:inst1.ADDRESS[2]
SA[7] => TTCRX_SOFT_RESET_MODULE:inst66.ADDRESS[3]
SA[7] => TTC_COMMUNICATION:inst13.ADDRESS[3]
SA[7] => TTCRX_CLEAR_BUSY_MODULE:inst1.ADDRESS[3]
DQ[0] => TTCRX_SOFT_RESET_MODULE:inst66.DQ[0]
DQ[0] => TTC_COMMUNICATION:inst13.DQ[0]
DQ[0] => TTCRX_CLEAR_BUSY_MODULE:inst1.DQ[0]
DQ[1] => TTCRX_SOFT_RESET_MODULE:inst66.DQ[1]
DQ[1] => TTC_COMMUNICATION:inst13.DQ[1]
DQ[1] => TTCRX_CLEAR_BUSY_MODULE:inst1.DQ[1]
DQ[2] => TTCRX_SOFT_RESET_MODULE:inst66.DQ[2]
DQ[2] => TTC_COMMUNICATION:inst13.DQ[2]
DQ[2] => TTCRX_CLEAR_BUSY_MODULE:inst1.DQ[2]
DQ[3] => TTCRX_SOFT_RESET_MODULE:inst66.DQ[3]
DQ[3] => TTC_COMMUNICATION:inst13.DQ[3]
DQ[3] => TTCRX_CLEAR_BUSY_MODULE:inst1.DQ[3]
fbD[0] <> 87[0]
fbD[0] <> DDL_SOFT_RESET_MODULE:inst7.fbD[0]
fbD[0] <> ddlctrlr:inst.fbD[0]
fbD[0] <> header:inst15.fbD[0]
fbD[1] <> 87[1]
fbD[1] <> DDL_SOFT_RESET_MODULE:inst7.fbD[1]
fbD[1] <> ddlctrlr:inst.fbD[1]
fbD[1] <> header:inst15.fbD[1]
fbD[2] <> 87[2]
fbD[2] <> DDL_SOFT_RESET_MODULE:inst7.fbD[2]
fbD[2] <> ddlctrlr:inst.fbD[2]
fbD[2] <> header:inst15.fbD[2]
fbD[3] <> 87[3]
fbD[3] <> DDL_SOFT_RESET_MODULE:inst7.fbD[3]
fbD[3] <> ddlctrlr:inst.fbD[3]
fbD[3] <> header:inst15.fbD[3]
fbD[4] <> 87[4]
fbD[4] <> DDL_SOFT_RESET_MODULE:inst7.fbD[4]
fbD[4] <> ddlctrlr:inst.fbD[4]
fbD[4] <> header:inst15.fbD[4]
fbD[5] <> 87[5]
fbD[5] <> DDL_SOFT_RESET_MODULE:inst7.fbD[5]
fbD[5] <> ddlctrlr:inst.fbD[5]
fbD[5] <> header:inst15.fbD[5]
fbD[6] <> 87[6]
fbD[6] <> DDL_SOFT_RESET_MODULE:inst7.fbD[6]
fbD[6] <> ddlctrlr:inst.fbD[6]
fbD[6] <> header:inst15.fbD[6]
fbD[7] <> 87[7]
fbD[7] <> DDL_SOFT_RESET_MODULE:inst7.fbD[7]
fbD[7] <> ddlctrlr:inst.fbD[7]
fbD[7] <> header:inst15.fbD[7]
fbD[8] <> 87[8]
fbD[8] <> DDL_SOFT_RESET_MODULE:inst7.fbD[8]
fbD[8] <> ddlctrlr:inst.fbD[8]
fbD[8] <> header:inst15.fbD[8]
fbD[9] <> 87[9]
fbD[9] <> DDL_SOFT_RESET_MODULE:inst7.fbD[9]
fbD[9] <> ddlctrlr:inst.fbD[9]
fbD[9] <> header:inst15.fbD[9]
fbD[10] <> 87[10]
fbD[10] <> DDL_SOFT_RESET_MODULE:inst7.fbD[10]
fbD[10] <> ddlctrlr:inst.fbD[10]
fbD[10] <> header:inst15.fbD[10]
fbD[11] <> 87[11]
fbD[11] <> DDL_SOFT_RESET_MODULE:inst7.fbD[11]
fbD[11] <> ddlctrlr:inst.fbD[11]
fbD[11] <> header:inst15.fbD[11]
fbD[12] <> 87[12]
fbD[12] <> DDL_SOFT_RESET_MODULE:inst7.fbD[12]
fbD[12] <> ddlctrlr:inst.fbD[12]
fbD[12] <> header:inst15.fbD[12]
fbD[13] <> 87[13]
fbD[13] <> DDL_SOFT_RESET_MODULE:inst7.fbD[13]
fbD[13] <> ddlctrlr:inst.fbD[13]
fbD[13] <> header:inst15.fbD[13]
fbD[14] <> 87[14]
fbD[14] <> DDL_SOFT_RESET_MODULE:inst7.fbD[14]
fbD[14] <> ddlctrlr:inst.fbD[14]
fbD[14] <> header:inst15.fbD[14]
fbD[15] <> 87[15]
fbD[15] <> DDL_SOFT_RESET_MODULE:inst7.fbD[15]
fbD[15] <> ddlctrlr:inst.fbD[15]
fbD[15] <> header:inst15.fbD[15]
fbD[16] <> 87[16]
fbD[16] <> DDL_SOFT_RESET_MODULE:inst7.fbD[16]
fbD[16] <> ddlctrlr:inst.fbD[16]
fbD[16] <> header:inst15.fbD[16]
fbD[17] <> 87[17]
fbD[17] <> DDL_SOFT_RESET_MODULE:inst7.fbD[17]
fbD[17] <> ddlctrlr:inst.fbD[17]
fbD[17] <> header:inst15.fbD[17]
fbD[18] <> 87[18]
fbD[18] <> DDL_SOFT_RESET_MODULE:inst7.fbD[18]
fbD[18] <> ddlctrlr:inst.fbD[18]
fbD[18] <> header:inst15.fbD[18]
fbD[19] <> 87[19]
fbD[19] <> DDL_SOFT_RESET_MODULE:inst7.fbD[19]
fbD[19] <> ddlctrlr:inst.fbD[19]
fbD[19] <> header:inst15.fbD[19]
fbD[20] <> 87[20]
fbD[20] <> DDL_SOFT_RESET_MODULE:inst7.fbD[20]
fbD[20] <> ddlctrlr:inst.fbD[20]
fbD[20] <> header:inst15.fbD[20]
fbD[21] <> 87[21]
fbD[21] <> DDL_SOFT_RESET_MODULE:inst7.fbD[21]
fbD[21] <> ddlctrlr:inst.fbD[21]
fbD[21] <> header:inst15.fbD[21]
fbD[22] <> 87[22]
fbD[22] <> DDL_SOFT_RESET_MODULE:inst7.fbD[22]
fbD[22] <> ddlctrlr:inst.fbD[22]
fbD[22] <> header:inst15.fbD[22]
fbD[23] <> 87[23]
fbD[23] <> DDL_SOFT_RESET_MODULE:inst7.fbD[23]
fbD[23] <> ddlctrlr:inst.fbD[23]
fbD[23] <> header:inst15.fbD[23]
fbD[24] <> 87[24]
fbD[24] <> DDL_SOFT_RESET_MODULE:inst7.fbD[24]
fbD[24] <> ddlctrlr:inst.fbD[24]
fbD[24] <> header:inst15.fbD[24]
fbD[25] <> 87[25]
fbD[25] <> DDL_SOFT_RESET_MODULE:inst7.fbD[25]
fbD[25] <> ddlctrlr:inst.fbD[25]
fbD[25] <> header:inst15.fbD[25]
fbD[26] <> 87[26]
fbD[26] <> DDL_SOFT_RESET_MODULE:inst7.fbD[26]
fbD[26] <> ddlctrlr:inst.fbD[26]
fbD[26] <> header:inst15.fbD[26]
fbD[27] <> 87[27]
fbD[27] <> DDL_SOFT_RESET_MODULE:inst7.fbD[27]
fbD[27] <> ddlctrlr:inst.fbD[27]
fbD[27] <> header:inst15.fbD[27]
fbD[28] <> 87[28]
fbD[28] <> DDL_SOFT_RESET_MODULE:inst7.fbD[28]
fbD[28] <> ddlctrlr:inst.fbD[28]
fbD[28] <> header:inst15.fbD[28]
fbD[29] <> 87[29]
fbD[29] <> DDL_SOFT_RESET_MODULE:inst7.fbD[29]
fbD[29] <> ddlctrlr:inst.fbD[29]
fbD[29] <> header:inst15.fbD[29]
fbD[30] <> 87[30]
fbD[30] <> DDL_SOFT_RESET_MODULE:inst7.fbD[30]
fbD[30] <> ddlctrlr:inst.fbD[30]
fbD[30] <> header:inst15.fbD[30]
fbD[31] <> 87[31]
fbD[31] <> DDL_SOFT_RESET_MODULE:inst7.fbD[31]
fbD[31] <> ddlctrlr:inst.fbD[31]
fbD[31] <> header:inst15.fbD[31]
fiBENn => AUTO_RESET_MODULE:inst54.fiBENn
fiBENn => ddlctrlr:inst.fiBENn
fiDIR => AUTO_RESET_MODULE:inst54.fiDIR
fiDIR => ddlctrlr:inst.fiDIR
BCNTSTR => TTC_COMMUNICATION:inst13.BCNTSTR
L1A => inst47.IN1
L0_EXT_LVDS => inst51.IN0
BCNT[0] => TTC_COMMUNICATION:inst13.BCNT[0]
BCNT[1] => TTC_COMMUNICATION:inst13.BCNT[1]
BCNT[2] => TTC_COMMUNICATION:inst13.BCNT[2]
BCNT[3] => TTC_COMMUNICATION:inst13.BCNT[3]
BCNT[4] => TTC_COMMUNICATION:inst13.BCNT[4]
BCNT[5] => TTC_COMMUNICATION:inst13.BCNT[5]
BCNT[6] => TTC_COMMUNICATION:inst13.BCNT[6]
BCNT[7] => TTC_COMMUNICATION:inst13.BCNT[7]
BCNT[8] => TTC_COMMUNICATION:inst13.BCNT[8]
BCNT[9] => TTC_COMMUNICATION:inst13.BCNT[9]
BCNT[10] => TTC_COMMUNICATION:inst13.BCNT[10]
BCNT[11] => TTC_COMMUNICATION:inst13.BCNT[11]
D[0] => TTC_COMMUNICATION:inst13.DATA_IN[0]
D[1] => TTC_COMMUNICATION:inst13.DATA_IN[1]
D[2] => TTC_COMMUNICATION:inst13.DATA_IN[2]
D[3] => TTC_COMMUNICATION:inst13.DATA_IN[3]
D[4] => TTC_COMMUNICATION:inst13.DATA_IN[4]
D[5] => TTC_COMMUNICATION:inst13.DATA_IN[5]
D[6] => TTC_COMMUNICATION:inst13.DATA_IN[6]
D[7] => TTC_COMMUNICATION:inst13.DATA_IN[7]
fiLFn => inst30.DATAIN
fbCTRLn <> 72
fbTENn <> 71
foCLK <= inst69.DB_MAX_OUTPUT_PORT_TYPE
LOC_CSn <= ddlctrlr:inst.LOC_CSn
SEG_TRIG <= inst71.DB_MAX_OUTPUT_PORT_TYPE
BUSY <= inst59.DB_MAX_OUTPUT_PORT_TYPE
TTC_READY => inst62.IN0
SPARE_LVDS <= <GND>
G_SPARE1 <= <GND>
G_SPARE2 <= <GND>
TRIG_LED <= inst16.DB_MAX_OUTPUT_PORT_TYPE
ACCESS_LED <= inst29.DB_MAX_OUTPUT_PORT_TYPE
foBSYn <= fo_BSYn.DB_MAX_OUTPUT_PORT_TYPE
LOC_Rn/W <= ddlctrlr:inst.LOC_Rn/W
Aout <= inst22.DB_MAX_OUTPUT_PORT_TYPE
L0_EXT_NIM => inst22.DATAIN
Bout <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Cout <= inst31.DB_MAX_OUTPUT_PORT_TYPE
L2_EXT => inst31.DATAIN
Dout <= inst32.DB_MAX_OUTPUT_PORT_TYPE
EXT_RESET => inst32.DATAIN
RESETn_to_SEGMENT <= inst65.DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[0] <= DATA_ADD[0].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[1] <= DATA_ADD[1].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[2] <= DATA_ADD[2].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[3] <= DATA_ADD[3].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[4] <= DATA_ADD[4].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[5] <= DATA_ADD[5].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[6] <= DATA_ADD[6].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[7] <= DATA_ADD[7].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[8] <= inst27[0].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[9] <= inst27[1].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[10] <= inst27[2].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[11] <= inst27[3].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[12] <= inst27[4].DB_MAX_OUTPUT_PORT_TYPE


|ddl_ctrlr|ddlctrlr:inst
RESETn => RCB_SM~1.IN0
RESETn => _.IN0
RESETn => SEGMENT_CNT[1].IN1
RESETn => SEGMENT_WORD_CNT[11].IN1
RESETn => CLR_BUSY_CNT[5].IN1
RESETn => ZERO_SUPP_COLUMN_CNT[3].IN1
RESETn => LOCAL_SM~0.IN0
RESETn => LOCAL_STATUS[18].IN1
RESETn => _.IN1
RESETn => WORD_NR_CNT[9].IN1
RESETn => WRITE_fbTEN.IN1
RESETn => WORD_NR[9].IN1
RESETn => START_DEBUG.ACLR
RESETn => FE_REG[31].ACLR
RESETn => FE_REG[30].ACLR
RESETn => FE_REG[29].ACLR
RESETn => FE_REG[28].ACLR
RESETn => FE_REG[27].ACLR
RESETn => FE_REG[26].ACLR
RESETn => FE_REG[25].ACLR
RESETn => FE_REG[24].ACLR
RESETn => FE_REG[23].ACLR
RESETn => FE_REG[22].ACLR
RESETn => FE_REG[21].ACLR
RESETn => FE_REG[20].ACLR
RESETn => FE_REG[19].ACLR
RESETn => FE_REG[18].ACLR
RESETn => FE_REG[17].ACLR
RESETn => FE_REG[16].ACLR
RESETn => FE_REG[15].ACLR
RESETn => FE_REG[14].ACLR
RESETn => FE_REG[13].ACLR
RESETn => FE_REG[12].ACLR
RESETn => FE_REG[11].ACLR
RESETn => FE_REG[10].ACLR
RESETn => FE_REG[9].ACLR
RESETn => FE_REG[8].ACLR
RESETn => FE_REG[7].ACLR
RESETn => FE_REG[6].ACLR
RESETn => FE_REG[5].ACLR
RESETn => FE_REG[4].ACLR
RESETn => FE_REG[3].ACLR
RESETn => FE_REG[2].ACLR
RESETn => FE_REG[1].ACLR
RESETn => FE_REG[0].ACLR
RESETn => RCB_STATUS[8].ACLR
RESETn => RCB_STATUS[7].ACLR
RESETn => RCB_STATUS[6].ACLR
RESETn => RCB_STATUS[5].ACLR
RESETn => RCB_STATUS[4].ACLR
RESETn => RCB_STATUS[3].ACLR
RESETn => RCB_STATUS[2].ACLR
RESETn => RCB_STATUS[1].ACLR
RESETn => RCB_STATUS[0].ACLR
RESETn => ID_CODE[3].ACLR
RESETn => ID_CODE[2].ACLR
RESETn => ID_CODE[1].ACLR
RESETn => ID_CODE[0].ACLR
RESETn => CONFIG_REG[3].ACLR
RESETn => CONFIG_REG[2].ACLR
RESETn => CONFIG_REG[1].ACLR
RESETn => CONFIG_REG[0].ACLR
RESETn => LOCAL_DEC_CMD.ACLR
RESETn => READ_STATUS.ACLR
RESETn => LOCAL_DATA_READ.ACLR
RESETn => ENA_L2LOOP~reg.ACLR
RESETn => LOCAL_SEGMENT_SEL.ACLR
RESETn => DAQ_FLAG.ACLR
RESETn => DDL_SOFT_BUSY_RESET~reg.ACLR
RESETn => ZERO_SUPP_MEMO.ACLR
RESETn => LOCAL_ZERO_SUPP.ACLR
RESETn => ENA_REG.ACLR
RESETn => WR_ERR_FLAG.ACLR
CLOCK => RCB_SM~0.IN0
CLOCK => RCB_STATUS[8].IN0
CLOCK => LOCAL_DATA_READ.IN0
CLOCK => ENA_L2LOOP~reg.IN0
CLOCK => LOCAL_DEC_CMD.IN0
CLOCK => READ_STATUS.IN0
CLOCK => _.IN0
CLOCK => _.IN0
CLOCK => _.IN0
CLOCK => START_DEBUG.CLK
CLOCK => FE_REG[31].CLK
CLOCK => FE_REG[30].CLK
CLOCK => FE_REG[29].CLK
CLOCK => FE_REG[28].CLK
CLOCK => FE_REG[27].CLK
CLOCK => FE_REG[26].CLK
CLOCK => FE_REG[25].CLK
CLOCK => FE_REG[24].CLK
CLOCK => FE_REG[23].CLK
CLOCK => FE_REG[22].CLK
CLOCK => FE_REG[21].CLK
CLOCK => FE_REG[20].CLK
CLOCK => FE_REG[19].CLK
CLOCK => FE_REG[18].CLK
CLOCK => FE_REG[17].CLK
CLOCK => FE_REG[16].CLK
CLOCK => FE_REG[15].CLK
CLOCK => FE_REG[14].CLK
CLOCK => FE_REG[13].CLK
CLOCK => FE_REG[12].CLK
CLOCK => FE_REG[11].CLK
CLOCK => FE_REG[10].CLK
CLOCK => FE_REG[9].CLK
CLOCK => FE_REG[8].CLK
CLOCK => FE_REG[7].CLK
CLOCK => FE_REG[6].CLK
CLOCK => FE_REG[5].CLK
CLOCK => FE_REG[4].CLK
CLOCK => FE_REG[3].CLK
CLOCK => FE_REG[2].CLK
CLOCK => FE_REG[1].CLK
CLOCK => FE_REG[0].CLK
CLOCK => CMD_DEC_REG[7].CLK
CLOCK => CMD_DEC_REG[6].CLK
CLOCK => CMD_DEC_REG[5].CLK
CLOCK => CMD_DEC_REG[4].CLK
CLOCK => CMD_DEC_REG[3].CLK
CLOCK => CMD_DEC_REG[2].CLK
CLOCK => CMD_DEC_REG[1].CLK
CLOCK => CMD_DEC_REG[0].CLK
CLOCK => ID_CODE[3].CLK
CLOCK => ID_CODE[2].CLK
CLOCK => ID_CODE[1].CLK
CLOCK => ID_CODE[0].CLK
CLOCK => CONFIG_REG[3].CLK
CLOCK => CONFIG_REG[2].CLK
CLOCK => CONFIG_REG[1].CLK
CLOCK => CONFIG_REG[0].CLK
CLOCK => SEGMENT_CNT[1].CLK
CLOCK => SEGMENT_CNT[0].CLK
CLOCK => SEGMENT_WORD_CNT[11].CLK
CLOCK => SEGMENT_WORD_CNT[10].CLK
CLOCK => SEGMENT_WORD_CNT[9].CLK
CLOCK => SEGMENT_WORD_CNT[8].CLK
CLOCK => SEGMENT_WORD_CNT[7].CLK
CLOCK => SEGMENT_WORD_CNT[6].CLK
CLOCK => SEGMENT_WORD_CNT[5].CLK
CLOCK => SEGMENT_WORD_CNT[4].CLK
CLOCK => SEGMENT_WORD_CNT[3].CLK
CLOCK => SEGMENT_WORD_CNT[2].CLK
CLOCK => SEGMENT_WORD_CNT[1].CLK
CLOCK => SEGMENT_WORD_CNT[0].CLK
CLOCK => L1A_LATENCY[7]~reg.CLK
CLOCK => L1A_LATENCY[6]~reg.CLK
CLOCK => L1A_LATENCY[5]~reg.CLK
CLOCK => L1A_LATENCY[4]~reg.CLK
CLOCK => L1A_LATENCY[3]~reg.CLK
CLOCK => L1A_LATENCY[2]~reg.CLK
CLOCK => L1A_LATENCY[1]~reg.CLK
CLOCK => L1A_LATENCY[0]~reg.CLK
CLOCK => ERROR_BIT_ENA~reg.CLK
CLOCK => HMPID_CDH_ENA~reg.CLK
CLOCK => CMD_CLR[1].CLK
CLOCK => CMD_CLR[0].CLK
CLOCK => LOCAL_SEGMENT_SEL.CLK
CLOCK => DAQ_FLAG.CLK
CLOCK => DDL_SOFT_BUSY_RESET~reg.CLK
CLOCK => L0_DELAY_VALUE[7]~reg.CLK
CLOCK => L0_DELAY_VALUE[6]~reg.CLK
CLOCK => L0_DELAY_VALUE[5]~reg.CLK
CLOCK => L0_DELAY_VALUE[4]~reg.CLK
CLOCK => L0_DELAY_VALUE[3]~reg.CLK
CLOCK => L0_DELAY_VALUE[2]~reg.CLK
CLOCK => L0_DELAY_VALUE[1]~reg.CLK
CLOCK => L0_DELAY_VALUE[0]~reg.CLK
CLOCK => CLR_BUSY_CNT[5].CLK
CLOCK => CLR_BUSY_CNT[4].CLK
CLOCK => CLR_BUSY_CNT[3].CLK
CLOCK => CLR_BUSY_CNT[2].CLK
CLOCK => CLR_BUSY_CNT[1].CLK
CLOCK => CLR_BUSY_CNT[0].CLK
CLOCK => LOCAL_ZERO_SUPP.CLK
CLOCK => ZERO_SUPP_COLUMN_CNT[3].CLK
CLOCK => ZERO_SUPP_COLUMN_CNT[2].CLK
CLOCK => ZERO_SUPP_COLUMN_CNT[1].CLK
CLOCK => ZERO_SUPP_COLUMN_CNT[0].CLK
CLOCK => ENA_REG.CLK
CLOCK => WR_ERR_FLAG.CLK
CLOCK10 => WORD_NR_CNT[9].IN0
CLOCK10 => _.IN0
CLOCK10 => _.IN0
CLOCK10 => _.IN0
CLOCK10 => _.IN0
CLOCK10 => _.IN0
CLOCK10 => _.IN0
CLOCK10 => _.IN0
CLOCK10 => _.IN0
CLOCK10 => _.IN0
CLOCK10 => _.IN0
CLOCK10 => LOCAL_STATUS[18].CLK
CLOCK10 => LOCAL_STATUS[17].CLK
CLOCK10 => LOCAL_STATUS[16].CLK
CLOCK10 => LOCAL_STATUS[15].CLK
CLOCK10 => LOCAL_STATUS[14].CLK
CLOCK10 => LOCAL_STATUS[13].CLK
CLOCK10 => LOCAL_STATUS[12].CLK
CLOCK10 => LOCAL_STATUS[11].CLK
CLOCK10 => LOCAL_STATUS[10].CLK
CLOCK10 => LOCAL_STATUS[9].CLK
CLOCK10 => LOCAL_STATUS[8].CLK
CLOCK10 => LOCAL_STATUS[7].CLK
CLOCK10 => LOCAL_STATUS[6].CLK
CLOCK10 => LOCAL_STATUS[5].CLK
CLOCK10 => LOCAL_STATUS[4].CLK
CLOCK10 => LOCAL_STATUS[3].CLK
CLOCK10 => LOCAL_STATUS[2].CLK
CLOCK10 => LOCAL_STATUS[1].CLK
CLOCK10 => LOCAL_STATUS[0].CLK
CLOCK10 => COLUMN_CNT[3].CLK
CLOCK10 => COLUMN_CNT[2].CLK
CLOCK10 => COLUMN_CNT[1].CLK
CLOCK10 => COLUMN_CNT[0].CLK
CLOCK10 => WRITE_fbTEN.CLK
CLOCK10 => ZERO_SUPP_MEMO.CLK
CLOCK10 => LOCAL_SM.IN1
CLOCK20 => WORD_NR[9].CLK
CLOCK20 => WORD_NR[8].CLK
CLOCK20 => WORD_NR[7].CLK
CLOCK20 => WORD_NR[6].CLK
CLOCK20 => WORD_NR[5].CLK
CLOCK20 => WORD_NR[4].CLK
CLOCK20 => WORD_NR[3].CLK
CLOCK20 => WORD_NR[2].CLK
CLOCK20 => WORD_NR[1].CLK
CLOCK20 => WORD_NR[0].CLK
SEQ_ERR_FLAG => _.IN1
SEQ_ERR_FLAG => _.IN0
L2_EXT => _.IN1
fiDIR => _.IN1
fiDIR => _.IN1
fiDIR => _.IN1
fiBENn => _.IN0
fiBENn => _.IN1
fiBENn => _.IN0
fiBENn => _.IN0
fiLFn => _.IN0
fiLFn => _.IN0
fiLFn => _.IN0
fb_CTRLn => _.IN0
fb_CTRLn => _.IN1
fb_CTRLn => _.IN1
fb_TENn => _.IN0
fb_TENn => _.IN0
fb_TENn => _.IN0
fb_TENn => _.IN0
FIFO_NMBR[0] => _.IN9
FIFO_NMBR[1] => _.IN0
FIFO_NMBR[2] => _.IN0
FIFO_NMBR[3] => _.IN0
FIFO_NMBR[4] => _.IN0
FIFO_NMBR[5] => _.IN0
FIFO_NMBR[6] => _.IN0
FIFO_NMBR[7] => _.IN2
FIFO_NMBR[8] => _.IN0
FIFO_NMBR[9] => _.IN0
EMPTY_FIFO => _.IN1
EMPTY_FIFO => _.IN0
END_HEADER_WR => _.IN1
fbD[0] <> fbDtri[0]
fbD[1] <> fbDtri[1]
fbD[2] <> fbDtri[2]
fbD[3] <> fbDtri[3]
fbD[4] <> fbDtri[4]
fbD[5] <> fbDtri[5]
fbD[6] <> fbDtri[6]
fbD[7] <> fbDtri[7]
fbD[8] <> fbDtri[8]
fbD[9] <> fbDtri[9]
fbD[10] <> fbDtri[10]
fbD[11] <> fbDtri[11]
fbD[12] <> fbDtri[12]
fbD[13] <> fbDtri[13]
fbD[14] <> fbDtri[14]
fbD[15] <> fbDtri[15]
fbD[16] <> fbDtri[16]
fbD[17] <> fbDtri[17]
fbD[18] <> fbDtri[18]
fbD[19] <> fbDtri[19]
fbD[20] <> fbDtri[20]
fbD[21] <> fbDtri[21]
fbD[22] <> fbDtri[22]
fbD[23] <> fbDtri[23]
fbD[24] <> fbDtri[24]
fbD[25] <> fbDtri[25]
fbD[26] <> fbDtri[26]
fbD[27] <> fbDtri[27]
fbD[28] <> fbDtri[28]
fbD[29] <> fbDtri[29]
fbD[30] <> fbDtri[30]
fbD[31] <> fbDtri[31]
fo_BSYn <= fo_BSYn.DB_MAX_OUTPUT_PORT_TYPE
SIU_TRI_ctrl <= SIU_TRI_ctrl.DB_MAX_OUTPUT_PORT_TYPE
int_fbCTRLn <= int_fbCTRLn.DB_MAX_OUTPUT_PORT_TYPE
int_fbTENn <= int_fbTENn.DB_MAX_OUTPUT_PORT_TYPE
LOC_CSn <= LOC_CSn.DB_MAX_OUTPUT_PORT_TYPE
LOC_Rn/W <= LOC_Rn/W.DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[0] <= DATABUS_ADD[0].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[1] <= DATABUS_ADD[1].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[2] <= DATABUS_ADD[2].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[3] <= DATABUS_ADD[3].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[4] <= DATABUS_ADD[4].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[5] <= DATABUS_ADD[5].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[6] <= DATABUS_ADD[6].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[7] <= DATABUS_ADD[7].DB_MAX_OUTPUT_PORT_TYPE
DATABUS_ADD[8] <= <GND>
DATABUS_ADD[9] <= <GND>
DATABUS_ADD[10] <= <GND>
DATABUS_ADD[11] <= <GND>
DATABUS_ADD[12] <= <GND>
DISABLE_CLOCK_20 <= DISABLE_CLOCK_20.DB_MAX_OUTPUT_PORT_TYPE
WR_FIFO <= WR_FIFO.DB_MAX_OUTPUT_PORT_TYPE
RD_FIFO <= RD_FIFO.DB_MAX_OUTPUT_PORT_TYPE
FIFO_CLK <= FIFO_CLK.DB_MAX_OUTPUT_PORT_TYPE
FIFO_CLR <= FIFO_CLR.DB_MAX_OUTPUT_PORT_TYPE
FIFO_DATA_ENABLE <= FIFO_DATA_ENABLE.DB_MAX_OUTPUT_PORT_TYPE
HEADER_ENA <= HEADER_ENA.DB_MAX_OUTPUT_PORT_TYPE
HMPID_CDH_ENA <= HMPID_CDH_ENA~reg.DB_MAX_OUTPUT_PORT_TYPE
CLEAR_BUSY <= CLEAR_BUSY.DB_MAX_OUTPUT_PORT_TYPE
FECTRL <= FECTRL$wire.DB_MAX_OUTPUT_PORT_TYPE
DDL_SOFT_BUSY_RESET <= DDL_SOFT_BUSY_RESET~reg.DB_MAX_OUTPUT_PORT_TYPE
RST_SEQ_ERR_FLAG <= RST_SEQ_ERR_FLAG.DB_MAX_OUTPUT_PORT_TYPE
L1A_LATENCY[0] <= L1A_LATENCY[0]~reg.DB_MAX_OUTPUT_PORT_TYPE
L1A_LATENCY[1] <= L1A_LATENCY[1]~reg.DB_MAX_OUTPUT_PORT_TYPE
L1A_LATENCY[2] <= L1A_LATENCY[2]~reg.DB_MAX_OUTPUT_PORT_TYPE
L1A_LATENCY[3] <= L1A_LATENCY[3]~reg.DB_MAX_OUTPUT_PORT_TYPE
L1A_LATENCY[4] <= L1A_LATENCY[4]~reg.DB_MAX_OUTPUT_PORT_TYPE
L1A_LATENCY[5] <= L1A_LATENCY[5]~reg.DB_MAX_OUTPUT_PORT_TYPE
L1A_LATENCY[6] <= L1A_LATENCY[6]~reg.DB_MAX_OUTPUT_PORT_TYPE
L1A_LATENCY[7] <= L1A_LATENCY[7]~reg.DB_MAX_OUTPUT_PORT_TYPE
ERROR_BIT_ENA <= ERROR_BIT_ENA~reg.DB_MAX_OUTPUT_PORT_TYPE
ENA_L2LOOP <= ENA_L2LOOP~reg.DB_MAX_OUTPUT_PORT_TYPE
L0_DELAY_VALUE[0] <= L0_DELAY_VALUE[0]~reg.DB_MAX_OUTPUT_PORT_TYPE
L0_DELAY_VALUE[1] <= L0_DELAY_VALUE[1]~reg.DB_MAX_OUTPUT_PORT_TYPE
L0_DELAY_VALUE[2] <= L0_DELAY_VALUE[2]~reg.DB_MAX_OUTPUT_PORT_TYPE
L0_DELAY_VALUE[3] <= L0_DELAY_VALUE[3]~reg.DB_MAX_OUTPUT_PORT_TYPE
L0_DELAY_VALUE[4] <= L0_DELAY_VALUE[4]~reg.DB_MAX_OUTPUT_PORT_TYPE
L0_DELAY_VALUE[5] <= L0_DELAY_VALUE[5]~reg.DB_MAX_OUTPUT_PORT_TYPE
L0_DELAY_VALUE[6] <= L0_DELAY_VALUE[6]~reg.DB_MAX_OUTPUT_PORT_TYPE
L0_DELAY_VALUE[7] <= L0_DELAY_VALUE[7]~reg.DB_MAX_OUTPUT_PORT_TYPE
LOCAL_STATE[0] <= LOCAL_STATE[0].DB_MAX_OUTPUT_PORT_TYPE
LOCAL_STATE[1] <= LOCAL_STATE[1].DB_MAX_OUTPUT_PORT_TYPE
LOCAL_STATE[2] <= LOCAL_STATE[2].DB_MAX_OUTPUT_PORT_TYPE
LOCAL_STATE[3] <= LOCAL_STATE[3].DB_MAX_OUTPUT_PORT_TYPE
LOCAL_STATE[4] <= LOCAL_STATE[4].DB_MAX_OUTPUT_PORT_TYPE
LOCAL_STATE[5] <= LOCAL_STATE[5].DB_MAX_OUTPUT_PORT_TYPE
LOCAL_STATE[6] <= LOCAL_STATE[6].DB_MAX_OUTPUT_PORT_TYPE
LOCAL_STATE[7] <= LOCAL_STATE[7].DB_MAX_OUTPUT_PORT_TYPE
MAIN_STATE[0] <= MAIN_STATE[0].DB_MAX_OUTPUT_PORT_TYPE
MAIN_STATE[1] <= MAIN_STATE[1].DB_MAX_OUTPUT_PORT_TYPE
MAIN_STATE[2] <= MAIN_STATE[2].DB_MAX_OUTPUT_PORT_TYPE
MAIN_STATE[3] <= MAIN_STATE[3].DB_MAX_OUTPUT_PORT_TYPE
MAIN_STATE[4] <= MAIN_STATE[4].DB_MAX_OUTPUT_PORT_TYPE
MAIN_STATE[5] <= MAIN_STATE[5].DB_MAX_OUTPUT_PORT_TYPE
MAIN_STATE[6] <= MAIN_STATE[6].DB_MAX_OUTPUT_PORT_TYPE
MAIN_STATE[7] <= MAIN_STATE[7].DB_MAX_OUTPUT_PORT_TYPE


|ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst7
CLOCK => RESET_COUNTER[26].IN0
CLOCK => RESET_LENGHT_REG[7].IN0
CLOCK => FE_REG[31].CLK
CLOCK => FE_REG[30].CLK
CLOCK => FE_REG[29].CLK
CLOCK => FE_REG[28].CLK
CLOCK => FE_REG[27].CLK
CLOCK => FE_REG[26].CLK
CLOCK => FE_REG[25].CLK
CLOCK => FE_REG[24].CLK
CLOCK => FE_REG[23].CLK
CLOCK => FE_REG[22].CLK
CLOCK => FE_REG[21].CLK
CLOCK => FE_REG[20].CLK
CLOCK => FE_REG[19].CLK
CLOCK => FE_REG[18].CLK
CLOCK => FE_REG[17].CLK
CLOCK => FE_REG[16].CLK
CLOCK => FE_REG[15].CLK
CLOCK => FE_REG[14].CLK
CLOCK => FE_REG[13].CLK
CLOCK => FE_REG[12].CLK
CLOCK => FE_REG[11].CLK
CLOCK => FE_REG[10].CLK
CLOCK => FE_REG[9].CLK
CLOCK => FE_REG[8].CLK
CLOCK => FE_REG[7].CLK
CLOCK => FE_REG[6].CLK
CLOCK => FE_REG[5].CLK
CLOCK => FE_REG[4].CLK
CLOCK => FE_REG[3].CLK
CLOCK => FE_REG[2].CLK
CLOCK => FE_REG[1].CLK
CLOCK => FE_REG[0].CLK
CLOCK => RESET_SM.IN1
RESETn => RESET_COUNTER[26].IN0
RESETn => RESET_SM~0.IN0
RESETn => FE_REG[31].ACLR
RESETn => FE_REG[30].ACLR
RESETn => FE_REG[29].ACLR
RESETn => FE_REG[28].ACLR
RESETn => FE_REG[27].ACLR
RESETn => FE_REG[26].ACLR
RESETn => FE_REG[25].ACLR
RESETn => FE_REG[24].ACLR
RESETn => FE_REG[23].ACLR
RESETn => FE_REG[22].ACLR
RESETn => FE_REG[21].ACLR
RESETn => FE_REG[20].ACLR
RESETn => FE_REG[19].ACLR
RESETn => FE_REG[18].ACLR
RESETn => FE_REG[17].ACLR
RESETn => FE_REG[16].ACLR
RESETn => FE_REG[15].ACLR
RESETn => FE_REG[14].ACLR
RESETn => FE_REG[13].ACLR
RESETn => FE_REG[12].ACLR
RESETn => FE_REG[11].ACLR
RESETn => FE_REG[10].ACLR
RESETn => FE_REG[9].ACLR
RESETn => FE_REG[8].ACLR
RESETn => FE_REG[7].ACLR
RESETn => FE_REG[6].ACLR
RESETn => FE_REG[5].ACLR
RESETn => FE_REG[4].ACLR
RESETn => FE_REG[3].ACLR
RESETn => FE_REG[2].ACLR
RESETn => FE_REG[1].ACLR
RESETn => FE_REG[0].ACLR
RESETn => RESET_LENGHT_REG[7].ACLR
RESETn => RESET_LENGHT_REG[6].ACLR
RESETn => RESET_LENGHT_REG[5].ACLR
RESETn => RESET_LENGHT_REG[4].ACLR
RESETn => RESET_LENGHT_REG[3].ACLR
RESETn => RESET_LENGHT_REG[2].ACLR
RESETn => RESET_LENGHT_REG[1].ACLR
RESETn => RESET_LENGHT_REG[0].ACLR
DDL_RESETn <= DDL_RESETn.DB_MAX_OUTPUT_PORT_TYPE


|ddl_ctrlr|PLL:inst2
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c4 <= altpll:altpll_component.clk[4]


|ddl_ctrlr|PLL:inst2|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ddl_ctrlr|TTCRX_SOFT_RESET_MODULE:inst66
DQ[0] => _.IN0
DQ[1] => _.IN0
DQ[2] => _.IN0
DQ[3] => _.IN0
DOUTSTR => _.IN4
ADDRESS[0] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[2] => _.IN6
ADDRESS[3] => _.IN5
TTCRX_SOFT_RESETn <= TTCRX_SOFT_RESETn.DB_MAX_OUTPUT_PORT_TYPE


|ddl_ctrlr|AUTO_RESET_MODULE:inst54
CLOCK => AUTO_RESETn~reg.CLK
fiBENn => _.IN1
fiDIR => _.IN0
MAIN_STATE[0] => _.IN0
MAIN_STATE[1] => _.IN0
MAIN_STATE[2] => _.IN5
MAIN_STATE[3] => _.IN4
MAIN_STATE[4] => _.IN0
MAIN_STATE[5] => _.IN0
MAIN_STATE[6] => _.IN0
MAIN_STATE[7] => _.IN0
AUTO_RESETn <= AUTO_RESETn~reg.DB_MAX_OUTPUT_PORT_TYPE


|ddl_ctrlr|TTC_COMMUNICATION:inst13
CLOCK => DECODER_SM~0.IN0
CLOCK => L0_FLAG.IN0
CLOCK => L1_FLAG.IN0
CLOCK => L2a_FLAG.IN0
CLOCK => L2r_FLAG.IN0
CLOCK => L0_FLAG_DELAY1.IN0
CLOCK => L0_FLAG_DELAY2.IN0
CLOCK => L0_FLAG_DELAY3.IN0
CLOCK => L0_FLAG_DELAY4.IN0
CLOCK => L0_FLAG_DELAY5.IN0
CLOCK => L1_TIME_COUNTER[8].IN0
CLOCK => L2_TIMEOUT_COUNTER[15].IN0
CLOCK => ERROR_BIT_0.IN0
CLOCK => ERROR_BIT_1.IN0
CLOCK => ERROR_BIT_9.IN0
CLOCK => ERROR_BIT_10.IN0
CLOCK => ERROR_BIT_13.IN0
CLOCK => SEQ_ERR_FLAG~reg.IN0
CLOCK => L1_TRIG_MESSAGE[7].CLK
CLOCK => L1_TRIG_MESSAGE[6].CLK
CLOCK => L1_TRIG_MESSAGE[5].CLK
CLOCK => L1_TRIG_MESSAGE[4].CLK
CLOCK => L1_TRIG_MESSAGE[3].CLK
CLOCK => L1_TRIG_MESSAGE[2].CLK
CLOCK => L1_TRIG_MESSAGE[1].CLK
CLOCK => L1_TRIG_MESSAGE[0].CLK
CLOCK => BUNCH_CROSSING[11].CLK
CLOCK => BUNCH_CROSSING[10].CLK
CLOCK => BUNCH_CROSSING[9].CLK
CLOCK => BUNCH_CROSSING[8].CLK
CLOCK => BUNCH_CROSSING[7].CLK
CLOCK => BUNCH_CROSSING[6].CLK
CLOCK => BUNCH_CROSSING[5].CLK
CLOCK => BUNCH_CROSSING[4].CLK
CLOCK => BUNCH_CROSSING[3].CLK
CLOCK => BUNCH_CROSSING[2].CLK
CLOCK => BUNCH_CROSSING[1].CLK
CLOCK => BUNCH_CROSSING[0].CLK
CLOCK => EVENT_ID_1[11].CLK
CLOCK => EVENT_ID_1[10].CLK
CLOCK => EVENT_ID_1[9].CLK
CLOCK => EVENT_ID_1[8].CLK
CLOCK => EVENT_ID_1[7].CLK
CLOCK => EVENT_ID_1[6].CLK
CLOCK => EVENT_ID_1[5].CLK
CLOCK => EVENT_ID_1[4].CLK
CLOCK => EVENT_ID_1[3].CLK
CLOCK => EVENT_ID_1[2].CLK
CLOCK => EVENT_ID_1[1].CLK
CLOCK => EVENT_ID_1[0].CLK
CLOCK => EVENT_ID_2_HIGH[11].CLK
CLOCK => EVENT_ID_2_HIGH[10].CLK
CLOCK => EVENT_ID_2_HIGH[9].CLK
CLOCK => EVENT_ID_2_HIGH[8].CLK
CLOCK => EVENT_ID_2_HIGH[7].CLK
CLOCK => EVENT_ID_2_HIGH[6].CLK
CLOCK => EVENT_ID_2_HIGH[5].CLK
CLOCK => EVENT_ID_2_HIGH[4].CLK
CLOCK => EVENT_ID_2_HIGH[3].CLK
CLOCK => EVENT_ID_2_HIGH[2].CLK
CLOCK => EVENT_ID_2_HIGH[1].CLK
CLOCK => EVENT_ID_2_HIGH[0].CLK
CLOCK => EVENT_ID_2_LOW[11].CLK
CLOCK => EVENT_ID_2_LOW[10].CLK
CLOCK => EVENT_ID_2_LOW[9].CLK
CLOCK => EVENT_ID_2_LOW[8].CLK
CLOCK => EVENT_ID_2_LOW[7].CLK
CLOCK => EVENT_ID_2_LOW[6].CLK
CLOCK => EVENT_ID_2_LOW[5].CLK
CLOCK => EVENT_ID_2_LOW[4].CLK
CLOCK => EVENT_ID_2_LOW[3].CLK
CLOCK => EVENT_ID_2_LOW[2].CLK
CLOCK => EVENT_ID_2_LOW[1].CLK
CLOCK => EVENT_ID_2_LOW[0].CLK
CLOCK => TRIGGER_CLASSES_A[11].CLK
CLOCK => TRIGGER_CLASSES_A[10].CLK
CLOCK => TRIGGER_CLASSES_A[9].CLK
CLOCK => TRIGGER_CLASSES_A[8].CLK
CLOCK => TRIGGER_CLASSES_A[7].CLK
CLOCK => TRIGGER_CLASSES_A[6].CLK
CLOCK => TRIGGER_CLASSES_A[5].CLK
CLOCK => TRIGGER_CLASSES_A[4].CLK
CLOCK => TRIGGER_CLASSES_A[3].CLK
CLOCK => TRIGGER_CLASSES_A[2].CLK
CLOCK => TRIGGER_CLASSES_A[1].CLK
CLOCK => TRIGGER_CLASSES_A[0].CLK
CLOCK => TRIGGER_CLASSES_B[11].CLK
CLOCK => TRIGGER_CLASSES_B[10].CLK
CLOCK => TRIGGER_CLASSES_B[9].CLK
CLOCK => TRIGGER_CLASSES_B[8].CLK
CLOCK => TRIGGER_CLASSES_B[7].CLK
CLOCK => TRIGGER_CLASSES_B[6].CLK
CLOCK => TRIGGER_CLASSES_B[5].CLK
CLOCK => TRIGGER_CLASSES_B[4].CLK
CLOCK => TRIGGER_CLASSES_B[3].CLK
CLOCK => TRIGGER_CLASSES_B[2].CLK
CLOCK => TRIGGER_CLASSES_B[1].CLK
CLOCK => TRIGGER_CLASSES_B[0].CLK
CLOCK => TRIGGER_CLASSES_C[11].CLK
CLOCK => TRIGGER_CLASSES_C[10].CLK
CLOCK => TRIGGER_CLASSES_C[9].CLK
CLOCK => TRIGGER_CLASSES_C[8].CLK
CLOCK => TRIGGER_CLASSES_C[7].CLK
CLOCK => TRIGGER_CLASSES_C[6].CLK
CLOCK => TRIGGER_CLASSES_C[5].CLK
CLOCK => TRIGGER_CLASSES_C[4].CLK
CLOCK => TRIGGER_CLASSES_C[3].CLK
CLOCK => TRIGGER_CLASSES_C[2].CLK
CLOCK => TRIGGER_CLASSES_C[1].CLK
CLOCK => TRIGGER_CLASSES_C[0].CLK
CLOCK => TRIGGER_CLASSES_D[11].CLK
CLOCK => TRIGGER_CLASSES_D[10].CLK
CLOCK => TRIGGER_CLASSES_D[9].CLK
CLOCK => TRIGGER_CLASSES_D[8].CLK
CLOCK => TRIGGER_CLASSES_D[7].CLK
CLOCK => TRIGGER_CLASSES_D[6].CLK
CLOCK => TRIGGER_CLASSES_D[5].CLK
CLOCK => TRIGGER_CLASSES_D[4].CLK
CLOCK => TRIGGER_CLASSES_D[3].CLK
CLOCK => TRIGGER_CLASSES_D[2].CLK
CLOCK => TRIGGER_CLASSES_D[1].CLK
CLOCK => TRIGGER_CLASSES_D[0].CLK
CLOCK => TRIGGER_CLASSES_E[11].CLK
CLOCK => TRIGGER_CLASSES_E[10].CLK
CLOCK => TRIGGER_CLASSES_E[9].CLK
CLOCK => TRIGGER_CLASSES_E[8].CLK
CLOCK => TRIGGER_CLASSES_E[7].CLK
CLOCK => TRIGGER_CLASSES_E[6].CLK
CLOCK => TRIGGER_CLASSES_E[5].CLK
CLOCK => TRIGGER_CLASSES_E[4].CLK
CLOCK => TRIGGER_CLASSES_E[3].CLK
CLOCK => TRIGGER_CLASSES_E[2].CLK
CLOCK => TRIGGER_CLASSES_E[1].CLK
CLOCK => TRIGGER_CLASSES_E[0].CLK
CLOCK => TRIGGER_CLASSES_F[11].CLK
CLOCK => TRIGGER_CLASSES_F[10].CLK
CLOCK => TRIGGER_CLASSES_F[9].CLK
CLOCK => TRIGGER_CLASSES_F[8].CLK
CLOCK => TRIGGER_CLASSES_F[7].CLK
CLOCK => TRIGGER_CLASSES_F[6].CLK
CLOCK => TRIGGER_CLASSES_F[5].CLK
CLOCK => TRIGGER_CLASSES_F[4].CLK
CLOCK => TRIGGER_CLASSES_F[3].CLK
CLOCK => TRIGGER_CLASSES_F[2].CLK
CLOCK => TRIGGER_CLASSES_F[1].CLK
CLOCK => TRIGGER_CLASSES_F[0].CLK
CLOCK => TRIGGER_CLASSES_G[11].CLK
CLOCK => TRIGGER_CLASSES_G[10].CLK
CLOCK => TRIGGER_CLASSES_G[9].CLK
CLOCK => TRIGGER_CLASSES_G[8].CLK
CLOCK => TRIGGER_CLASSES_G[7].CLK
CLOCK => TRIGGER_CLASSES_G[6].CLK
CLOCK => TRIGGER_CLASSES_G[5].CLK
CLOCK => TRIGGER_CLASSES_G[4].CLK
CLOCK => TRIGGER_CLASSES_G[3].CLK
CLOCK => TRIGGER_CLASSES_G[2].CLK
CLOCK => TRIGGER_CLASSES_G[1].CLK
CLOCK => TRIGGER_CLASSES_G[0].CLK
CLOCK => TRIGGER_CLASSES_H[11].CLK
CLOCK => TRIGGER_CLASSES_H[10].CLK
CLOCK => TRIGGER_CLASSES_H[9].CLK
CLOCK => TRIGGER_CLASSES_H[8].CLK
CLOCK => TRIGGER_CLASSES_H[7].CLK
CLOCK => TRIGGER_CLASSES_H[6].CLK
CLOCK => TRIGGER_CLASSES_H[5].CLK
CLOCK => TRIGGER_CLASSES_H[4].CLK
CLOCK => TRIGGER_CLASSES_H[3].CLK
CLOCK => TRIGGER_CLASSES_H[2].CLK
CLOCK => TRIGGER_CLASSES_H[1].CLK
CLOCK => TRIGGER_CLASSES_H[0].CLK
CLOCK => TRIGGER_CLASSES_I[3].CLK
CLOCK => TRIGGER_CLASSES_I[2].CLK
CLOCK => TRIGGER_CLASSES_I[1].CLK
CLOCK => TRIGGER_CLASSES_I[0].CLK
CLOCK => L2_SOFT_TRIG.CLK
CLOCK => L2_DETECTOR_A[7].CLK
CLOCK => L2_DETECTOR_A[6].CLK
CLOCK => L2_DETECTOR_A[5].CLK
CLOCK => L2_DETECTOR_A[4].CLK
CLOCK => L2_DETECTOR_A[3].CLK
CLOCK => L2_DETECTOR_A[2].CLK
CLOCK => L2_DETECTOR_A[1].CLK
CLOCK => L2_DETECTOR_A[0].CLK
CLOCK => L2_DETECTOR_B[11].CLK
CLOCK => L2_DETECTOR_B[10].CLK
CLOCK => L2_DETECTOR_B[9].CLK
CLOCK => L2_DETECTOR_B[8].CLK
CLOCK => L2_DETECTOR_B[7].CLK
CLOCK => L2_DETECTOR_B[6].CLK
CLOCK => L2_DETECTOR_B[5].CLK
CLOCK => L2_DETECTOR_B[4].CLK
CLOCK => L2_DETECTOR_B[3].CLK
CLOCK => L2_DETECTOR_B[2].CLK
CLOCK => L2_DETECTOR_B[1].CLK
CLOCK => L2_DETECTOR_B[0].CLK
CLOCK => L2_DETECTOR_C[3].CLK
CLOCK => L2_DETECTOR_C[2].CLK
CLOCK => L2_DETECTOR_C[1].CLK
CLOCK => L2_DETECTOR_C[0].CLK
CLOCK => SEND_L2.CLK
CLOCK => SEQ_CONTROLLER_SM.IN1
RESETn => L2_DETECTOR_A[7].IN0
RESETn => L2_DETECTOR_B[11].IN0
RESETn => L2_DETECTOR_C[3].IN0
RESETn => DECODER_SM~1.IN0
RESETn => L0_FLAG_DELAY1.IN0
RESETn => L0_FLAG_DELAY2.IN0
RESETn => L0_FLAG_DELAY3.IN0
RESETn => L0_FLAG_DELAY4.IN0
RESETn => L0_FLAG_DELAY5.IN0
RESETn => L1_TIME_COUNTER[8].IN0
RESETn => L2_TIMEOUT_COUNTER[15].IN0
RESETn => SEQ_CONTROLLER_SM~0.IN0
RESETn => L1_TRIG_MESSAGE[7].ACLR
RESETn => L1_TRIG_MESSAGE[6].ACLR
RESETn => L1_TRIG_MESSAGE[5].ACLR
RESETn => L1_TRIG_MESSAGE[4].ACLR
RESETn => L1_TRIG_MESSAGE[3].ACLR
RESETn => L1_TRIG_MESSAGE[2].ACLR
RESETn => L1_TRIG_MESSAGE[1].ACLR
RESETn => L1_TRIG_MESSAGE[0].ACLR
RESETn => BUNCH_CROSSING[11].ACLR
RESETn => BUNCH_CROSSING[10].ACLR
RESETn => BUNCH_CROSSING[9].ACLR
RESETn => BUNCH_CROSSING[8].ACLR
RESETn => BUNCH_CROSSING[7].ACLR
RESETn => BUNCH_CROSSING[6].ACLR
RESETn => BUNCH_CROSSING[5].ACLR
RESETn => BUNCH_CROSSING[4].ACLR
RESETn => BUNCH_CROSSING[3].ACLR
RESETn => BUNCH_CROSSING[2].ACLR
RESETn => BUNCH_CROSSING[1].ACLR
RESETn => BUNCH_CROSSING[0].ACLR
RESETn => EVENT_ID_1[11].ACLR
RESETn => EVENT_ID_1[10].ACLR
RESETn => EVENT_ID_1[9].ACLR
RESETn => EVENT_ID_1[8].ACLR
RESETn => EVENT_ID_1[7].ACLR
RESETn => EVENT_ID_1[6].ACLR
RESETn => EVENT_ID_1[5].ACLR
RESETn => EVENT_ID_1[4].ACLR
RESETn => EVENT_ID_1[3].ACLR
RESETn => EVENT_ID_1[2].ACLR
RESETn => EVENT_ID_1[1].ACLR
RESETn => EVENT_ID_1[0].ACLR
RESETn => EVENT_ID_2_HIGH[11].ACLR
RESETn => EVENT_ID_2_HIGH[10].ACLR
RESETn => EVENT_ID_2_HIGH[9].ACLR
RESETn => EVENT_ID_2_HIGH[8].ACLR
RESETn => EVENT_ID_2_HIGH[7].ACLR
RESETn => EVENT_ID_2_HIGH[6].ACLR
RESETn => EVENT_ID_2_HIGH[5].ACLR
RESETn => EVENT_ID_2_HIGH[4].ACLR
RESETn => EVENT_ID_2_HIGH[3].ACLR
RESETn => EVENT_ID_2_HIGH[2].ACLR
RESETn => EVENT_ID_2_HIGH[1].ACLR
RESETn => EVENT_ID_2_HIGH[0].ACLR
RESETn => EVENT_ID_2_LOW[11].ACLR
RESETn => EVENT_ID_2_LOW[10].ACLR
RESETn => EVENT_ID_2_LOW[9].ACLR
RESETn => EVENT_ID_2_LOW[8].ACLR
RESETn => EVENT_ID_2_LOW[7].ACLR
RESETn => EVENT_ID_2_LOW[6].ACLR
RESETn => EVENT_ID_2_LOW[5].ACLR
RESETn => EVENT_ID_2_LOW[4].ACLR
RESETn => EVENT_ID_2_LOW[3].ACLR
RESETn => EVENT_ID_2_LOW[2].ACLR
RESETn => EVENT_ID_2_LOW[1].ACLR
RESETn => EVENT_ID_2_LOW[0].ACLR
RESETn => TRIGGER_CLASSES_A[11].ACLR
RESETn => TRIGGER_CLASSES_A[10].ACLR
RESETn => TRIGGER_CLASSES_A[9].ACLR
RESETn => TRIGGER_CLASSES_A[8].ACLR
RESETn => TRIGGER_CLASSES_A[7].ACLR
RESETn => TRIGGER_CLASSES_A[6].ACLR
RESETn => TRIGGER_CLASSES_A[5].ACLR
RESETn => TRIGGER_CLASSES_A[4].ACLR
RESETn => TRIGGER_CLASSES_A[3].ACLR
RESETn => TRIGGER_CLASSES_A[2].ACLR
RESETn => TRIGGER_CLASSES_A[1].ACLR
RESETn => TRIGGER_CLASSES_A[0].ACLR
RESETn => TRIGGER_CLASSES_B[11].ACLR
RESETn => TRIGGER_CLASSES_B[10].ACLR
RESETn => TRIGGER_CLASSES_B[9].ACLR
RESETn => TRIGGER_CLASSES_B[8].ACLR
RESETn => TRIGGER_CLASSES_B[7].ACLR
RESETn => TRIGGER_CLASSES_B[6].ACLR
RESETn => TRIGGER_CLASSES_B[5].ACLR
RESETn => TRIGGER_CLASSES_B[4].ACLR
RESETn => TRIGGER_CLASSES_B[3].ACLR
RESETn => TRIGGER_CLASSES_B[2].ACLR
RESETn => TRIGGER_CLASSES_B[1].ACLR
RESETn => TRIGGER_CLASSES_B[0].ACLR
RESETn => TRIGGER_CLASSES_C[11].ACLR
RESETn => TRIGGER_CLASSES_C[10].ACLR
RESETn => TRIGGER_CLASSES_C[9].ACLR
RESETn => TRIGGER_CLASSES_C[8].ACLR
RESETn => TRIGGER_CLASSES_C[7].ACLR
RESETn => TRIGGER_CLASSES_C[6].ACLR
RESETn => TRIGGER_CLASSES_C[5].ACLR
RESETn => TRIGGER_CLASSES_C[4].ACLR
RESETn => TRIGGER_CLASSES_C[3].ACLR
RESETn => TRIGGER_CLASSES_C[2].ACLR
RESETn => TRIGGER_CLASSES_C[1].ACLR
RESETn => TRIGGER_CLASSES_C[0].ACLR
RESETn => TRIGGER_CLASSES_D[11].ACLR
RESETn => TRIGGER_CLASSES_D[10].ACLR
RESETn => TRIGGER_CLASSES_D[9].ACLR
RESETn => TRIGGER_CLASSES_D[8].ACLR
RESETn => TRIGGER_CLASSES_D[7].ACLR
RESETn => TRIGGER_CLASSES_D[6].ACLR
RESETn => TRIGGER_CLASSES_D[5].ACLR
RESETn => TRIGGER_CLASSES_D[4].ACLR
RESETn => TRIGGER_CLASSES_D[3].ACLR
RESETn => TRIGGER_CLASSES_D[2].ACLR
RESETn => TRIGGER_CLASSES_D[1].ACLR
RESETn => TRIGGER_CLASSES_D[0].ACLR
RESETn => TRIGGER_CLASSES_E[11].ACLR
RESETn => TRIGGER_CLASSES_E[10].ACLR
RESETn => TRIGGER_CLASSES_E[9].ACLR
RESETn => TRIGGER_CLASSES_E[8].ACLR
RESETn => TRIGGER_CLASSES_E[7].ACLR
RESETn => TRIGGER_CLASSES_E[6].ACLR
RESETn => TRIGGER_CLASSES_E[5].ACLR
RESETn => TRIGGER_CLASSES_E[4].ACLR
RESETn => TRIGGER_CLASSES_E[3].ACLR
RESETn => TRIGGER_CLASSES_E[2].ACLR
RESETn => TRIGGER_CLASSES_E[1].ACLR
RESETn => TRIGGER_CLASSES_E[0].ACLR
RESETn => TRIGGER_CLASSES_F[11].ACLR
RESETn => TRIGGER_CLASSES_F[10].ACLR
RESETn => TRIGGER_CLASSES_F[9].ACLR
RESETn => TRIGGER_CLASSES_F[8].ACLR
RESETn => TRIGGER_CLASSES_F[7].ACLR
RESETn => TRIGGER_CLASSES_F[6].ACLR
RESETn => TRIGGER_CLASSES_F[5].ACLR
RESETn => TRIGGER_CLASSES_F[4].ACLR
RESETn => TRIGGER_CLASSES_F[3].ACLR
RESETn => TRIGGER_CLASSES_F[2].ACLR
RESETn => TRIGGER_CLASSES_F[1].ACLR
RESETn => TRIGGER_CLASSES_F[0].ACLR
RESETn => TRIGGER_CLASSES_G[11].ACLR
RESETn => TRIGGER_CLASSES_G[10].ACLR
RESETn => TRIGGER_CLASSES_G[9].ACLR
RESETn => TRIGGER_CLASSES_G[8].ACLR
RESETn => TRIGGER_CLASSES_G[7].ACLR
RESETn => TRIGGER_CLASSES_G[6].ACLR
RESETn => TRIGGER_CLASSES_G[5].ACLR
RESETn => TRIGGER_CLASSES_G[4].ACLR
RESETn => TRIGGER_CLASSES_G[3].ACLR
RESETn => TRIGGER_CLASSES_G[2].ACLR
RESETn => TRIGGER_CLASSES_G[1].ACLR
RESETn => TRIGGER_CLASSES_G[0].ACLR
RESETn => TRIGGER_CLASSES_H[11].ACLR
RESETn => TRIGGER_CLASSES_H[10].ACLR
RESETn => TRIGGER_CLASSES_H[9].ACLR
RESETn => TRIGGER_CLASSES_H[8].ACLR
RESETn => TRIGGER_CLASSES_H[7].ACLR
RESETn => TRIGGER_CLASSES_H[6].ACLR
RESETn => TRIGGER_CLASSES_H[5].ACLR
RESETn => TRIGGER_CLASSES_H[4].ACLR
RESETn => TRIGGER_CLASSES_H[3].ACLR
RESETn => TRIGGER_CLASSES_H[2].ACLR
RESETn => TRIGGER_CLASSES_H[1].ACLR
RESETn => TRIGGER_CLASSES_H[0].ACLR
RESETn => TRIGGER_CLASSES_I[3].ACLR
RESETn => TRIGGER_CLASSES_I[2].ACLR
RESETn => TRIGGER_CLASSES_I[1].ACLR
RESETn => TRIGGER_CLASSES_I[0].ACLR
RESETn => L2_SOFT_TRIG.ACLR
RESETn => SEND_L2.ACLR
RESETn => L0_FLAG.ACLR
RESETn => L1_FLAG.ACLR
RESETn => L2a_FLAG.ACLR
RESETn => L2r_FLAG.ACLR
RESETn => ERROR_BIT_0.ACLR
RESETn => ERROR_BIT_1.ACLR
RESETn => ERROR_BIT_9.ACLR
RESETn => ERROR_BIT_10.ACLR
RESETn => ERROR_BIT_13.ACLR
RESETn => SEQ_ERR_FLAG~reg.ACLR
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[0] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[1] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[2] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DQ[3] => _.IN0
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
DOUTSTR => _.IN1
ADDRESS[0] => _.IN3
ADDRESS[0] => _.IN3
ADDRESS[0] => _.IN3
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[0] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN2
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[2] => _.IN0
ADDRESS[2] => _.IN0
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[2] => _.IN1
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
ADDRESS[3] => _.IN0
DATA_IN[0] => EVENT_ID_1[0].DATAIN
DATA_IN[0] => EVENT_ID_2_HIGH[0].DATAIN
DATA_IN[0] => EVENT_ID_2_LOW[0].DATAIN
DATA_IN[0] => TRIGGER_CLASSES_A[0].DATAIN
DATA_IN[0] => TRIGGER_CLASSES_B[0].DATAIN
DATA_IN[0] => TRIGGER_CLASSES_C[0].DATAIN
DATA_IN[0] => TRIGGER_CLASSES_D[0].DATAIN
DATA_IN[0] => TRIGGER_CLASSES_E[0].DATAIN
DATA_IN[0] => TRIGGER_CLASSES_F[0].DATAIN
DATA_IN[0] => TRIGGER_CLASSES_G[0].DATAIN
DATA_IN[0] => TRIGGER_CLASSES_H[0].DATAIN
DATA_IN[0] => L2_DETECTOR_A[0].DATAIN
DATA_IN[0] => L2_DETECTOR_B[0].DATAIN
DATA_IN[1] => EVENT_ID_1[1].DATAIN
DATA_IN[1] => EVENT_ID_2_HIGH[1].DATAIN
DATA_IN[1] => EVENT_ID_2_LOW[1].DATAIN
DATA_IN[1] => TRIGGER_CLASSES_A[1].DATAIN
DATA_IN[1] => TRIGGER_CLASSES_B[1].DATAIN
DATA_IN[1] => TRIGGER_CLASSES_C[1].DATAIN
DATA_IN[1] => TRIGGER_CLASSES_D[1].DATAIN
DATA_IN[1] => TRIGGER_CLASSES_E[1].DATAIN
DATA_IN[1] => TRIGGER_CLASSES_F[1].DATAIN
DATA_IN[1] => TRIGGER_CLASSES_G[1].DATAIN
DATA_IN[1] => TRIGGER_CLASSES_H[1].DATAIN
DATA_IN[1] => L2_DETECTOR_A[1].DATAIN
DATA_IN[1] => L2_DETECTOR_B[1].DATAIN
DATA_IN[2] => EVENT_ID_1[2].DATAIN
DATA_IN[2] => EVENT_ID_2_HIGH[2].DATAIN
DATA_IN[2] => EVENT_ID_2_LOW[2].DATAIN
DATA_IN[2] => TRIGGER_CLASSES_A[2].DATAIN
DATA_IN[2] => TRIGGER_CLASSES_B[2].DATAIN
DATA_IN[2] => TRIGGER_CLASSES_C[2].DATAIN
DATA_IN[2] => TRIGGER_CLASSES_D[2].DATAIN
DATA_IN[2] => TRIGGER_CLASSES_E[2].DATAIN
DATA_IN[2] => TRIGGER_CLASSES_F[2].DATAIN
DATA_IN[2] => TRIGGER_CLASSES_G[2].DATAIN
DATA_IN[2] => TRIGGER_CLASSES_H[2].DATAIN
DATA_IN[2] => L2_DETECTOR_A[2].DATAIN
DATA_IN[2] => L2_DETECTOR_B[2].DATAIN
DATA_IN[3] => EVENT_ID_1[3].DATAIN
DATA_IN[3] => EVENT_ID_2_HIGH[3].DATAIN
DATA_IN[3] => EVENT_ID_2_LOW[3].DATAIN
DATA_IN[3] => TRIGGER_CLASSES_A[3].DATAIN
DATA_IN[3] => TRIGGER_CLASSES_B[3].DATAIN
DATA_IN[3] => TRIGGER_CLASSES_C[3].DATAIN
DATA_IN[3] => TRIGGER_CLASSES_D[3].DATAIN
DATA_IN[3] => TRIGGER_CLASSES_E[3].DATAIN
DATA_IN[3] => TRIGGER_CLASSES_F[3].DATAIN
DATA_IN[3] => TRIGGER_CLASSES_G[3].DATAIN
DATA_IN[3] => TRIGGER_CLASSES_H[3].DATAIN
DATA_IN[3] => L2_DETECTOR_A[3].DATAIN
DATA_IN[3] => L2_DETECTOR_B[3].DATAIN
DATA_IN[4] => L1_TRIG_MESSAGE[0].DATAIN
DATA_IN[4] => EVENT_ID_1[4].DATAIN
DATA_IN[4] => EVENT_ID_2_HIGH[4].DATAIN
DATA_IN[4] => EVENT_ID_2_LOW[4].DATAIN
DATA_IN[4] => TRIGGER_CLASSES_A[4].DATAIN
DATA_IN[4] => TRIGGER_CLASSES_B[4].DATAIN
DATA_IN[4] => TRIGGER_CLASSES_C[4].DATAIN
DATA_IN[4] => TRIGGER_CLASSES_D[4].DATAIN
DATA_IN[4] => TRIGGER_CLASSES_E[4].DATAIN
DATA_IN[4] => TRIGGER_CLASSES_F[4].DATAIN
DATA_IN[4] => TRIGGER_CLASSES_G[4].DATAIN
DATA_IN[4] => TRIGGER_CLASSES_H[4].DATAIN
DATA_IN[4] => L2_DETECTOR_A[4].DATAIN
DATA_IN[4] => L2_DETECTOR_B[4].DATAIN
DATA_IN[5] => L1_TRIG_MESSAGE[1].DATAIN
DATA_IN[5] => EVENT_ID_1[5].DATAIN
DATA_IN[5] => EVENT_ID_2_HIGH[5].DATAIN
DATA_IN[5] => EVENT_ID_2_LOW[5].DATAIN
DATA_IN[5] => TRIGGER_CLASSES_A[5].DATAIN
DATA_IN[5] => TRIGGER_CLASSES_B[5].DATAIN
DATA_IN[5] => TRIGGER_CLASSES_C[5].DATAIN
DATA_IN[5] => TRIGGER_CLASSES_D[5].DATAIN
DATA_IN[5] => TRIGGER_CLASSES_E[5].DATAIN
DATA_IN[5] => TRIGGER_CLASSES_F[5].DATAIN
DATA_IN[5] => TRIGGER_CLASSES_G[5].DATAIN
DATA_IN[5] => TRIGGER_CLASSES_H[5].DATAIN
DATA_IN[5] => L2_DETECTOR_A[5].DATAIN
DATA_IN[5] => L2_DETECTOR_B[5].DATAIN
DATA_IN[6] => L1_TRIG_MESSAGE[2].DATAIN
DATA_IN[6] => EVENT_ID_1[6].DATAIN
DATA_IN[6] => EVENT_ID_2_HIGH[6].DATAIN
DATA_IN[6] => EVENT_ID_2_LOW[6].DATAIN
DATA_IN[6] => TRIGGER_CLASSES_A[6].DATAIN
DATA_IN[6] => TRIGGER_CLASSES_B[6].DATAIN
DATA_IN[6] => TRIGGER_CLASSES_C[6].DATAIN
DATA_IN[6] => TRIGGER_CLASSES_D[6].DATAIN
DATA_IN[6] => TRIGGER_CLASSES_E[6].DATAIN
DATA_IN[6] => TRIGGER_CLASSES_F[6].DATAIN
DATA_IN[6] => TRIGGER_CLASSES_G[6].DATAIN
DATA_IN[6] => TRIGGER_CLASSES_H[6].DATAIN
DATA_IN[6] => L2_DETECTOR_A[6].DATAIN
DATA_IN[6] => L2_DETECTOR_B[6].DATAIN
DATA_IN[7] => L1_TRIG_MESSAGE[3].DATAIN
DATA_IN[7] => EVENT_ID_1[7].DATAIN
DATA_IN[7] => EVENT_ID_2_HIGH[7].DATAIN
DATA_IN[7] => EVENT_ID_2_LOW[7].DATAIN
DATA_IN[7] => TRIGGER_CLASSES_A[7].DATAIN
DATA_IN[7] => TRIGGER_CLASSES_B[7].DATAIN
DATA_IN[7] => TRIGGER_CLASSES_C[7].DATAIN
DATA_IN[7] => TRIGGER_CLASSES_D[7].DATAIN
DATA_IN[7] => TRIGGER_CLASSES_E[7].DATAIN
DATA_IN[7] => TRIGGER_CLASSES_F[7].DATAIN
DATA_IN[7] => TRIGGER_CLASSES_G[7].DATAIN
DATA_IN[7] => TRIGGER_CLASSES_H[7].DATAIN
DATA_IN[7] => L2_DETECTOR_A[7].DATAIN
DATA_IN[7] => L2_DETECTOR_B[7].DATAIN
DATA_IN[8] => L1_TRIG_MESSAGE[4].DATAIN
DATA_IN[8] => EVENT_ID_1[8].DATAIN
DATA_IN[8] => EVENT_ID_2_HIGH[8].DATAIN
DATA_IN[8] => EVENT_ID_2_LOW[8].DATAIN
DATA_IN[8] => TRIGGER_CLASSES_A[8].DATAIN
DATA_IN[8] => TRIGGER_CLASSES_B[8].DATAIN
DATA_IN[8] => TRIGGER_CLASSES_C[8].DATAIN
DATA_IN[8] => TRIGGER_CLASSES_D[8].DATAIN
DATA_IN[8] => TRIGGER_CLASSES_E[8].DATAIN
DATA_IN[8] => TRIGGER_CLASSES_F[8].DATAIN
DATA_IN[8] => TRIGGER_CLASSES_G[8].DATAIN
DATA_IN[8] => TRIGGER_CLASSES_H[8].DATAIN
DATA_IN[8] => TRIGGER_CLASSES_I[0].DATAIN
DATA_IN[8] => L2_SOFT_TRIG.DATAIN
DATA_IN[8] => L2_DETECTOR_B[8].DATAIN
DATA_IN[8] => L2_DETECTOR_C[0].DATAIN
DATA_IN[9] => L1_TRIG_MESSAGE[5].DATAIN
DATA_IN[9] => EVENT_ID_1[9].DATAIN
DATA_IN[9] => EVENT_ID_2_HIGH[9].DATAIN
DATA_IN[9] => EVENT_ID_2_LOW[9].DATAIN
DATA_IN[9] => TRIGGER_CLASSES_A[9].DATAIN
DATA_IN[9] => TRIGGER_CLASSES_B[9].DATAIN
DATA_IN[9] => TRIGGER_CLASSES_C[9].DATAIN
DATA_IN[9] => TRIGGER_CLASSES_D[9].DATAIN
DATA_IN[9] => TRIGGER_CLASSES_E[9].DATAIN
DATA_IN[9] => TRIGGER_CLASSES_F[9].DATAIN
DATA_IN[9] => TRIGGER_CLASSES_G[9].DATAIN
DATA_IN[9] => TRIGGER_CLASSES_H[9].DATAIN
DATA_IN[9] => TRIGGER_CLASSES_I[1].DATAIN
DATA_IN[9] => L2_DETECTOR_B[9].DATAIN
DATA_IN[9] => L2_DETECTOR_C[1].DATAIN
DATA_IN[10] => L1_TRIG_MESSAGE[6].DATAIN
DATA_IN[10] => EVENT_ID_1[10].DATAIN
DATA_IN[10] => EVENT_ID_2_HIGH[10].DATAIN
DATA_IN[10] => EVENT_ID_2_LOW[10].DATAIN
DATA_IN[10] => TRIGGER_CLASSES_A[10].DATAIN
DATA_IN[10] => TRIGGER_CLASSES_B[10].DATAIN
DATA_IN[10] => TRIGGER_CLASSES_C[10].DATAIN
DATA_IN[10] => TRIGGER_CLASSES_D[10].DATAIN
DATA_IN[10] => TRIGGER_CLASSES_E[10].DATAIN
DATA_IN[10] => TRIGGER_CLASSES_F[10].DATAIN
DATA_IN[10] => TRIGGER_CLASSES_G[10].DATAIN
DATA_IN[10] => TRIGGER_CLASSES_H[10].DATAIN
DATA_IN[10] => TRIGGER_CLASSES_I[2].DATAIN
DATA_IN[10] => L2_DETECTOR_B[10].DATAIN
DATA_IN[10] => L2_DETECTOR_C[2].DATAIN
DATA_IN[11] => L1_TRIG_MESSAGE[7].DATAIN
DATA_IN[11] => EVENT_ID_1[11].DATAIN
DATA_IN[11] => EVENT_ID_2_HIGH[11].DATAIN
DATA_IN[11] => EVENT_ID_2_LOW[11].DATAIN
DATA_IN[11] => TRIGGER_CLASSES_A[11].DATAIN
DATA_IN[11] => TRIGGER_CLASSES_B[11].DATAIN
DATA_IN[11] => TRIGGER_CLASSES_C[11].DATAIN
DATA_IN[11] => TRIGGER_CLASSES_D[11].DATAIN
DATA_IN[11] => TRIGGER_CLASSES_E[11].DATAIN
DATA_IN[11] => TRIGGER_CLASSES_F[11].DATAIN
DATA_IN[11] => TRIGGER_CLASSES_G[11].DATAIN
DATA_IN[11] => TRIGGER_CLASSES_H[11].DATAIN
DATA_IN[11] => TRIGGER_CLASSES_I[3].DATAIN
DATA_IN[11] => L2_DETECTOR_B[11].DATAIN
DATA_IN[11] => L2_DETECTOR_C[3].DATAIN
BCNT[0] => BUNCH_CROSSING[0].DATAIN
BCNT[1] => BUNCH_CROSSING[1].DATAIN
BCNT[2] => BUNCH_CROSSING[2].DATAIN
BCNT[3] => BUNCH_CROSSING[3].DATAIN
BCNT[4] => BUNCH_CROSSING[4].DATAIN
BCNT[5] => BUNCH_CROSSING[5].DATAIN
BCNT[6] => BUNCH_CROSSING[6].DATAIN
BCNT[7] => BUNCH_CROSSING[7].DATAIN
BCNT[8] => BUNCH_CROSSING[8].DATAIN
BCNT[9] => BUNCH_CROSSING[9].DATAIN
BCNT[10] => BUNCH_CROSSING[10].DATAIN
BCNT[11] => BUNCH_CROSSING[11].DATAIN
BCNTSTR => BUNCH_CROSSING[11].ENA
BCNTSTR => BUNCH_CROSSING[10].ENA
BCNTSTR => BUNCH_CROSSING[9].ENA
BCNTSTR => BUNCH_CROSSING[8].ENA
BCNTSTR => BUNCH_CROSSING[7].ENA
BCNTSTR => BUNCH_CROSSING[6].ENA
BCNTSTR => BUNCH_CROSSING[5].ENA
BCNTSTR => BUNCH_CROSSING[4].ENA
BCNTSTR => BUNCH_CROSSING[3].ENA
BCNTSTR => BUNCH_CROSSING[2].ENA
BCNTSTR => BUNCH_CROSSING[1].ENA
BCNTSTR => BUNCH_CROSSING[0].ENA
L1A => L1_FLAG.IN1
L0 => _.IN0
L0 => L0_FLAG.IN1
RST_SEQ_ERR_FLAG => ERROR_BIT_0.IN1
RST_SEQ_ERR_FLAG => ERROR_BIT_1.IN1
RST_SEQ_ERR_FLAG => ERROR_BIT_9.IN1
RST_SEQ_ERR_FLAG => ERROR_BIT_10.IN1
RST_SEQ_ERR_FLAG => ERROR_BIT_13.IN1
RST_SEQ_ERR_FLAG => SEQ_ERR_FLAG.IN1
L1A_LATENCY_EXT[0] => op_3.IN16
L1A_LATENCY_EXT[1] => op_3.IN14
L1A_LATENCY_EXT[2] => op_3.IN12
L1A_LATENCY_EXT[3] => op_3.IN10
L1A_LATENCY_EXT[4] => op_3.IN8
L1A_LATENCY_EXT[5] => op_3.IN6
L1A_LATENCY_EXT[6] => op_3.IN4
L1A_LATENCY_EXT[7] => op_3.IN2
ERROR_BIT_ENA => STATUS_ERROR_BIT[13].IN0
ERROR_BIT_ENA => STATUS_ERROR_BIT[10].IN0
ERROR_BIT_ENA => STATUS_ERROR_BIT[9].IN0
ERROR_BIT_ENA => STATUS_ERROR_BIT[1].IN0
ERROR_BIT_ENA => STATUS_ERROR_BIT[0].IN0
L2_PULSE <= L2_PULSE.DB_MAX_OUTPUT_PORT_TYPE
SEQ_ERR_FLAG <= SEQ_ERR_FLAG~reg.DB_MAX_OUTPUT_PORT_TYPE
WORD0[0] <= <VCC>
WORD0[1] <= <VCC>
WORD0[2] <= <VCC>
WORD0[3] <= <VCC>
WORD0[4] <= <VCC>
WORD0[5] <= <VCC>
WORD0[6] <= <VCC>
WORD0[7] <= <VCC>
WORD0[8] <= <VCC>
WORD0[9] <= <VCC>
WORD0[10] <= <VCC>
WORD0[11] <= <VCC>
WORD0[12] <= <VCC>
WORD0[13] <= <VCC>
WORD0[14] <= <VCC>
WORD0[15] <= <VCC>
WORD0[16] <= <VCC>
WORD0[17] <= <VCC>
WORD0[18] <= <VCC>
WORD0[19] <= <VCC>
WORD0[20] <= <VCC>
WORD0[21] <= <VCC>
WORD0[22] <= <VCC>
WORD0[23] <= <VCC>
WORD0[24] <= <VCC>
WORD0[25] <= <VCC>
WORD0[26] <= <VCC>
WORD0[27] <= <VCC>
WORD0[28] <= <VCC>
WORD0[29] <= <VCC>
WORD0[30] <= <VCC>
WORD0[31] <= <VCC>
WORD1[0] <= EVENT_ID_1[0].DB_MAX_OUTPUT_PORT_TYPE
WORD1[1] <= EVENT_ID_1[1].DB_MAX_OUTPUT_PORT_TYPE
WORD1[2] <= EVENT_ID_1[2].DB_MAX_OUTPUT_PORT_TYPE
WORD1[3] <= EVENT_ID_1[3].DB_MAX_OUTPUT_PORT_TYPE
WORD1[4] <= EVENT_ID_1[4].DB_MAX_OUTPUT_PORT_TYPE
WORD1[5] <= EVENT_ID_1[5].DB_MAX_OUTPUT_PORT_TYPE
WORD1[6] <= EVENT_ID_1[6].DB_MAX_OUTPUT_PORT_TYPE
WORD1[7] <= EVENT_ID_1[7].DB_MAX_OUTPUT_PORT_TYPE
WORD1[8] <= EVENT_ID_1[8].DB_MAX_OUTPUT_PORT_TYPE
WORD1[9] <= EVENT_ID_1[9].DB_MAX_OUTPUT_PORT_TYPE
WORD1[10] <= EVENT_ID_1[10].DB_MAX_OUTPUT_PORT_TYPE
WORD1[11] <= EVENT_ID_1[11].DB_MAX_OUTPUT_PORT_TYPE
WORD1[12] <= <GND>
WORD1[13] <= <GND>
WORD1[14] <= L1_TRIG_MESSAGE[0].DB_MAX_OUTPUT_PORT_TYPE
WORD1[15] <= L1_TRIG_MESSAGE[1].DB_MAX_OUTPUT_PORT_TYPE
WORD1[16] <= L1_TRIG_MESSAGE[2].DB_MAX_OUTPUT_PORT_TYPE
WORD1[17] <= L1_TRIG_MESSAGE[3].DB_MAX_OUTPUT_PORT_TYPE
WORD1[18] <= L1_TRIG_MESSAGE[4].DB_MAX_OUTPUT_PORT_TYPE
WORD1[19] <= L1_TRIG_MESSAGE[5].DB_MAX_OUTPUT_PORT_TYPE
WORD1[20] <= L1_TRIG_MESSAGE[6].DB_MAX_OUTPUT_PORT_TYPE
WORD1[21] <= L1_TRIG_MESSAGE[7].DB_MAX_OUTPUT_PORT_TYPE
WORD1[22] <= <GND>
WORD1[23] <= <GND>
WORD1[24] <= <VCC>
WORD1[25] <= <VCC>
WORD1[26] <= <GND>
WORD1[27] <= <GND>
WORD1[28] <= <GND>
WORD1[29] <= <GND>
WORD1[30] <= <GND>
WORD1[31] <= <GND>
WORD2[0] <= EVENT_ID_2_LOW[0].DB_MAX_OUTPUT_PORT_TYPE
WORD2[1] <= EVENT_ID_2_LOW[1].DB_MAX_OUTPUT_PORT_TYPE
WORD2[2] <= EVENT_ID_2_LOW[2].DB_MAX_OUTPUT_PORT_TYPE
WORD2[3] <= EVENT_ID_2_LOW[3].DB_MAX_OUTPUT_PORT_TYPE
WORD2[4] <= EVENT_ID_2_LOW[4].DB_MAX_OUTPUT_PORT_TYPE
WORD2[5] <= EVENT_ID_2_LOW[5].DB_MAX_OUTPUT_PORT_TYPE
WORD2[6] <= EVENT_ID_2_LOW[6].DB_MAX_OUTPUT_PORT_TYPE
WORD2[7] <= EVENT_ID_2_LOW[7].DB_MAX_OUTPUT_PORT_TYPE
WORD2[8] <= EVENT_ID_2_LOW[8].DB_MAX_OUTPUT_PORT_TYPE
WORD2[9] <= EVENT_ID_2_LOW[9].DB_MAX_OUTPUT_PORT_TYPE
WORD2[10] <= EVENT_ID_2_LOW[10].DB_MAX_OUTPUT_PORT_TYPE
WORD2[11] <= EVENT_ID_2_LOW[11].DB_MAX_OUTPUT_PORT_TYPE
WORD2[12] <= EVENT_ID_2_HIGH[0].DB_MAX_OUTPUT_PORT_TYPE
WORD2[13] <= EVENT_ID_2_HIGH[1].DB_MAX_OUTPUT_PORT_TYPE
WORD2[14] <= EVENT_ID_2_HIGH[2].DB_MAX_OUTPUT_PORT_TYPE
WORD2[15] <= EVENT_ID_2_HIGH[3].DB_MAX_OUTPUT_PORT_TYPE
WORD2[16] <= EVENT_ID_2_HIGH[4].DB_MAX_OUTPUT_PORT_TYPE
WORD2[17] <= EVENT_ID_2_HIGH[5].DB_MAX_OUTPUT_PORT_TYPE
WORD2[18] <= EVENT_ID_2_HIGH[6].DB_MAX_OUTPUT_PORT_TYPE
WORD2[19] <= EVENT_ID_2_HIGH[7].DB_MAX_OUTPUT_PORT_TYPE
WORD2[20] <= EVENT_ID_2_HIGH[8].DB_MAX_OUTPUT_PORT_TYPE
WORD2[21] <= EVENT_ID_2_HIGH[9].DB_MAX_OUTPUT_PORT_TYPE
WORD2[22] <= EVENT_ID_2_HIGH[10].DB_MAX_OUTPUT_PORT_TYPE
WORD2[23] <= EVENT_ID_2_HIGH[11].DB_MAX_OUTPUT_PORT_TYPE
WORD2[24] <= <GND>
WORD2[25] <= <GND>
WORD2[26] <= <GND>
WORD2[27] <= <GND>
WORD2[28] <= <GND>
WORD2[29] <= <GND>
WORD2[30] <= <GND>
WORD2[31] <= <GND>
WORD3[0] <= L2_DETECTOR_C[0].DB_MAX_OUTPUT_PORT_TYPE
WORD3[1] <= L2_DETECTOR_C[1].DB_MAX_OUTPUT_PORT_TYPE
WORD3[2] <= L2_DETECTOR_C[2].DB_MAX_OUTPUT_PORT_TYPE
WORD3[3] <= L2_DETECTOR_C[3].DB_MAX_OUTPUT_PORT_TYPE
WORD3[4] <= L2_DETECTOR_B[0].DB_MAX_OUTPUT_PORT_TYPE
WORD3[5] <= L2_DETECTOR_B[1].DB_MAX_OUTPUT_PORT_TYPE
WORD3[6] <= L2_DETECTOR_B[2].DB_MAX_OUTPUT_PORT_TYPE
WORD3[7] <= L2_DETECTOR_B[3].DB_MAX_OUTPUT_PORT_TYPE
WORD3[8] <= L2_DETECTOR_B[4].DB_MAX_OUTPUT_PORT_TYPE
WORD3[9] <= L2_DETECTOR_B[5].DB_MAX_OUTPUT_PORT_TYPE
WORD3[10] <= L2_DETECTOR_B[6].DB_MAX_OUTPUT_PORT_TYPE
WORD3[11] <= L2_DETECTOR_B[7].DB_MAX_OUTPUT_PORT_TYPE
WORD3[12] <= L2_DETECTOR_B[8].DB_MAX_OUTPUT_PORT_TYPE
WORD3[13] <= L2_DETECTOR_B[9].DB_MAX_OUTPUT_PORT_TYPE
WORD3[14] <= L2_DETECTOR_B[10].DB_MAX_OUTPUT_PORT_TYPE
WORD3[15] <= L2_DETECTOR_B[11].DB_MAX_OUTPUT_PORT_TYPE
WORD3[16] <= L2_DETECTOR_A[0].DB_MAX_OUTPUT_PORT_TYPE
WORD3[17] <= L2_DETECTOR_A[1].DB_MAX_OUTPUT_PORT_TYPE
WORD3[18] <= L2_DETECTOR_A[2].DB_MAX_OUTPUT_PORT_TYPE
WORD3[19] <= L2_DETECTOR_A[3].DB_MAX_OUTPUT_PORT_TYPE
WORD3[20] <= L2_DETECTOR_A[4].DB_MAX_OUTPUT_PORT_TYPE
WORD3[21] <= L2_DETECTOR_A[5].DB_MAX_OUTPUT_PORT_TYPE
WORD3[22] <= L2_DETECTOR_A[6].DB_MAX_OUTPUT_PORT_TYPE
WORD3[23] <= L2_DETECTOR_A[7].DB_MAX_OUTPUT_PORT_TYPE
WORD3[24] <= <GND>
WORD3[25] <= <GND>
WORD3[26] <= <GND>
WORD3[27] <= <GND>
WORD3[28] <= <GND>
WORD3[29] <= <GND>
WORD3[30] <= <GND>
WORD3[31] <= <GND>
WORD4[0] <= BUNCH_CROSSING[0].DB_MAX_OUTPUT_PORT_TYPE
WORD4[1] <= BUNCH_CROSSING[1].DB_MAX_OUTPUT_PORT_TYPE
WORD4[2] <= BUNCH_CROSSING[2].DB_MAX_OUTPUT_PORT_TYPE
WORD4[3] <= BUNCH_CROSSING[3].DB_MAX_OUTPUT_PORT_TYPE
WORD4[4] <= BUNCH_CROSSING[4].DB_MAX_OUTPUT_PORT_TYPE
WORD4[5] <= BUNCH_CROSSING[5].DB_MAX_OUTPUT_PORT_TYPE
WORD4[6] <= BUNCH_CROSSING[6].DB_MAX_OUTPUT_PORT_TYPE
WORD4[7] <= BUNCH_CROSSING[7].DB_MAX_OUTPUT_PORT_TYPE
WORD4[8] <= BUNCH_CROSSING[8].DB_MAX_OUTPUT_PORT_TYPE
WORD4[9] <= BUNCH_CROSSING[9].DB_MAX_OUTPUT_PORT_TYPE
WORD4[10] <= BUNCH_CROSSING[10].DB_MAX_OUTPUT_PORT_TYPE
WORD4[11] <= BUNCH_CROSSING[11].DB_MAX_OUTPUT_PORT_TYPE
WORD4[12] <= STATUS_ERROR_BIT[0].DB_MAX_OUTPUT_PORT_TYPE
WORD4[13] <= STATUS_ERROR_BIT[1].DB_MAX_OUTPUT_PORT_TYPE
WORD4[14] <= STATUS_ERROR_BIT[2].DB_MAX_OUTPUT_PORT_TYPE
WORD4[15] <= STATUS_ERROR_BIT[3].DB_MAX_OUTPUT_PORT_TYPE
WORD4[16] <= STATUS_ERROR_BIT[4].DB_MAX_OUTPUT_PORT_TYPE
WORD4[17] <= STATUS_ERROR_BIT[5].DB_MAX_OUTPUT_PORT_TYPE
WORD4[18] <= STATUS_ERROR_BIT[6].DB_MAX_OUTPUT_PORT_TYPE
WORD4[19] <= STATUS_ERROR_BIT[7].DB_MAX_OUTPUT_PORT_TYPE
WORD4[20] <= STATUS_ERROR_BIT[8].DB_MAX_OUTPUT_PORT_TYPE
WORD4[21] <= STATUS_ERROR_BIT[9].DB_MAX_OUTPUT_PORT_TYPE
WORD4[22] <= STATUS_ERROR_BIT[10].DB_MAX_OUTPUT_PORT_TYPE
WORD4[23] <= STATUS_ERROR_BIT[11].DB_MAX_OUTPUT_PORT_TYPE
WORD4[24] <= STATUS_ERROR_BIT[12].DB_MAX_OUTPUT_PORT_TYPE
WORD4[25] <= STATUS_ERROR_BIT[13].DB_MAX_OUTPUT_PORT_TYPE
WORD4[26] <= STATUS_ERROR_BIT[14].DB_MAX_OUTPUT_PORT_TYPE
WORD4[27] <= STATUS_ERROR_BIT[15].DB_MAX_OUTPUT_PORT_TYPE
WORD4[28] <= <GND>
WORD4[29] <= <GND>
WORD4[30] <= <GND>
WORD4[31] <= <GND>
WORD5[0] <= TRIGGER_CLASSES_I[0].DB_MAX_OUTPUT_PORT_TYPE
WORD5[1] <= TRIGGER_CLASSES_I[1].DB_MAX_OUTPUT_PORT_TYPE
WORD5[2] <= TRIGGER_CLASSES_I[2].DB_MAX_OUTPUT_PORT_TYPE
WORD5[3] <= TRIGGER_CLASSES_I[3].DB_MAX_OUTPUT_PORT_TYPE
WORD5[4] <= TRIGGER_CLASSES_H[0].DB_MAX_OUTPUT_PORT_TYPE
WORD5[5] <= TRIGGER_CLASSES_H[1].DB_MAX_OUTPUT_PORT_TYPE
WORD5[6] <= TRIGGER_CLASSES_H[2].DB_MAX_OUTPUT_PORT_TYPE
WORD5[7] <= TRIGGER_CLASSES_H[3].DB_MAX_OUTPUT_PORT_TYPE
WORD5[8] <= TRIGGER_CLASSES_H[4].DB_MAX_OUTPUT_PORT_TYPE
WORD5[9] <= TRIGGER_CLASSES_H[5].DB_MAX_OUTPUT_PORT_TYPE
WORD5[10] <= TRIGGER_CLASSES_H[6].DB_MAX_OUTPUT_PORT_TYPE
WORD5[11] <= TRIGGER_CLASSES_H[7].DB_MAX_OUTPUT_PORT_TYPE
WORD5[12] <= TRIGGER_CLASSES_H[8].DB_MAX_OUTPUT_PORT_TYPE
WORD5[13] <= TRIGGER_CLASSES_H[9].DB_MAX_OUTPUT_PORT_TYPE
WORD5[14] <= TRIGGER_CLASSES_H[10].DB_MAX_OUTPUT_PORT_TYPE
WORD5[15] <= TRIGGER_CLASSES_H[11].DB_MAX_OUTPUT_PORT_TYPE
WORD5[16] <= TRIGGER_CLASSES_G[0].DB_MAX_OUTPUT_PORT_TYPE
WORD5[17] <= TRIGGER_CLASSES_G[1].DB_MAX_OUTPUT_PORT_TYPE
WORD5[18] <= TRIGGER_CLASSES_G[2].DB_MAX_OUTPUT_PORT_TYPE
WORD5[19] <= TRIGGER_CLASSES_G[3].DB_MAX_OUTPUT_PORT_TYPE
WORD5[20] <= TRIGGER_CLASSES_G[4].DB_MAX_OUTPUT_PORT_TYPE
WORD5[21] <= TRIGGER_CLASSES_G[5].DB_MAX_OUTPUT_PORT_TYPE
WORD5[22] <= TRIGGER_CLASSES_G[6].DB_MAX_OUTPUT_PORT_TYPE
WORD5[23] <= TRIGGER_CLASSES_G[7].DB_MAX_OUTPUT_PORT_TYPE
WORD5[24] <= TRIGGER_CLASSES_G[8].DB_MAX_OUTPUT_PORT_TYPE
WORD5[25] <= TRIGGER_CLASSES_G[9].DB_MAX_OUTPUT_PORT_TYPE
WORD5[26] <= TRIGGER_CLASSES_G[10].DB_MAX_OUTPUT_PORT_TYPE
WORD5[27] <= TRIGGER_CLASSES_G[11].DB_MAX_OUTPUT_PORT_TYPE
WORD5[28] <= TRIGGER_CLASSES_F[0].DB_MAX_OUTPUT_PORT_TYPE
WORD5[29] <= TRIGGER_CLASSES_F[1].DB_MAX_OUTPUT_PORT_TYPE
WORD5[30] <= TRIGGER_CLASSES_F[2].DB_MAX_OUTPUT_PORT_TYPE
WORD5[31] <= TRIGGER_CLASSES_F[3].DB_MAX_OUTPUT_PORT_TYPE
WORD6[0] <= TRIGGER_CLASSES_F[4].DB_MAX_OUTPUT_PORT_TYPE
WORD6[1] <= TRIGGER_CLASSES_F[5].DB_MAX_OUTPUT_PORT_TYPE
WORD6[2] <= TRIGGER_CLASSES_F[6].DB_MAX_OUTPUT_PORT_TYPE
WORD6[3] <= TRIGGER_CLASSES_F[7].DB_MAX_OUTPUT_PORT_TYPE
WORD6[4] <= TRIGGER_CLASSES_F[8].DB_MAX_OUTPUT_PORT_TYPE
WORD6[5] <= TRIGGER_CLASSES_F[9].DB_MAX_OUTPUT_PORT_TYPE
WORD6[6] <= TRIGGER_CLASSES_F[10].DB_MAX_OUTPUT_PORT_TYPE
WORD6[7] <= TRIGGER_CLASSES_F[11].DB_MAX_OUTPUT_PORT_TYPE
WORD6[8] <= TRIGGER_CLASSES_E[0].DB_MAX_OUTPUT_PORT_TYPE
WORD6[9] <= TRIGGER_CLASSES_E[1].DB_MAX_OUTPUT_PORT_TYPE
WORD6[10] <= TRIGGER_CLASSES_E[2].DB_MAX_OUTPUT_PORT_TYPE
WORD6[11] <= TRIGGER_CLASSES_E[3].DB_MAX_OUTPUT_PORT_TYPE
WORD6[12] <= TRIGGER_CLASSES_E[4].DB_MAX_OUTPUT_PORT_TYPE
WORD6[13] <= TRIGGER_CLASSES_E[5].DB_MAX_OUTPUT_PORT_TYPE
WORD6[14] <= TRIGGER_CLASSES_E[6].DB_MAX_OUTPUT_PORT_TYPE
WORD6[15] <= TRIGGER_CLASSES_E[7].DB_MAX_OUTPUT_PORT_TYPE
WORD6[16] <= TRIGGER_CLASSES_E[8].DB_MAX_OUTPUT_PORT_TYPE
WORD6[17] <= TRIGGER_CLASSES_E[9].DB_MAX_OUTPUT_PORT_TYPE
WORD6[18] <= <GND>
WORD6[19] <= <GND>
WORD6[20] <= <GND>
WORD6[21] <= <GND>
WORD6[22] <= <GND>
WORD6[23] <= <GND>
WORD6[24] <= <GND>
WORD6[25] <= <GND>
WORD6[26] <= <GND>
WORD6[27] <= <GND>
WORD6[28] <= <GND>
WORD6[29] <= <GND>
WORD6[30] <= <GND>
WORD6[31] <= <GND>
WORD7[0] <= TRIGGER_CLASSES_E[10].DB_MAX_OUTPUT_PORT_TYPE
WORD7[1] <= TRIGGER_CLASSES_E[11].DB_MAX_OUTPUT_PORT_TYPE
WORD7[2] <= TRIGGER_CLASSES_D[0].DB_MAX_OUTPUT_PORT_TYPE
WORD7[3] <= TRIGGER_CLASSES_D[1].DB_MAX_OUTPUT_PORT_TYPE
WORD7[4] <= TRIGGER_CLASSES_D[2].DB_MAX_OUTPUT_PORT_TYPE
WORD7[5] <= TRIGGER_CLASSES_D[3].DB_MAX_OUTPUT_PORT_TYPE
WORD7[6] <= TRIGGER_CLASSES_D[4].DB_MAX_OUTPUT_PORT_TYPE
WORD7[7] <= TRIGGER_CLASSES_D[5].DB_MAX_OUTPUT_PORT_TYPE
WORD7[8] <= TRIGGER_CLASSES_D[6].DB_MAX_OUTPUT_PORT_TYPE
WORD7[9] <= TRIGGER_CLASSES_D[7].DB_MAX_OUTPUT_PORT_TYPE
WORD7[10] <= TRIGGER_CLASSES_D[8].DB_MAX_OUTPUT_PORT_TYPE
WORD7[11] <= TRIGGER_CLASSES_D[9].DB_MAX_OUTPUT_PORT_TYPE
WORD7[12] <= TRIGGER_CLASSES_D[10].DB_MAX_OUTPUT_PORT_TYPE
WORD7[13] <= TRIGGER_CLASSES_D[11].DB_MAX_OUTPUT_PORT_TYPE
WORD7[14] <= TRIGGER_CLASSES_C[0].DB_MAX_OUTPUT_PORT_TYPE
WORD7[15] <= TRIGGER_CLASSES_C[1].DB_MAX_OUTPUT_PORT_TYPE
WORD7[16] <= TRIGGER_CLASSES_C[2].DB_MAX_OUTPUT_PORT_TYPE
WORD7[17] <= TRIGGER_CLASSES_C[3].DB_MAX_OUTPUT_PORT_TYPE
WORD7[18] <= TRIGGER_CLASSES_C[4].DB_MAX_OUTPUT_PORT_TYPE
WORD7[19] <= TRIGGER_CLASSES_C[5].DB_MAX_OUTPUT_PORT_TYPE
WORD7[20] <= TRIGGER_CLASSES_C[6].DB_MAX_OUTPUT_PORT_TYPE
WORD7[21] <= TRIGGER_CLASSES_C[7].DB_MAX_OUTPUT_PORT_TYPE
WORD7[22] <= TRIGGER_CLASSES_C[8].DB_MAX_OUTPUT_PORT_TYPE
WORD7[23] <= TRIGGER_CLASSES_C[9].DB_MAX_OUTPUT_PORT_TYPE
WORD7[24] <= TRIGGER_CLASSES_C[10].DB_MAX_OUTPUT_PORT_TYPE
WORD7[25] <= TRIGGER_CLASSES_C[11].DB_MAX_OUTPUT_PORT_TYPE
WORD7[26] <= TRIGGER_CLASSES_B[0].DB_MAX_OUTPUT_PORT_TYPE
WORD7[27] <= TRIGGER_CLASSES_B[1].DB_MAX_OUTPUT_PORT_TYPE
WORD7[28] <= TRIGGER_CLASSES_B[2].DB_MAX_OUTPUT_PORT_TYPE
WORD7[29] <= TRIGGER_CLASSES_B[3].DB_MAX_OUTPUT_PORT_TYPE
WORD7[30] <= TRIGGER_CLASSES_B[4].DB_MAX_OUTPUT_PORT_TYPE
WORD7[31] <= TRIGGER_CLASSES_B[5].DB_MAX_OUTPUT_PORT_TYPE
WORD8[0] <= TRIGGER_CLASSES_B[6].DB_MAX_OUTPUT_PORT_TYPE
WORD8[1] <= TRIGGER_CLASSES_B[7].DB_MAX_OUTPUT_PORT_TYPE
WORD8[2] <= TRIGGER_CLASSES_B[8].DB_MAX_OUTPUT_PORT_TYPE
WORD8[3] <= TRIGGER_CLASSES_B[9].DB_MAX_OUTPUT_PORT_TYPE
WORD8[4] <= TRIGGER_CLASSES_B[10].DB_MAX_OUTPUT_PORT_TYPE
WORD8[5] <= TRIGGER_CLASSES_B[11].DB_MAX_OUTPUT_PORT_TYPE
WORD8[6] <= TRIGGER_CLASSES_A[0].DB_MAX_OUTPUT_PORT_TYPE
WORD8[7] <= TRIGGER_CLASSES_A[1].DB_MAX_OUTPUT_PORT_TYPE
WORD8[8] <= TRIGGER_CLASSES_A[2].DB_MAX_OUTPUT_PORT_TYPE
WORD8[9] <= TRIGGER_CLASSES_A[3].DB_MAX_OUTPUT_PORT_TYPE
WORD8[10] <= <GND>
WORD8[11] <= <GND>
WORD8[12] <= <GND>
WORD8[13] <= <GND>
WORD8[14] <= <GND>
WORD8[15] <= <GND>
WORD8[16] <= <GND>
WORD8[17] <= <GND>
WORD8[18] <= <GND>
WORD8[19] <= <GND>
WORD8[20] <= <GND>
WORD8[21] <= <GND>
WORD8[22] <= <GND>
WORD8[23] <= <GND>
WORD8[24] <= <GND>
WORD8[25] <= <GND>
WORD8[26] <= <GND>
WORD8[27] <= <GND>
WORD8[28] <= <GND>
WORD8[29] <= <GND>
WORD8[30] <= <GND>
WORD8[31] <= <GND>
WORD9[0] <= <GND>
WORD9[1] <= <GND>
WORD9[2] <= <GND>
WORD9[3] <= <GND>
WORD9[4] <= <GND>
WORD9[5] <= <GND>
WORD9[6] <= <GND>
WORD9[7] <= <GND>
WORD9[8] <= <GND>
WORD9[9] <= <GND>
WORD9[10] <= <GND>
WORD9[11] <= <GND>
WORD9[12] <= <GND>
WORD9[13] <= <GND>
WORD9[14] <= <GND>
WORD9[15] <= <GND>
WORD9[16] <= <GND>
WORD9[17] <= <GND>
WORD9[18] <= <GND>
WORD9[19] <= <GND>
WORD9[20] <= <GND>
WORD9[21] <= <GND>
WORD9[22] <= <GND>
WORD9[23] <= <GND>
WORD9[24] <= <GND>
WORD9[25] <= <GND>
WORD9[26] <= <GND>
WORD9[27] <= <GND>
WORD9[28] <= <GND>
WORD9[29] <= <GND>
WORD9[30] <= <GND>
WORD9[31] <= <GND>
ERROR_BIT[0] <= ERROR_BIT_0.DB_MAX_OUTPUT_PORT_TYPE
ERROR_BIT[1] <= ERROR_BIT_1.DB_MAX_OUTPUT_PORT_TYPE
ERROR_BIT[2] <= <GND>
ERROR_BIT[3] <= <GND>
ERROR_BIT[4] <= <GND>
ERROR_BIT[5] <= <GND>
ERROR_BIT[6] <= <GND>
ERROR_BIT[7] <= <GND>
ERROR_BIT[8] <= <GND>
ERROR_BIT[9] <= ERROR_BIT_9.DB_MAX_OUTPUT_PORT_TYPE
ERROR_BIT[10] <= ERROR_BIT_10.DB_MAX_OUTPUT_PORT_TYPE
ERROR_BIT[11] <= <GND>
ERROR_BIT[12] <= <GND>
ERROR_BIT[13] <= ERROR_BIT_13.DB_MAX_OUTPUT_PORT_TYPE
ERROR_BIT[14] <= <GND>
ERROR_BIT[15] <= <GND>
TTC_COM_RST <= TTC_COM_RST.DB_MAX_OUTPUT_PORT_TYPE
DEC_STATE[0] <= DEC_STATE[0].DB_MAX_OUTPUT_PORT_TYPE
DEC_STATE[1] <= DEC_STATE[1].DB_MAX_OUTPUT_PORT_TYPE
DEC_STATE[2] <= DEC_STATE[2].DB_MAX_OUTPUT_PORT_TYPE
DEC_STATE[3] <= DEC_STATE[3].DB_MAX_OUTPUT_PORT_TYPE
DEC_STATE[4] <= DEC_STATE[4].DB_MAX_OUTPUT_PORT_TYPE
DEC_STATE[5] <= DEC_STATE[5].DB_MAX_OUTPUT_PORT_TYPE
DEC_STATE[6] <= DEC_STATE[6].DB_MAX_OUTPUT_PORT_TYPE
DEC_STATE[7] <= DEC_STATE[7].DB_MAX_OUTPUT_PORT_TYPE


|ddl_ctrlr|L0_DELAY:inst68
CLOCK => COUNTER[4].IN0
CLOCK => DELAY_SM.IN1
RESETn => COUNTER[4].IN0
RESETn => DELAY_SM~0.IN0
L0_LVDS => _.IN1
L0_LVDS => _.IN0
L0_LONG <= L0_LONG.DB_MAX_OUTPUT_PORT_TYPE


|ddl_ctrlr|FIFO:inst6
aclr => scfifo:scfifo_component.aclr
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]


|ddl_ctrlr|FIFO:inst6|scfifo:scfifo_component
data[0] => scfifo_uf31:auto_generated.data[0]
data[1] => scfifo_uf31:auto_generated.data[1]
data[2] => scfifo_uf31:auto_generated.data[2]
data[3] => scfifo_uf31:auto_generated.data[3]
data[4] => scfifo_uf31:auto_generated.data[4]
data[5] => scfifo_uf31:auto_generated.data[5]
data[6] => scfifo_uf31:auto_generated.data[6]
data[7] => scfifo_uf31:auto_generated.data[7]
data[8] => scfifo_uf31:auto_generated.data[8]
data[9] => scfifo_uf31:auto_generated.data[9]
data[10] => scfifo_uf31:auto_generated.data[10]
data[11] => scfifo_uf31:auto_generated.data[11]
data[12] => scfifo_uf31:auto_generated.data[12]
data[13] => scfifo_uf31:auto_generated.data[13]
data[14] => scfifo_uf31:auto_generated.data[14]
data[15] => scfifo_uf31:auto_generated.data[15]
data[16] => scfifo_uf31:auto_generated.data[16]
data[17] => scfifo_uf31:auto_generated.data[17]
data[18] => scfifo_uf31:auto_generated.data[18]
data[19] => scfifo_uf31:auto_generated.data[19]
data[20] => scfifo_uf31:auto_generated.data[20]
data[21] => scfifo_uf31:auto_generated.data[21]
data[22] => scfifo_uf31:auto_generated.data[22]
data[23] => scfifo_uf31:auto_generated.data[23]
data[24] => scfifo_uf31:auto_generated.data[24]
data[25] => scfifo_uf31:auto_generated.data[25]
data[26] => scfifo_uf31:auto_generated.data[26]
data[27] => scfifo_uf31:auto_generated.data[27]
data[28] => scfifo_uf31:auto_generated.data[28]
data[29] => scfifo_uf31:auto_generated.data[29]
data[30] => scfifo_uf31:auto_generated.data[30]
data[31] => scfifo_uf31:auto_generated.data[31]
q[0] <= scfifo_uf31:auto_generated.q[0]
q[1] <= scfifo_uf31:auto_generated.q[1]
q[2] <= scfifo_uf31:auto_generated.q[2]
q[3] <= scfifo_uf31:auto_generated.q[3]
q[4] <= scfifo_uf31:auto_generated.q[4]
q[5] <= scfifo_uf31:auto_generated.q[5]
q[6] <= scfifo_uf31:auto_generated.q[6]
q[7] <= scfifo_uf31:auto_generated.q[7]
q[8] <= scfifo_uf31:auto_generated.q[8]
q[9] <= scfifo_uf31:auto_generated.q[9]
q[10] <= scfifo_uf31:auto_generated.q[10]
q[11] <= scfifo_uf31:auto_generated.q[11]
q[12] <= scfifo_uf31:auto_generated.q[12]
q[13] <= scfifo_uf31:auto_generated.q[13]
q[14] <= scfifo_uf31:auto_generated.q[14]
q[15] <= scfifo_uf31:auto_generated.q[15]
q[16] <= scfifo_uf31:auto_generated.q[16]
q[17] <= scfifo_uf31:auto_generated.q[17]
q[18] <= scfifo_uf31:auto_generated.q[18]
q[19] <= scfifo_uf31:auto_generated.q[19]
q[20] <= scfifo_uf31:auto_generated.q[20]
q[21] <= scfifo_uf31:auto_generated.q[21]
q[22] <= scfifo_uf31:auto_generated.q[22]
q[23] <= scfifo_uf31:auto_generated.q[23]
q[24] <= scfifo_uf31:auto_generated.q[24]
q[25] <= scfifo_uf31:auto_generated.q[25]
q[26] <= scfifo_uf31:auto_generated.q[26]
q[27] <= scfifo_uf31:auto_generated.q[27]
q[28] <= scfifo_uf31:auto_generated.q[28]
q[29] <= scfifo_uf31:auto_generated.q[29]
q[30] <= scfifo_uf31:auto_generated.q[30]
q[31] <= scfifo_uf31:auto_generated.q[31]
wrreq => scfifo_uf31:auto_generated.wrreq
rdreq => scfifo_uf31:auto_generated.rdreq
clock => scfifo_uf31:auto_generated.clock
aclr => scfifo_uf31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_uf31:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_uf31:auto_generated.usedw[0]
usedw[1] <= scfifo_uf31:auto_generated.usedw[1]
usedw[2] <= scfifo_uf31:auto_generated.usedw[2]
usedw[3] <= scfifo_uf31:auto_generated.usedw[3]
usedw[4] <= scfifo_uf31:auto_generated.usedw[4]
usedw[5] <= scfifo_uf31:auto_generated.usedw[5]
usedw[6] <= scfifo_uf31:auto_generated.usedw[6]
usedw[7] <= scfifo_uf31:auto_generated.usedw[7]
usedw[8] <= scfifo_uf31:auto_generated.usedw[8]
usedw[9] <= scfifo_uf31:auto_generated.usedw[9]


|ddl_ctrlr|FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated
aclr => a_dpfifo_5m31:dpfifo.aclr
clock => a_dpfifo_5m31:dpfifo.clock
data[0] => a_dpfifo_5m31:dpfifo.data[0]
data[1] => a_dpfifo_5m31:dpfifo.data[1]
data[2] => a_dpfifo_5m31:dpfifo.data[2]
data[3] => a_dpfifo_5m31:dpfifo.data[3]
data[4] => a_dpfifo_5m31:dpfifo.data[4]
data[5] => a_dpfifo_5m31:dpfifo.data[5]
data[6] => a_dpfifo_5m31:dpfifo.data[6]
data[7] => a_dpfifo_5m31:dpfifo.data[7]
data[8] => a_dpfifo_5m31:dpfifo.data[8]
data[9] => a_dpfifo_5m31:dpfifo.data[9]
data[10] => a_dpfifo_5m31:dpfifo.data[10]
data[11] => a_dpfifo_5m31:dpfifo.data[11]
data[12] => a_dpfifo_5m31:dpfifo.data[12]
data[13] => a_dpfifo_5m31:dpfifo.data[13]
data[14] => a_dpfifo_5m31:dpfifo.data[14]
data[15] => a_dpfifo_5m31:dpfifo.data[15]
data[16] => a_dpfifo_5m31:dpfifo.data[16]
data[17] => a_dpfifo_5m31:dpfifo.data[17]
data[18] => a_dpfifo_5m31:dpfifo.data[18]
data[19] => a_dpfifo_5m31:dpfifo.data[19]
data[20] => a_dpfifo_5m31:dpfifo.data[20]
data[21] => a_dpfifo_5m31:dpfifo.data[21]
data[22] => a_dpfifo_5m31:dpfifo.data[22]
data[23] => a_dpfifo_5m31:dpfifo.data[23]
data[24] => a_dpfifo_5m31:dpfifo.data[24]
data[25] => a_dpfifo_5m31:dpfifo.data[25]
data[26] => a_dpfifo_5m31:dpfifo.data[26]
data[27] => a_dpfifo_5m31:dpfifo.data[27]
data[28] => a_dpfifo_5m31:dpfifo.data[28]
data[29] => a_dpfifo_5m31:dpfifo.data[29]
data[30] => a_dpfifo_5m31:dpfifo.data[30]
data[31] => a_dpfifo_5m31:dpfifo.data[31]
empty <= a_dpfifo_5m31:dpfifo.empty
q[0] <= a_dpfifo_5m31:dpfifo.q[0]
q[1] <= a_dpfifo_5m31:dpfifo.q[1]
q[2] <= a_dpfifo_5m31:dpfifo.q[2]
q[3] <= a_dpfifo_5m31:dpfifo.q[3]
q[4] <= a_dpfifo_5m31:dpfifo.q[4]
q[5] <= a_dpfifo_5m31:dpfifo.q[5]
q[6] <= a_dpfifo_5m31:dpfifo.q[6]
q[7] <= a_dpfifo_5m31:dpfifo.q[7]
q[8] <= a_dpfifo_5m31:dpfifo.q[8]
q[9] <= a_dpfifo_5m31:dpfifo.q[9]
q[10] <= a_dpfifo_5m31:dpfifo.q[10]
q[11] <= a_dpfifo_5m31:dpfifo.q[11]
q[12] <= a_dpfifo_5m31:dpfifo.q[12]
q[13] <= a_dpfifo_5m31:dpfifo.q[13]
q[14] <= a_dpfifo_5m31:dpfifo.q[14]
q[15] <= a_dpfifo_5m31:dpfifo.q[15]
q[16] <= a_dpfifo_5m31:dpfifo.q[16]
q[17] <= a_dpfifo_5m31:dpfifo.q[17]
q[18] <= a_dpfifo_5m31:dpfifo.q[18]
q[19] <= a_dpfifo_5m31:dpfifo.q[19]
q[20] <= a_dpfifo_5m31:dpfifo.q[20]
q[21] <= a_dpfifo_5m31:dpfifo.q[21]
q[22] <= a_dpfifo_5m31:dpfifo.q[22]
q[23] <= a_dpfifo_5m31:dpfifo.q[23]
q[24] <= a_dpfifo_5m31:dpfifo.q[24]
q[25] <= a_dpfifo_5m31:dpfifo.q[25]
q[26] <= a_dpfifo_5m31:dpfifo.q[26]
q[27] <= a_dpfifo_5m31:dpfifo.q[27]
q[28] <= a_dpfifo_5m31:dpfifo.q[28]
q[29] <= a_dpfifo_5m31:dpfifo.q[29]
q[30] <= a_dpfifo_5m31:dpfifo.q[30]
q[31] <= a_dpfifo_5m31:dpfifo.q[31]
rdreq => a_dpfifo_5m31:dpfifo.rreq
usedw[0] <= a_dpfifo_5m31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_5m31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_5m31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_5m31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_5m31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_5m31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_5m31:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_5m31:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_5m31:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_5m31:dpfifo.usedw[9]
wrreq => a_dpfifo_5m31:dpfifo.wreq


|ddl_ctrlr|FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[9].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_kkb:rd_ptr_msb.aclr
aclr => cntr_8m7:usedw_counter.aclr
aclr => cntr_slb:wr_ptr.aclr
clock => altsyncram_t3e1:FIFOram.clock0
clock => altsyncram_t3e1:FIFOram.clock1
clock => cntr_kkb:rd_ptr_msb.clock
clock => cntr_8m7:usedw_counter.clock
clock => cntr_slb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_t3e1:FIFOram.data_a[0]
data[1] => altsyncram_t3e1:FIFOram.data_a[1]
data[2] => altsyncram_t3e1:FIFOram.data_a[2]
data[3] => altsyncram_t3e1:FIFOram.data_a[3]
data[4] => altsyncram_t3e1:FIFOram.data_a[4]
data[5] => altsyncram_t3e1:FIFOram.data_a[5]
data[6] => altsyncram_t3e1:FIFOram.data_a[6]
data[7] => altsyncram_t3e1:FIFOram.data_a[7]
data[8] => altsyncram_t3e1:FIFOram.data_a[8]
data[9] => altsyncram_t3e1:FIFOram.data_a[9]
data[10] => altsyncram_t3e1:FIFOram.data_a[10]
data[11] => altsyncram_t3e1:FIFOram.data_a[11]
data[12] => altsyncram_t3e1:FIFOram.data_a[12]
data[13] => altsyncram_t3e1:FIFOram.data_a[13]
data[14] => altsyncram_t3e1:FIFOram.data_a[14]
data[15] => altsyncram_t3e1:FIFOram.data_a[15]
data[16] => altsyncram_t3e1:FIFOram.data_a[16]
data[17] => altsyncram_t3e1:FIFOram.data_a[17]
data[18] => altsyncram_t3e1:FIFOram.data_a[18]
data[19] => altsyncram_t3e1:FIFOram.data_a[19]
data[20] => altsyncram_t3e1:FIFOram.data_a[20]
data[21] => altsyncram_t3e1:FIFOram.data_a[21]
data[22] => altsyncram_t3e1:FIFOram.data_a[22]
data[23] => altsyncram_t3e1:FIFOram.data_a[23]
data[24] => altsyncram_t3e1:FIFOram.data_a[24]
data[25] => altsyncram_t3e1:FIFOram.data_a[25]
data[26] => altsyncram_t3e1:FIFOram.data_a[26]
data[27] => altsyncram_t3e1:FIFOram.data_a[27]
data[28] => altsyncram_t3e1:FIFOram.data_a[28]
data[29] => altsyncram_t3e1:FIFOram.data_a[29]
data[30] => altsyncram_t3e1:FIFOram.data_a[30]
data[31] => altsyncram_t3e1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_t3e1:FIFOram.q_b[0]
q[1] <= altsyncram_t3e1:FIFOram.q_b[1]
q[2] <= altsyncram_t3e1:FIFOram.q_b[2]
q[3] <= altsyncram_t3e1:FIFOram.q_b[3]
q[4] <= altsyncram_t3e1:FIFOram.q_b[4]
q[5] <= altsyncram_t3e1:FIFOram.q_b[5]
q[6] <= altsyncram_t3e1:FIFOram.q_b[6]
q[7] <= altsyncram_t3e1:FIFOram.q_b[7]
q[8] <= altsyncram_t3e1:FIFOram.q_b[8]
q[9] <= altsyncram_t3e1:FIFOram.q_b[9]
q[10] <= altsyncram_t3e1:FIFOram.q_b[10]
q[11] <= altsyncram_t3e1:FIFOram.q_b[11]
q[12] <= altsyncram_t3e1:FIFOram.q_b[12]
q[13] <= altsyncram_t3e1:FIFOram.q_b[13]
q[14] <= altsyncram_t3e1:FIFOram.q_b[14]
q[15] <= altsyncram_t3e1:FIFOram.q_b[15]
q[16] <= altsyncram_t3e1:FIFOram.q_b[16]
q[17] <= altsyncram_t3e1:FIFOram.q_b[17]
q[18] <= altsyncram_t3e1:FIFOram.q_b[18]
q[19] <= altsyncram_t3e1:FIFOram.q_b[19]
q[20] <= altsyncram_t3e1:FIFOram.q_b[20]
q[21] <= altsyncram_t3e1:FIFOram.q_b[21]
q[22] <= altsyncram_t3e1:FIFOram.q_b[22]
q[23] <= altsyncram_t3e1:FIFOram.q_b[23]
q[24] <= altsyncram_t3e1:FIFOram.q_b[24]
q[25] <= altsyncram_t3e1:FIFOram.q_b[25]
q[26] <= altsyncram_t3e1:FIFOram.q_b[26]
q[27] <= altsyncram_t3e1:FIFOram.q_b[27]
q[28] <= altsyncram_t3e1:FIFOram.q_b[28]
q[29] <= altsyncram_t3e1:FIFOram.q_b[29]
q[30] <= altsyncram_t3e1:FIFOram.q_b[30]
q[31] <= altsyncram_t3e1:FIFOram.q_b[31]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_kkb:rd_ptr_msb.sclr
sclr => cntr_8m7:usedw_counter.sclr
sclr => cntr_slb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8m7:usedw_counter.q[0]
usedw[1] <= cntr_8m7:usedw_counter.q[1]
usedw[2] <= cntr_8m7:usedw_counter.q[2]
usedw[3] <= cntr_8m7:usedw_counter.q[3]
usedw[4] <= cntr_8m7:usedw_counter.q[4]
usedw[5] <= cntr_8m7:usedw_counter.q[5]
usedw[6] <= cntr_8m7:usedw_counter.q[6]
usedw[7] <= cntr_8m7:usedw_counter.q[7]
usedw[8] <= cntr_8m7:usedw_counter.q[8]
usedw[9] <= cntr_8m7:usedw_counter.q[9]
wreq => valid_wreq.IN0


|ddl_ctrlr|FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|ddl_ctrlr|FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cmpr_eq8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ddl_ctrlr|FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cmpr_eq8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ddl_ctrlr|FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb
aclr => counter_reg_bit2a[8].ACLR
aclr => counter_reg_bit2a[7].ACLR
aclr => counter_reg_bit2a[6].ACLR
aclr => counter_reg_bit2a[5].ACLR
aclr => counter_reg_bit2a[4].ACLR
aclr => counter_reg_bit2a[3].ACLR
aclr => counter_reg_bit2a[2].ACLR
aclr => counter_reg_bit2a[1].ACLR
aclr => counter_reg_bit2a[0].ACLR
clock => counter_reg_bit2a[8].CLK
clock => counter_reg_bit2a[7].CLK
clock => counter_reg_bit2a[6].CLK
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
q[6] <= counter_reg_bit2a[6].REGOUT
q[7] <= counter_reg_bit2a[7].REGOUT
q[8] <= counter_reg_bit2a[8].REGOUT
sclr => _.IN1
sclr => counter_reg_bit2a[8].SCLR
sclr => counter_reg_bit2a[7].SCLR
sclr => counter_reg_bit2a[6].SCLR
sclr => counter_reg_bit2a[5].SCLR
sclr => counter_reg_bit2a[4].SCLR
sclr => counter_reg_bit2a[3].SCLR
sclr => counter_reg_bit2a[2].SCLR
sclr => counter_reg_bit2a[1].SCLR
sclr => counter_reg_bit2a[0].SCLR


|ddl_ctrlr|FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter
aclr => counter_reg_bit3a[9].ACLR
aclr => counter_reg_bit3a[8].ACLR
aclr => counter_reg_bit3a[7].ACLR
aclr => counter_reg_bit3a[6].ACLR
aclr => counter_reg_bit3a[5].ACLR
aclr => counter_reg_bit3a[4].ACLR
aclr => counter_reg_bit3a[3].ACLR
aclr => counter_reg_bit3a[2].ACLR
aclr => counter_reg_bit3a[1].ACLR
aclr => counter_reg_bit3a[0].ACLR
clock => counter_reg_bit3a[9].CLK
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT
q[9] <= counter_reg_bit3a[9].REGOUT
sclr => _.IN1
sclr => counter_reg_bit3a[9].SCLR
sclr => counter_reg_bit3a[8].SCLR
sclr => counter_reg_bit3a[7].SCLR
sclr => counter_reg_bit3a[6].SCLR
sclr => counter_reg_bit3a[5].SCLR
sclr => counter_reg_bit3a[4].SCLR
sclr => counter_reg_bit3a[3].SCLR
sclr => counter_reg_bit3a[2].SCLR
sclr => counter_reg_bit3a[1].SCLR
sclr => counter_reg_bit3a[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|ddl_ctrlr|FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr
aclr => counter_reg_bit4a[9].ACLR
aclr => counter_reg_bit4a[8].ACLR
aclr => counter_reg_bit4a[7].ACLR
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
sclr => _.IN1
sclr => counter_reg_bit4a[9].SCLR
sclr => counter_reg_bit4a[8].SCLR
sclr => counter_reg_bit4a[7].SCLR
sclr => counter_reg_bit4a[6].SCLR
sclr => counter_reg_bit4a[5].SCLR
sclr => counter_reg_bit4a[4].SCLR
sclr => counter_reg_bit4a[3].SCLR
sclr => counter_reg_bit4a[2].SCLR
sclr => counter_reg_bit4a[1].SCLR
sclr => counter_reg_bit4a[0].SCLR


|ddl_ctrlr|header:inst15
CLOCK => HEADER_SM~0.IN0
RESETn => HEADER_SM~1.IN0
HEADER_ENA => _.IN1
HEADER_ENA => _.IN0
WORD0[0] => _.IN1
WORD0[1] => _.IN1
WORD0[2] => _.IN1
WORD0[3] => _.IN1
WORD0[4] => _.IN1
WORD0[5] => _.IN1
WORD0[6] => _.IN1
WORD0[7] => _.IN1
WORD0[8] => _.IN1
WORD0[9] => _.IN1
WORD0[10] => _.IN1
WORD0[11] => _.IN1
WORD0[12] => _.IN1
WORD0[13] => _.IN1
WORD0[14] => _.IN1
WORD0[15] => _.IN1
WORD0[16] => _.IN1
WORD0[17] => _.IN1
WORD0[18] => _.IN1
WORD0[19] => _.IN1
WORD0[20] => _.IN1
WORD0[21] => _.IN1
WORD0[22] => _.IN1
WORD0[23] => _.IN1
WORD0[24] => _.IN1
WORD0[25] => _.IN1
WORD0[26] => _.IN1
WORD0[27] => _.IN1
WORD0[28] => _.IN1
WORD0[29] => _.IN1
WORD0[30] => _.IN1
WORD0[31] => _.IN1
WORD1[0] => _.IN1
WORD1[1] => _.IN1
WORD1[2] => _.IN1
WORD1[3] => _.IN1
WORD1[4] => _.IN1
WORD1[5] => _.IN1
WORD1[6] => _.IN1
WORD1[7] => _.IN1
WORD1[8] => _.IN1
WORD1[9] => _.IN1
WORD1[10] => _.IN1
WORD1[11] => _.IN1
WORD1[12] => _.IN1
WORD1[13] => _.IN1
WORD1[14] => _.IN1
WORD1[15] => _.IN1
WORD1[16] => _.IN1
WORD1[17] => _.IN1
WORD1[18] => _.IN1
WORD1[19] => _.IN1
WORD1[20] => _.IN1
WORD1[21] => _.IN1
WORD1[22] => _.IN1
WORD1[23] => _.IN1
WORD1[24] => _.IN1
WORD1[25] => _.IN1
WORD1[26] => _.IN1
WORD1[27] => _.IN1
WORD1[28] => _.IN1
WORD1[29] => _.IN1
WORD1[30] => _.IN1
WORD1[31] => _.IN1
WORD2[0] => _.IN1
WORD2[1] => _.IN1
WORD2[2] => _.IN1
WORD2[3] => _.IN1
WORD2[4] => _.IN1
WORD2[5] => _.IN1
WORD2[6] => _.IN1
WORD2[7] => _.IN1
WORD2[8] => _.IN1
WORD2[9] => _.IN1
WORD2[10] => _.IN1
WORD2[11] => _.IN1
WORD2[12] => _.IN1
WORD2[13] => _.IN1
WORD2[14] => _.IN1
WORD2[15] => _.IN1
WORD2[16] => _.IN1
WORD2[17] => _.IN1
WORD2[18] => _.IN1
WORD2[19] => _.IN1
WORD2[20] => _.IN1
WORD2[21] => _.IN1
WORD2[22] => _.IN1
WORD2[23] => _.IN1
WORD2[24] => _.IN1
WORD2[25] => _.IN1
WORD2[26] => _.IN1
WORD2[27] => _.IN1
WORD2[28] => _.IN1
WORD2[29] => _.IN1
WORD2[30] => _.IN1
WORD2[31] => _.IN1
WORD3[0] => _.IN1
WORD3[1] => _.IN1
WORD3[2] => _.IN1
WORD3[3] => _.IN1
WORD3[4] => _.IN1
WORD3[5] => _.IN1
WORD3[6] => _.IN1
WORD3[7] => _.IN1
WORD3[8] => _.IN1
WORD3[9] => _.IN1
WORD3[10] => _.IN1
WORD3[11] => _.IN1
WORD3[12] => _.IN1
WORD3[13] => _.IN1
WORD3[14] => _.IN1
WORD3[15] => _.IN1
WORD3[16] => _.IN1
WORD3[17] => _.IN1
WORD3[18] => _.IN1
WORD3[19] => _.IN1
WORD3[20] => _.IN1
WORD3[21] => _.IN1
WORD3[22] => _.IN1
WORD3[23] => _.IN1
WORD3[24] => _.IN1
WORD3[25] => _.IN1
WORD3[26] => _.IN1
WORD3[27] => _.IN1
WORD3[28] => _.IN1
WORD3[29] => _.IN1
WORD3[30] => _.IN1
WORD3[31] => _.IN1
WORD4[0] => _.IN1
WORD4[1] => _.IN1
WORD4[2] => _.IN1
WORD4[3] => _.IN1
WORD4[4] => _.IN1
WORD4[5] => _.IN1
WORD4[6] => _.IN1
WORD4[7] => _.IN1
WORD4[8] => _.IN1
WORD4[9] => _.IN1
WORD4[10] => _.IN1
WORD4[11] => _.IN1
WORD4[12] => _.IN1
WORD4[13] => _.IN1
WORD4[14] => _.IN1
WORD4[15] => _.IN1
WORD4[16] => _.IN1
WORD4[17] => _.IN1
WORD4[18] => _.IN1
WORD4[19] => _.IN1
WORD4[20] => _.IN1
WORD4[21] => _.IN1
WORD4[22] => _.IN1
WORD4[23] => _.IN1
WORD4[24] => _.IN1
WORD4[25] => _.IN1
WORD4[26] => _.IN1
WORD4[27] => _.IN1
WORD4[28] => _.IN1
WORD4[29] => _.IN1
WORD4[30] => _.IN1
WORD4[31] => _.IN1
WORD5[0] => _.IN1
WORD5[1] => _.IN1
WORD5[2] => _.IN1
WORD5[3] => _.IN1
WORD5[4] => _.IN1
WORD5[5] => _.IN1
WORD5[6] => _.IN1
WORD5[7] => _.IN1
WORD5[8] => _.IN1
WORD5[9] => _.IN1
WORD5[10] => _.IN1
WORD5[11] => _.IN1
WORD5[12] => _.IN1
WORD5[13] => _.IN1
WORD5[14] => _.IN1
WORD5[15] => _.IN1
WORD5[16] => _.IN1
WORD5[17] => _.IN1
WORD5[18] => _.IN1
WORD5[19] => _.IN1
WORD5[20] => _.IN1
WORD5[21] => _.IN1
WORD5[22] => _.IN1
WORD5[23] => _.IN1
WORD5[24] => _.IN1
WORD5[25] => _.IN1
WORD5[26] => _.IN1
WORD5[27] => _.IN1
WORD5[28] => _.IN1
WORD5[29] => _.IN1
WORD5[30] => _.IN1
WORD5[31] => _.IN1
WORD6[0] => _.IN1
WORD6[1] => _.IN1
WORD6[2] => _.IN1
WORD6[3] => _.IN1
WORD6[4] => _.IN1
WORD6[5] => _.IN1
WORD6[6] => _.IN1
WORD6[7] => _.IN1
WORD6[8] => _.IN1
WORD6[9] => _.IN1
WORD6[10] => _.IN1
WORD6[11] => _.IN1
WORD6[12] => _.IN1
WORD6[13] => _.IN1
WORD6[14] => _.IN1
WORD6[15] => _.IN1
WORD6[16] => _.IN1
WORD6[17] => _.IN1
WORD6[18] => _.IN1
WORD6[19] => _.IN1
WORD6[20] => _.IN1
WORD6[21] => _.IN1
WORD6[22] => _.IN1
WORD6[23] => _.IN1
WORD6[24] => _.IN1
WORD6[25] => _.IN1
WORD6[26] => _.IN1
WORD6[27] => _.IN1
WORD6[28] => _.IN1
WORD6[29] => _.IN1
WORD6[30] => _.IN1
WORD6[31] => _.IN1
WORD7[0] => _.IN1
WORD7[1] => _.IN1
WORD7[2] => _.IN1
WORD7[3] => _.IN1
WORD7[4] => _.IN1
WORD7[5] => _.IN1
WORD7[6] => _.IN1
WORD7[7] => _.IN1
WORD7[8] => _.IN1
WORD7[9] => _.IN1
WORD7[10] => _.IN1
WORD7[11] => _.IN1
WORD7[12] => _.IN1
WORD7[13] => _.IN1
WORD7[14] => _.IN1
WORD7[15] => _.IN1
WORD7[16] => _.IN1
WORD7[17] => _.IN1
WORD7[18] => _.IN1
WORD7[19] => _.IN1
WORD7[20] => _.IN1
WORD7[21] => _.IN1
WORD7[22] => _.IN1
WORD7[23] => _.IN1
WORD7[24] => _.IN1
WORD7[25] => _.IN1
WORD7[26] => _.IN1
WORD7[27] => _.IN1
WORD7[28] => _.IN1
WORD7[29] => _.IN1
WORD7[30] => _.IN1
WORD7[31] => _.IN1
WORD8[0] => _.IN1
WORD8[1] => _.IN1
WORD8[2] => _.IN1
WORD8[3] => _.IN1
WORD8[4] => _.IN1
WORD8[5] => _.IN1
WORD8[6] => _.IN1
WORD8[7] => _.IN1
WORD8[8] => _.IN1
WORD8[9] => _.IN1
WORD8[10] => _.IN1
WORD8[11] => _.IN1
WORD8[12] => _.IN1
WORD8[13] => _.IN1
WORD8[14] => _.IN1
WORD8[15] => _.IN1
WORD8[16] => _.IN1
WORD8[17] => _.IN1
WORD8[18] => _.IN1
WORD8[19] => _.IN1
WORD8[20] => _.IN1
WORD8[21] => _.IN1
WORD8[22] => _.IN1
WORD8[23] => _.IN1
WORD8[24] => _.IN1
WORD8[25] => _.IN1
WORD8[26] => _.IN1
WORD8[27] => _.IN1
WORD8[28] => _.IN1
WORD8[29] => _.IN1
WORD8[30] => _.IN1
WORD8[31] => _.IN1
WORD9[0] => _.IN1
WORD9[1] => _.IN1
WORD9[2] => _.IN1
WORD9[3] => _.IN1
WORD9[4] => _.IN1
WORD9[5] => _.IN1
WORD9[6] => _.IN1
WORD9[7] => _.IN1
WORD9[8] => _.IN1
WORD9[9] => _.IN1
WORD9[10] => _.IN1
WORD9[11] => _.IN1
WORD9[12] => _.IN1
WORD9[13] => _.IN1
WORD9[14] => _.IN1
WORD9[15] => _.IN1
WORD9[16] => _.IN1
WORD9[17] => _.IN1
WORD9[18] => _.IN1
WORD9[19] => _.IN1
WORD9[20] => _.IN1
WORD9[21] => _.IN1
WORD9[22] => _.IN1
WORD9[23] => _.IN1
WORD9[24] => _.IN1
WORD9[25] => _.IN1
WORD9[26] => _.IN1
WORD9[27] => _.IN1
WORD9[28] => _.IN1
WORD9[29] => _.IN1
WORD9[30] => _.IN1
WORD9[31] => _.IN1
TTCRX_RESETn_COUNTER[0] => _.IN1
TTCRX_RESETn_COUNTER[1] => _.IN1
TTCRX_RESETn_COUNTER[2] => _.IN1
TTCRX_RESETn_COUNTER[3] => _.IN1
TTCRX_RESETn_COUNTER[4] => _.IN1
TTCRX_RESETn_COUNTER[5] => _.IN1
TTCRX_RESETn_COUNTER[6] => _.IN1
TTCRX_RESETn_COUNTER[7] => _.IN1
TTCRX_RESETn_COUNTER[8] => _.IN1
TTCRX_RESETn_COUNTER[9] => _.IN1
TTCRX_RESETn_COUNTER[10] => _.IN1
TTCRX_RESETn_COUNTER[11] => _.IN1
TTCRX_RESETn_COUNTER[12] => _.IN1
TTCRX_RESETn_COUNTER[13] => _.IN1
TTCRX_RESETn_COUNTER[14] => _.IN1
TTCRX_RESETn_COUNTER[15] => _.IN1
TTCRX_RESETn_COUNTER[16] => _.IN1
TTCRX_RESETn_COUNTER[17] => _.IN1
TTCRX_RESETn_COUNTER[18] => _.IN1
TTCRX_RESETn_COUNTER[19] => _.IN1
TTCRX_RESETn_COUNTER[20] => _.IN1
TTCRX_RESETn_COUNTER[21] => _.IN1
TTCRX_RESETn_COUNTER[22] => _.IN1
TTCRX_RESETn_COUNTER[23] => _.IN1
TTCRX_RESETn_COUNTER[24] => _.IN1
TTCRX_RESETn_COUNTER[25] => _.IN1
TTCRX_RESETn_COUNTER[26] => _.IN1
TTCRX_RESETn_COUNTER[27] => _.IN1
TTCRX_RESETn_COUNTER[28] => _.IN1
TTCRX_RESETn_COUNTER[29] => _.IN1
TTCRX_RESETn_COUNTER[30] => _.IN1
TTCRX_RESETn_COUNTER[31] => _.IN1
ERROR_BIT[0] => _.IN1
ERROR_BIT[1] => _.IN1
ERROR_BIT[2] => _.IN1
ERROR_BIT[3] => _.IN1
ERROR_BIT[4] => _.IN1
ERROR_BIT[5] => _.IN1
ERROR_BIT[6] => _.IN1
ERROR_BIT[7] => _.IN1
ERROR_BIT[8] => _.IN1
ERROR_BIT[9] => _.IN1
ERROR_BIT[10] => _.IN1
ERROR_BIT[11] => _.IN1
ERROR_BIT[12] => _.IN1
ERROR_BIT[13] => _.IN1
ERROR_BIT[14] => _.IN1
ERROR_BIT[15] => _.IN1
HMPID_CDH_ENA => _.IN0
fbD[0] <> fbDtri[0]
fbD[1] <> fbDtri[1]
fbD[2] <> fbDtri[2]
fbD[3] <> fbDtri[3]
fbD[4] <> fbDtri[4]
fbD[5] <> fbDtri[5]
fbD[6] <> fbDtri[6]
fbD[7] <> fbDtri[7]
fbD[8] <> fbDtri[8]
fbD[9] <> fbDtri[9]
fbD[10] <> fbDtri[10]
fbD[11] <> fbDtri[11]
fbD[12] <> fbDtri[12]
fbD[13] <> fbDtri[13]
fbD[14] <> fbDtri[14]
fbD[15] <> fbDtri[15]
fbD[16] <> fbDtri[16]
fbD[17] <> fbDtri[17]
fbD[18] <> fbDtri[18]
fbD[19] <> fbDtri[19]
fbD[20] <> fbDtri[20]
fbD[21] <> fbDtri[21]
fbD[22] <> fbDtri[22]
fbD[23] <> fbDtri[23]
fbD[24] <> fbDtri[24]
fbD[25] <> fbDtri[25]
fbD[26] <> fbDtri[26]
fbD[27] <> fbDtri[27]
fbD[28] <> fbDtri[28]
fbD[29] <> fbDtri[29]
fbD[30] <> fbDtri[30]
fbD[31] <> fbDtri[31]
int_fbTENn <= int_fbTENn.DB_MAX_OUTPUT_PORT_TYPE
END_HEADER_WR <= END_HEADER_WR.DB_MAX_OUTPUT_PORT_TYPE


|ddl_ctrlr|COUNTER:inst10
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]
q[16] <= lpm_counter:LPM_COUNTER_component.q[16]
q[17] <= lpm_counter:LPM_COUNTER_component.q[17]
q[18] <= lpm_counter:LPM_COUNTER_component.q[18]
q[19] <= lpm_counter:LPM_COUNTER_component.q[19]
q[20] <= lpm_counter:LPM_COUNTER_component.q[20]
q[21] <= lpm_counter:LPM_COUNTER_component.q[21]
q[22] <= lpm_counter:LPM_COUNTER_component.q[22]
q[23] <= lpm_counter:LPM_COUNTER_component.q[23]
q[24] <= lpm_counter:LPM_COUNTER_component.q[24]
q[25] <= lpm_counter:LPM_COUNTER_component.q[25]
q[26] <= lpm_counter:LPM_COUNTER_component.q[26]
q[27] <= lpm_counter:LPM_COUNTER_component.q[27]
q[28] <= lpm_counter:LPM_COUNTER_component.q[28]
q[29] <= lpm_counter:LPM_COUNTER_component.q[29]
q[30] <= lpm_counter:LPM_COUNTER_component.q[30]
q[31] <= lpm_counter:LPM_COUNTER_component.q[31]


|ddl_ctrlr|COUNTER:inst10|lpm_counter:LPM_COUNTER_component
clock => cntr_d5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_d5i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_d5i:auto_generated.q[0]
q[1] <= cntr_d5i:auto_generated.q[1]
q[2] <= cntr_d5i:auto_generated.q[2]
q[3] <= cntr_d5i:auto_generated.q[3]
q[4] <= cntr_d5i:auto_generated.q[4]
q[5] <= cntr_d5i:auto_generated.q[5]
q[6] <= cntr_d5i:auto_generated.q[6]
q[7] <= cntr_d5i:auto_generated.q[7]
q[8] <= cntr_d5i:auto_generated.q[8]
q[9] <= cntr_d5i:auto_generated.q[9]
q[10] <= cntr_d5i:auto_generated.q[10]
q[11] <= cntr_d5i:auto_generated.q[11]
q[12] <= cntr_d5i:auto_generated.q[12]
q[13] <= cntr_d5i:auto_generated.q[13]
q[14] <= cntr_d5i:auto_generated.q[14]
q[15] <= cntr_d5i:auto_generated.q[15]
q[16] <= cntr_d5i:auto_generated.q[16]
q[17] <= cntr_d5i:auto_generated.q[17]
q[18] <= cntr_d5i:auto_generated.q[18]
q[19] <= cntr_d5i:auto_generated.q[19]
q[20] <= cntr_d5i:auto_generated.q[20]
q[21] <= cntr_d5i:auto_generated.q[21]
q[22] <= cntr_d5i:auto_generated.q[22]
q[23] <= cntr_d5i:auto_generated.q[23]
q[24] <= cntr_d5i:auto_generated.q[24]
q[25] <= cntr_d5i:auto_generated.q[25]
q[26] <= cntr_d5i:auto_generated.q[26]
q[27] <= cntr_d5i:auto_generated.q[27]
q[28] <= cntr_d5i:auto_generated.q[28]
q[29] <= cntr_d5i:auto_generated.q[29]
q[30] <= cntr_d5i:auto_generated.q[30]
q[31] <= cntr_d5i:auto_generated.q[31]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ddl_ctrlr|COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated
aclr => counter_reg_bit1a[31].ACLR
aclr => counter_reg_bit1a[30].ACLR
aclr => counter_reg_bit1a[29].ACLR
aclr => counter_reg_bit1a[28].ACLR
aclr => counter_reg_bit1a[27].ACLR
aclr => counter_reg_bit1a[26].ACLR
aclr => counter_reg_bit1a[25].ACLR
aclr => counter_reg_bit1a[24].ACLR
aclr => counter_reg_bit1a[23].ACLR
aclr => counter_reg_bit1a[22].ACLR
aclr => counter_reg_bit1a[21].ACLR
aclr => counter_reg_bit1a[20].ACLR
aclr => counter_reg_bit1a[19].ACLR
aclr => counter_reg_bit1a[18].ACLR
aclr => counter_reg_bit1a[17].ACLR
aclr => counter_reg_bit1a[16].ACLR
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[31].CLK
clock => counter_reg_bit1a[30].CLK
clock => counter_reg_bit1a[29].CLK
clock => counter_reg_bit1a[28].CLK
clock => counter_reg_bit1a[27].CLK
clock => counter_reg_bit1a[26].CLK
clock => counter_reg_bit1a[25].CLK
clock => counter_reg_bit1a[24].CLK
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT
q[24] <= counter_reg_bit1a[24].REGOUT
q[25] <= counter_reg_bit1a[25].REGOUT
q[26] <= counter_reg_bit1a[26].REGOUT
q[27] <= counter_reg_bit1a[27].REGOUT
q[28] <= counter_reg_bit1a[28].REGOUT
q[29] <= counter_reg_bit1a[29].REGOUT
q[30] <= counter_reg_bit1a[30].REGOUT
q[31] <= counter_reg_bit1a[31].REGOUT


|ddl_ctrlr|L0_TO_COLUMN_GEN:inst74
CLOCK => WAIT_COUNTER[7].IN0
CLOCK => L0_TO_COLUMN_SM.IN1
RESETn => WAIT_COUNTER[7].IN0
RESETn => L0_TO_COLUMN_SM~0.IN0
L0_DELAY_VALUE[0] => _.IN0
L0_DELAY_VALUE[0] => _.IN0
L0_DELAY_VALUE[0] => _.IN1
L0_DELAY_VALUE[1] => _.IN0
L0_DELAY_VALUE[1] => _.IN0
L0_DELAY_VALUE[1] => _.IN1
L0_DELAY_VALUE[2] => _.IN0
L0_DELAY_VALUE[2] => _.IN0
L0_DELAY_VALUE[2] => _.IN1
L0_DELAY_VALUE[3] => _.IN0
L0_DELAY_VALUE[3] => _.IN0
L0_DELAY_VALUE[3] => _.IN1
L0_DELAY_VALUE[4] => _.IN0
L0_DELAY_VALUE[4] => _.IN0
L0_DELAY_VALUE[4] => _.IN1
L0_DELAY_VALUE[5] => _.IN0
L0_DELAY_VALUE[5] => _.IN0
L0_DELAY_VALUE[5] => _.IN1
L0_DELAY_VALUE[6] => _.IN0
L0_DELAY_VALUE[6] => _.IN0
L0_DELAY_VALUE[6] => _.IN1
L0_DELAY_VALUE[7] => _.IN0
L0_DELAY_VALUE[7] => _.IN0
L0_DELAY_VALUE[7] => _.IN1
L0_INT => _.IN0
L0_INT => _.IN0
L0_TO_COLUMN <= L0_TO_COLUMN.DB_MAX_OUTPUT_PORT_TYPE
SET_L0_VETO <= SET_L0_VETO.DB_MAX_OUTPUT_PORT_TYPE


|ddl_ctrlr|TTCRX_CLEAR_BUSY_MODULE:inst1
DQ[0] => _.IN0
DQ[1] => _.IN0
DQ[2] => _.IN0
DQ[3] => _.IN0
DOUTSTR => _.IN4
ADDRESS[0] => _.IN0
ADDRESS[1] => _.IN0
ADDRESS[2] => _.IN0
ADDRESS[3] => _.IN5
TTCRX_CLEAR_BUSY <= TTCRX_CLEAR_BUSY.DB_MAX_OUTPUT_PORT_TYPE


|ddl_ctrlr|LED_COUNTER:inst58
aclr => lpm_counter:lpm_counter_component.aclr
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]
q[16] <= lpm_counter:lpm_counter_component.q[16]
q[17] <= lpm_counter:lpm_counter_component.q[17]
q[18] <= lpm_counter:lpm_counter_component.q[18]
q[19] <= lpm_counter:lpm_counter_component.q[19]
q[20] <= lpm_counter:lpm_counter_component.q[20]
q[21] <= lpm_counter:lpm_counter_component.q[21]


|ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component
clock => cntr_c8j:auto_generated.clock
clk_en => cntr_c8j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_c8j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c8j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c8j:auto_generated.q[0]
q[1] <= cntr_c8j:auto_generated.q[1]
q[2] <= cntr_c8j:auto_generated.q[2]
q[3] <= cntr_c8j:auto_generated.q[3]
q[4] <= cntr_c8j:auto_generated.q[4]
q[5] <= cntr_c8j:auto_generated.q[5]
q[6] <= cntr_c8j:auto_generated.q[6]
q[7] <= cntr_c8j:auto_generated.q[7]
q[8] <= cntr_c8j:auto_generated.q[8]
q[9] <= cntr_c8j:auto_generated.q[9]
q[10] <= cntr_c8j:auto_generated.q[10]
q[11] <= cntr_c8j:auto_generated.q[11]
q[12] <= cntr_c8j:auto_generated.q[12]
q[13] <= cntr_c8j:auto_generated.q[13]
q[14] <= cntr_c8j:auto_generated.q[14]
q[15] <= cntr_c8j:auto_generated.q[15]
q[16] <= cntr_c8j:auto_generated.q[16]
q[17] <= cntr_c8j:auto_generated.q[17]
q[18] <= cntr_c8j:auto_generated.q[18]
q[19] <= cntr_c8j:auto_generated.q[19]
q[20] <= cntr_c8j:auto_generated.q[20]
q[21] <= cntr_c8j:auto_generated.q[21]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated
aclr => counter_reg_bit1a[21].ACLR
aclr => counter_reg_bit1a[20].ACLR
aclr => counter_reg_bit1a[19].ACLR
aclr => counter_reg_bit1a[18].ACLR
aclr => counter_reg_bit1a[17].ACLR
aclr => counter_reg_bit1a[16].ACLR
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clk_en => counter_reg_bit1a[21].IN0
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[21].SCLR
sclr => counter_reg_bit1a[20].SCLR
sclr => counter_reg_bit1a[19].SCLR
sclr => counter_reg_bit1a[18].SCLR
sclr => counter_reg_bit1a[17].SCLR
sclr => counter_reg_bit1a[16].SCLR
sclr => counter_reg_bit1a[15].SCLR
sclr => counter_reg_bit1a[14].SCLR
sclr => counter_reg_bit1a[13].SCLR
sclr => counter_reg_bit1a[12].SCLR
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


