###############################################################
#  Generated by:      Cadence Tempus 21.17-s077_1
#  OS:                Linux x86_64(Host ID c2slab.cet.ac.in)
#  Generated on:      Wed Mar  5 15:20:22 2025
#  Design:            fifo_top
#  Command:           report_timing -late -max_paths 50 -nworst 1 -path_group read_clk > ${reportDir}/clk_setup.rpt
###############################################################
Path 1: MET Setup Check with Pin e/empty_r_reg/CP 
Endpoint:   e/empty_r_reg/D          (^) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.835
- Setup                         0.099
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.800
- Arrival Time                  7.901
= Slack Time                   22.899
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      ------------------------------------------------------------------------
      Instance                Arc           Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      e/rd_addr_bin_r_reg[0]  CP ^          -         -      1.654    24.553  
      e/rd_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1    0.648  2.302    25.201  
      e/FE_PHC0_rd_addr_0     I v -> Z v    dl02d1    1.217  3.518    26.418  
      e/g196__1617            B v -> CO v   ah01d1    0.387  3.905    26.804  
      e/g195__3680            A v -> CO v   ah01d1    0.313  4.218    27.117  
      e/g192__5526            A v -> CO v   ah01d1    0.317  4.535    27.434  
      e/g189__4319            A v -> CO v   ah01d1    0.341  4.876    27.775  
      e/g187__5107            B1 v -> Z v   aoim22d1  0.266  5.142    28.041  
      e/g186                  I v -> ZN ^   inv0d0    0.513  5.655    28.554  
      e/g184__2398            I0 ^ -> Z ^   mx02d1    0.333  5.988    28.888  
      e/g201__8246            B1 ^ -> ZN ^  oaim22d1  0.254  6.242    29.142  
      e/g200__5122            A2 ^ -> ZN v  nd04d1    0.134  6.376    29.276  
      e/g199__1705            A v -> ZN ^   oan211d1  0.182  6.558    29.457  
      e/FE_PHC17_n_9          I ^ -> Z ^    dl02d1    1.343  7.901    30.800  
      e/empty_r_reg           D ^           dfprb1    0.000  7.901    30.800  
      ------------------------------------------------------------------------
Path 2: MET Setup Check with Pin e/rd_addr_grey_reg[3]/CP 
Endpoint:   e/rd_addr_grey_reg[3]/D  (^) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.835
- Setup                         0.148
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.751
- Arrival Time                  5.988
= Slack Time                   24.763
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      -----------------------------------------------------------------------
      Instance                Arc          Cell      Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      e/rd_addr_bin_r_reg[0]  CP ^         -         -      1.654    26.417  
      e/rd_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1    0.648  2.302    27.065  
      e/FE_PHC0_rd_addr_0     I v -> Z v   dl02d1    1.217  3.518    28.281  
      e/g196__1617            B v -> CO v  ah01d1    0.387  3.905    28.668  
      e/g195__3680            A v -> CO v  ah01d1    0.313  4.218    28.981  
      e/g192__5526            A v -> CO v  ah01d1    0.317  4.535    29.298  
      e/g189__4319            A v -> CO v  ah01d1    0.341  4.876    29.638  
      e/g187__5107            B1 v -> Z v  aoim22d1  0.266  5.142    29.905  
      e/g186                  I v -> ZN ^  inv0d0    0.513  5.655    30.418  
      e/g184__2398            I0 ^ -> Z ^  mx02d1    0.333  5.988    30.751  
      e/rd_addr_grey_reg[3]   D ^          dfcrq1    0.000  5.988    30.751  
      -----------------------------------------------------------------------
Path 3: MET Setup Check with Pin e/rd_addr_bin_r_reg[4]/CP 
Endpoint:   e/rd_addr_bin_r_reg[4]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.835
- Setup                         0.229
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.670
- Arrival Time                  5.655
= Slack Time                   25.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      -----------------------------------------------------------------------
      Instance                Arc          Cell      Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      e/rd_addr_bin_r_reg[0]  CP ^         -         -      1.654    26.669  
      e/rd_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1    0.648  2.302    27.317  
      e/FE_PHC0_rd_addr_0     I v -> Z v   dl02d1    1.217  3.518    28.533  
      e/g196__1617            B v -> CO v  ah01d1    0.387  3.905    28.920  
      e/g195__3680            A v -> CO v  ah01d1    0.313  4.218    29.233  
      e/g192__5526            A v -> CO v  ah01d1    0.317  4.535    29.550  
      e/g189__4319            A v -> CO v  ah01d1    0.341  4.876    29.891  
      e/g187__5107            B1 v -> Z v  aoim22d1  0.266  5.142    30.157  
      e/g186                  I v -> ZN ^  inv0d0    0.513  5.655    30.670  
      e/rd_addr_bin_r_reg[4]  D ^          dfcrb1    0.000  5.655    30.670  
      -----------------------------------------------------------------------
Path 4: MET Setup Check with Pin e/rd_addr_grey_reg[2]/CP 
Endpoint:   e/rd_addr_grey_reg[2]/D  (v) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.834
- Setup                         0.167
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.732
- Arrival Time                  5.494
= Slack Time                   25.239
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      e/rd_addr_bin_r_reg[0]  CP ^         -       -      1.654    26.893  
      e/rd_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.648  2.302    27.540  
      e/FE_PHC0_rd_addr_0     I v -> Z v   dl02d1  1.217  3.518    28.757  
      e/g196__1617            B v -> CO v  ah01d1  0.387  3.905    29.144  
      e/g195__3680            A v -> CO v  ah01d1  0.313  4.218    29.456  
      e/g192__5526            A v -> CO v  ah01d1  0.317  4.535    29.773  
      e/g189__4319            A v -> S ^   ah01d1  0.521  5.055    30.294  
      e/g188__6260            A1 ^ -> Z v  xr02d1  0.438  5.494    30.732  
      e/rd_addr_grey_reg[2]   D v          dfcrq1  0.000  5.494    30.732  
      ---------------------------------------------------------------------
Path 5: MET Setup Check with Pin e/rd_addr_grey_reg[1]/CP 
Endpoint:   e/rd_addr_grey_reg[1]/D  (v) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.834
- Setup                         0.165
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.734
- Arrival Time                  5.172
= Slack Time                   25.562
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      e/rd_addr_bin_r_reg[0]  CP ^         -       -      1.654    27.216  
      e/rd_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.648  2.302    27.864  
      e/FE_PHC0_rd_addr_0     I v -> Z v   dl02d1  1.217  3.518    29.080  
      e/g196__1617            B v -> CO v  ah01d1  0.387  3.905    29.467  
      e/g195__3680            A v -> CO v  ah01d1  0.313  4.218    29.780  
      e/g192__5526            A v -> S ^   ah01d1  0.519  4.737    30.299  
      e/g191__8428            A1 ^ -> Z v  xr02d1  0.435  5.172    30.734  
      e/rd_addr_grey_reg[1]   D v          dfcrq1  0.000  5.172    30.734  
      ---------------------------------------------------------------------
Path 6: MET Setup Check with Pin e/rd_addr_bin_r_reg[3]/CP 
Endpoint:   e/rd_addr_bin_r_reg[3]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.834
- Setup                         0.150
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.749
- Arrival Time                  5.056
= Slack Time                   25.694
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      e/rd_addr_bin_r_reg[0]  CP ^         -       -      1.654    27.348  
      e/rd_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.648  2.302    27.995  
      e/FE_PHC0_rd_addr_0     I v -> Z v   dl02d1  1.217  3.518    29.212  
      e/g196__1617            B v -> CO v  ah01d1  0.387  3.905    29.599  
      e/g195__3680            A v -> CO v  ah01d1  0.313  4.218    29.911  
      e/g192__5526            A v -> CO v  ah01d1  0.317  4.535    30.228  
      e/g189__4319            A v -> S ^   ah01d1  0.521  5.055    30.749  
      e/rd_addr_bin_r_reg[3]  D ^          dfcrq1  0.000  5.056    30.749  
      ---------------------------------------------------------------------
Path 7: MET Setup Check with Pin e/rd_addr_grey_reg[0]/CP 
Endpoint:   e/rd_addr_grey_reg[0]/D  (v) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.834
- Setup                         0.169
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.730
- Arrival Time                  4.865
= Slack Time                   25.866
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      e/rd_addr_bin_r_reg[0]  CP ^         -       -      1.654    27.520  
      e/rd_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.648  2.302    28.167  
      e/FE_PHC0_rd_addr_0     I v -> Z v   dl02d1  1.217  3.518    29.384  
      e/g196__1617            B v -> CO v  ah01d1  0.387  3.905    29.771  
      e/g195__3680            A v -> S ^   ah01d1  0.515  4.420    30.285  
      e/g194__6783            A1 ^ -> Z v  xr02d1  0.444  4.864    30.730  
      e/rd_addr_grey_reg[0]   D v          dfcrq1  0.000  4.865    30.730  
      ---------------------------------------------------------------------
Path 8: MET Setup Check with Pin rd_addr_sync/dff_2/rd_data_reg[3]/CP 
Endpoint:   rd_addr_sync/dff_2/rd_data_reg[3]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: rd_addr_sync/dff_1/rd_data_reg[3]/Q (^) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.835
- Setup                         0.145
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.755
- Arrival Time                  4.795
= Slack Time                   25.959
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      -------------------------------------------------------------------------------------
      Instance                                Arc          Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      rd_addr_sync/dff_1/rd_data_reg[3]       CP ^         -       -      1.654    27.614  
      rd_addr_sync/dff_1/rd_data_reg[3]       CP ^ -> Q ^  dfcrq1  0.509  2.163    28.122  
      rd_addr_sync/dff_2/FE_PHC8_in_data_n_3  I ^ -> Z ^   dl03d1  2.632  4.795    30.755  
      rd_addr_sync/dff_2/rd_data_reg[3]       D ^          dfcrq1  0.000  4.795    30.755  
      -------------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin rd_addr_sync/dff_2/rd_data_reg[1]/CP 
Endpoint:   rd_addr_sync/dff_2/rd_data_reg[1]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: rd_addr_sync/dff_1/rd_data_reg[1]/Q (^) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.834
- Setup                         0.143
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.756
- Arrival Time                  4.793
= Slack Time                   25.963
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      -------------------------------------------------------------------------------------
      Instance                                Arc          Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      rd_addr_sync/dff_1/rd_data_reg[1]       CP ^         -       -      1.654    27.617  
      rd_addr_sync/dff_1/rd_data_reg[1]       CP ^ -> Q ^  dfcrq1  0.516  2.170    28.134  
      rd_addr_sync/dff_2/FE_PHC9_in_data_n_1  I ^ -> Z ^   dl03d1  2.622  4.793    30.756  
      rd_addr_sync/dff_2/rd_data_reg[1]       D ^          dfcrq1  0.000  4.793    30.756  
      -------------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin rd_addr_sync/dff_2/rd_data_reg[0]/CP 
Endpoint:   rd_addr_sync/dff_2/rd_data_reg[0]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: rd_addr_sync/dff_1/rd_data_reg[0]/Q (^) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.834
- Setup                         0.143
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.756
- Arrival Time                  4.787
= Slack Time                   25.969
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      -------------------------------------------------------------------------------------
      Instance                                Arc          Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      rd_addr_sync/dff_1/rd_data_reg[0]       CP ^         -       -      1.654    27.624  
      rd_addr_sync/dff_1/rd_data_reg[0]       CP ^ -> Q ^  dfcrq1  0.512  2.166    28.135  
      rd_addr_sync/dff_2/FE_PHC6_in_data_n_0  I ^ -> Z ^   dl03d1  2.621  4.787    30.756  
      rd_addr_sync/dff_2/rd_data_reg[0]       D ^          dfcrq1  0.000  4.787    30.756  
      -------------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin rd_addr_sync/dff_2/rd_data_reg[4]/CP 
Endpoint:   rd_addr_sync/dff_2/rd_data_reg[4]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: rd_addr_sync/dff_1/rd_data_reg[4]/Q (^) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.835
- Setup                         0.143
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.757
- Arrival Time                  4.787
= Slack Time                   25.970
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      -------------------------------------------------------------------------------------
      Instance                                Arc          Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      rd_addr_sync/dff_1/rd_data_reg[4]       CP ^         -       -      1.654    27.624  
      rd_addr_sync/dff_1/rd_data_reg[4]       CP ^ -> Q ^  dfcrq1  0.512  2.166    28.135  
      rd_addr_sync/dff_2/FE_PHC5_in_data_n_4  I ^ -> Z ^   dl03d1  2.621  4.787    30.757  
      rd_addr_sync/dff_2/rd_data_reg[4]       D ^          dfcrq1  0.000  4.787    30.757  
      -------------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin rd_addr_sync/dff_2/rd_data_reg[2]/CP 
Endpoint:   rd_addr_sync/dff_2/rd_data_reg[2]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: rd_addr_sync/dff_1/rd_data_reg[2]/Q (^) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.834
- Setup                         0.140
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.759
- Arrival Time                  4.778
= Slack Time                   25.981
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      -------------------------------------------------------------------------------------
      Instance                                Arc          Cell    Delay  Arrival  Required  
                                                                          Time     Time  
      -------------------------------------------------------------------------------------
      rd_addr_sync/dff_1/rd_data_reg[2]       CP ^         -       -      1.654    27.635  
      rd_addr_sync/dff_1/rd_data_reg[2]       CP ^ -> Q ^  dfcrq1  0.515  2.169    28.150  
      rd_addr_sync/dff_2/FE_PHC7_in_data_n_2  I ^ -> Z ^   dl03d1  2.609  4.778    30.759  
      rd_addr_sync/dff_2/rd_data_reg[2]       D ^          dfcrq1  0.000  4.778    30.759  
      -------------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin e/rd_addr_bin_r_reg[2]/CP 
Endpoint:   e/rd_addr_bin_r_reg[2]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.834
- Setup                         0.150
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.749
- Arrival Time                  4.737
= Slack Time                   26.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      e/rd_addr_bin_r_reg[0]  CP ^         -       -      1.654    27.666  
      e/rd_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.648  2.302    28.313  
      e/FE_PHC0_rd_addr_0     I v -> Z v   dl02d1  1.217  3.518    29.530  
      e/g196__1617            B v -> CO v  ah01d1  0.387  3.905    29.917  
      e/g195__3680            A v -> CO v  ah01d1  0.313  4.218    30.229  
      e/g192__5526            A v -> S ^   ah01d1  0.519  4.737    30.749  
      e/rd_addr_bin_r_reg[2]  D ^          dfcrq1  0.000  4.737    30.749  
      ---------------------------------------------------------------------
Path 14: MET Setup Check with Pin e/rd_addr_bin_r_reg[1]/CP 
Endpoint:   e/rd_addr_bin_r_reg[1]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.834
- Setup                         0.148
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.751
- Arrival Time                  4.420
= Slack Time                   26.331
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      e/rd_addr_bin_r_reg[0]  CP ^         -       -      1.654    27.985  
      e/rd_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.648  2.302    28.633  
      e/FE_PHC0_rd_addr_0     I v -> Z v   dl02d1  1.217  3.518    29.849  
      e/g196__1617            B v -> CO v  ah01d1  0.387  3.905    30.236  
      e/g195__3680            A v -> S ^   ah01d1  0.515  4.420    30.751  
      e/rd_addr_bin_r_reg[1]  D ^          dfcrq1  0.000  4.420    30.751  
      ---------------------------------------------------------------------
Path 15: MET Setup Check with Pin e/rd_addr_bin_r_reg[0]/CP 
Endpoint:   e/rd_addr_bin_r_reg[0]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          0.834
- Setup                         0.141
+ Phase Shift                  30.000
+ CPPR Adjustment               0.815
- Uncertainty                   0.750
= Required Time                30.758
- Arrival Time                  4.075
= Slack Time                   26.683
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.654
     = Beginpoint Arrival Time       1.654
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      e/rd_addr_bin_r_reg[0]  CP ^         -       -      1.654    28.337  
      e/rd_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.648  2.302    28.985  
      e/FE_PHC0_rd_addr_0     I v -> Z v   dl02d1  1.217  3.518    30.201  
      e/g196__1617            B v -> S ^   ah01d1  0.557  4.075    30.758  
      e/rd_addr_bin_r_reg[0]  D ^          dfcrq1  0.000  4.075    30.758  
      ---------------------------------------------------------------------

