$date
    Mon Apr  6 20:58:21 2020
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module bluejay_datapath_tb $end
$var reg 1 ! reset_all $end
$var real 1 " usb3_data_in $end
$var reg 1 # WR_N $end
$var reg 1 $ TXE_N $end
$var reg 1 % clk_100 $end
$var reg 1 & SIM_DATA_IN_WR $end
$var real 1 ' usb_data_o $end
$var reg 1 ( ftdi_clk $end
$var reg 1 ) FT_OE $end
$var reg 1 * RESET_N $end
$var reg 1 + FT_RD $end
$var reg 1 , FR_RXF $end
$scope module usb_fifo0 $end
$var reg 1 # WR_N $end
$var reg 1 ( CLK $end
$var reg 1 $ TXE_N $end
$var reg 1 + RD_N $end
$var reg 1 * RESET_N $end
$var reg 1 & SIM_DATA_IN_WR $end
$var real 1 " SIM_DATA_IN $end
$var real 1 ' DATA $end
$var reg 1 , RX_F $end
$var reg 1 ) OE_N $end
$upscope $end
$scope module usb3_if0 $end
$var real 1 " usb3_data_in $end
$var reg 1 - dc32_fifo_is_full $end
$var reg 1 . RD_N $end
$var real 1 / dc32_fifo_data_in $end
$var reg 1 0 RD_N_r $end
$var reg 1 1 OE_N_r $end
$var reg 1 ( ftdi_clk $end
$var reg 1 ) FT_OE $end
$var reg 1 2 write_to_dc32_fifo $end
$var reg 1 3 RXF_N $end
$var reg 1 , FR_RXF $end
$var reg 1 + FT_RD $end
$var reg 1 4 OE_N $end
$upscope $end
$scope module bluejay_data0 $end
$var reg 11 5 v_counter $end
$var reg 1 6 next_line_rdy_i $end
$var reg 1 7 new_frame_i $end
$var reg 1 8 end_of_image_reached $end
$var real 1 9 data_i $end
$var reg 1 : sync_o $end
$var real 1 ; data_o $end
$var reg 1 < update_o $end
$var reg 8 = h_counter $end
$var string 3 > state $end
$var reg 8 ? state_timeout_counter $end
$var reg 1 @ get_next_word_o $end
$var reg 1 A clk_i $end
$var reg 1 B invert_o $end
$var reg 1 C get_next_word_cmd $end
$var reg 1 D fifo_empty_i $end
$var reg 1 E data_output_active_cmd $end
$var reg 1 ! reset_i $end
$var reg 1 F valid_o $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
s0 "
1#
1$
0%
0&
s0 '
0(
1)
1*
1+
1,
0-
0.
s0 /
00
01
02
03
04
b00000000000 5
06
07
08
s0 9
0:
s0 ;
0<
b00000000 =
sIDLE >
b00000000 ?
0@
0A
0B
0C
0D
0E
0F
$end
#5
1(
11
10
14
1.
12
0)
0+
#10
0(
#15
1(
