#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec  4 09:14:57 2021
# Process ID: 12340
# Current directory: D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.runs/synth_1
# Command line: vivado.exe -log InteractionHandler.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source InteractionHandler.tcl
# Log file: D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.runs/synth_1/InteractionHandler.vds
# Journal file: D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source InteractionHandler.tcl -notrace
Command: synth_design -top InteractionHandler -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1260
WARNING: [Synth 8-2507] parameter declaration becomes local in ClockGenerator with formal parameter declaration list [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/clock_generator.v:21]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'InteractionHandler' [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/Interaction_handler.v:18]
INFO: [Synth 8-6157] synthesizing module 'ClockGenerator' [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/clock_generator.v:12]
	Parameter TARGET_CYCLE_MS bound to: 1 - type: integer 
	Parameter HW_CLOCK_FREQ_MHZ bound to: 100 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/clock_generator.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ClockGenerator' (1#1) [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/clock_generator.v:12]
WARNING: [Synth 8-6090] variable 'ledRefreshTimerCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/Interaction_handler.v:158]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/Interaction_handler.v:162]
WARNING: [Synth 8-6090] variable 'scores' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/Interaction_handler.v:287]
WARNING: [Synth 8-6090] variable 'scores' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/Interaction_handler.v:315]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/Interaction_handler.v:236]
INFO: [Synth 8-6155] done synthesizing module 'InteractionHandler' (2#1) [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/Interaction_handler.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1136.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/InteractionHandler_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/InteractionHandler_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1136.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 21    
	   2 Input    4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 59    
	   3 Input   32 Bit        Muxes := 22    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   8 Input    8 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 14    
	   3 Input    2 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 19    
	   8 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1136.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1188.363 ; gain = 51.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1203.238 ; gain = 66.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1203.238 ; gain = 66.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1203.238 ; gain = 66.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1203.238 ; gain = 66.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1203.238 ; gain = 66.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1203.238 ; gain = 66.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   839|
|3     |LUT1   |   224|
|4     |LUT2   |   649|
|5     |LUT3   |   725|
|6     |LUT4   |   957|
|7     |LUT5   |   304|
|8     |LUT6   |  2121|
|9     |MUXF7  |     3|
|10    |FDRE   |   387|
|11    |FDSE   |     8|
|12    |IBUF   |     7|
|13    |OBUF   |    34|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1203.238 ; gain = 66.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1203.238 ; gain = 66.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1203.238 ; gain = 66.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1203.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 842 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'InteractionHandler' is not ideal for floorplanning, since the cellview 'InteractionHandler' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1213.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 666ee5b9
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1213.348 ; gain = 76.898
INFO: [Common 17-1381] The checkpoint 'D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.runs/synth_1/InteractionHandler.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file InteractionHandler_utilization_synth.rpt -pb InteractionHandler_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  4 09:15:52 2021...
