<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='238' type='455'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='238'>// Same as VMLAV but with i64, returning the low and</doc>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='63619' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='63619' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1745' c='_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12451' u='r' c='_ZL19PerformADDVecReducePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12455' u='r' c='_ZL19PerformADDVecReducePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15116' u='r' c='_ZL27PerformVECREDUCE_ADDCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
