{
  "module_name": "smu_v13_0_5_pmfw.h",
  "hash_id": "5774673e74a59dbaa010fd2ae68663836b0caa302c5ae9fc66c0655f9f584d2a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu_v13_0_5_pmfw.h",
  "human_readable_source": " \n\n#ifndef __SMU_V13_0_5_PMFW_H__\n#define __SMU_V13_0_5_PMFW_H__\n\n#include \"smu13_driver_if_v13_0_5.h\"\n\n#pragma pack(push, 1)\n\n#define ENABLE_DEBUG_FEATURES\n\n\n\n#define FEATURE_DATA_CALCULATION_BIT        0\n#define FEATURE_PPT_BIT                     1\n#define FEATURE_TDC_BIT                     2\n#define FEATURE_THERMAL_BIT                 3\n#define FEATURE_FIT_BIT                     4\n#define FEATURE_EDC_BIT                     5\n#define FEATURE_CSTATE_BOOST_BIT            6\n#define FEATURE_PROCHOT_BIT                 7\n#define FEATURE_CCLK_DPM_BIT                8\n#define FEATURE_FCLK_DPM_BIT                9\n#define FEATURE_LCLK_DPM_BIT                10\n#define FEATURE_PSI7_BIT                    11\n#define FEATURE_DLDO_BIT                    12\n#define FEATURE_SOCCLK_DEEP_SLEEP_BIT       13\n#define FEATURE_LCLK_DEEP_SLEEP_BIT         14\n#define FEATURE_SHUBCLK_DEEP_SLEEP_BIT      15\n#define FEATURE_DVO_BIT                     16\n#define FEATURE_CC6_BIT                     17\n#define FEATURE_PC6_BIT                     18\n#define FEATURE_DF_CSTATES_BIT              19\n#define FEATURE_CLOCK_GATING_BIT            20\n#define FEATURE_FAN_CONTROLLER_BIT          21\n#define FEATURE_CPPC_BIT                    22\n#define FEATURE_DLDO_DROPOUT_LIMITER_BIT    23\n#define FEATURE_CPPC_PREFERRED_CORES_BIT    24\n#define FEATURE_GMI_FOLDING_BIT             25\n#define FEATURE_GMI_DLWM_BIT                26\n#define FEATURE_XGMI_DLWM_BIT               27\n#define FEATURE_DF_LIGHT_CSTATE_BIT         28\n#define FEATURE_SMNCLK_DEEP_SLEEP_BIT       29\n#define FEATURE_PCIE_SPEED_CONTROLLER_BIT   30\n#define FEATURE_GFX_DPM_BIT             31\n#define FEATURE_DS_GFXCLK_BIT           32\n#define FEATURE_PCC_BIT                    33\n#define FEATURE_spare0_BIT                  34\n#define FEATURE_S0I3_BIT                35\n#define FEATURE_VCN_DPM_BIT             36\n#define FEATURE_DS_VCN_BIT              37\n#define FEATURE_MPDMA_TF_CLK_DEEP_SLEEP_BIT 38\n#define FEATURE_MPDMA_PM_CLK_DEEP_SLEEP_BIT 39\n#define FEATURE_VDDOFF_BIT              40\n#define FEATURE_DCFCLK_DPM_BIT          41\n#define FEATURE_DCFCLK_DEEP_SLEEP_BIT       42\n#define FEATURE_ATHUB_PG_BIT            43\n#define FEATURE_SOCCLK_DPM_BIT          44\n#define FEATURE_SHUBCLK_DPM_BIT         45\n#define FEATURE_MP0CLK_DPM_BIT          46\n#define FEATURE_MP0CLK_DEEP_SLEEP_BIT       47\n#define FEATURE_PERCCXPC6_BIT               48\n#define FEATURE_GFXOFF_BIT                  49\n#define NUM_FEATURES                    50\n\ntypedef struct {\n  \n  uint32_t CurrLevel_ACP     : 4;\n  uint32_t CurrLevel_ISP     : 4;\n  uint32_t CurrLevel_VCN     : 4;\n  uint32_t CurrLevel_LCLK    : 4;\n  uint32_t CurrLevel_MP0CLK  : 4;\n  uint32_t CurrLevel_FCLK    : 4;\n  uint32_t CurrLevel_SOCCLK  : 4;\n  uint32_t CurrLevel_DCFCLK : 4;\n  \n  uint32_t TargLevel_ACP     : 4;\n  uint32_t TargLevel_ISP     : 4;\n  uint32_t TargLevel_VCN     : 4;\n  uint32_t TargLevel_LCLK    : 4;\n  uint32_t TargLevel_MP0CLK  : 4;\n  uint32_t TargLevel_FCLK    : 4;\n  uint32_t TargLevel_SOCCLK  : 4;\n  uint32_t TargLevel_DCFCLK : 4;\n  \n  uint32_t CurrLevel_SHUBCLK  : 4;\n  uint32_t TargLevel_SHUBCLK  : 4;\n  uint32_t InUlv              : 1;\n  uint32_t InS0i2             : 1;\n  uint32_t InWhisperMode      : 1;\n  uint32_t GfxOn              : 1;\n  uint32_t RsmuCalBusyDpmIndex: 8;\n  uint32_t DpmHandlerId       : 8;\n  uint32_t DpmTimerId         : 4;\n  \n  uint32_t ReadWriteSmnRegAddr: 32;\n  \n  uint32_t Reserved1;\n  \n  uint32_t FeatureStatus[NUM_FEATURES / 32];\n} FwStatus_t;\n\n#pragma pack(pop)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}