vendor_name = ModelSim
source_file = 1, C:/Users/user/Desktop/DSD-067/part1/components.vhd
source_file = 1, C:/Users/user/Desktop/DSD-067/part1/alu1bit.vhd
source_file = 1, Waveform.vwf
source_file = 1, C:/Users/user/Desktop/DSD-067/part1/add.vwf
source_file = 1, C:/Users/user/Desktop/DSD-067/part1/and.vwf
source_file = 1, AND2.vwf
source_file = 1, C:/Users/user/Desktop/DSD-067/part1/or.vwf
source_file = 1, C:/Users/user/Desktop/DSD-067/part1/nand.vwf
source_file = 1, C:/Users/user/Desktop/DSD-067/part1/nor.vwf
source_file = 1, C:/Users/user/Desktop/DSD-067/part1/sub.vwf
source_file = 1, C:/Users/user/Desktop/DSD-067/part1/xor.vwf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/user/Desktop/DSD-067/part1/db/alu1bit.cbx.xml
design_name = alu1bit
instance = comp, \AInvert~I\, AInvert, alu1bit, 1
instance = comp, \a~I\, a, alu1bit, 1
instance = comp, \u6|sum~0\, u6|sum~0, alu1bit, 1
instance = comp, \Operation[0]~I\, Operation[0], alu1bit, 1
instance = comp, \Operation[1]~I\, Operation[1], alu1bit, 1
instance = comp, \b~I\, b, alu1bit, 1
instance = comp, \CarryIn~I\, CarryIn, alu1bit, 1
instance = comp, \u8|Mux0~0\, u8|Mux0~0, alu1bit, 1
instance = comp, \BInvert~I\, BInvert, alu1bit, 1
instance = comp, \u8|Mux0~1\, u8|Mux0~1, alu1bit, 1
instance = comp, \u8|Mux0~2\, u8|Mux0~2, alu1bit, 1
instance = comp, \u6|CarryOut~0\, u6|CarryOut~0, alu1bit, 1
instance = comp, \Result~I\, Result, alu1bit, 1
instance = comp, \CarryOut~I\, CarryOut, alu1bit, 1
