# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CANController.srcs/sources_1/new/SerialDataProcessor.vhd" \
"../../../../CANController.srcs/sources_1/new/bit_sample_clock.vhd" \
"../../../../CANController.srcs/sim_1/new/SerialDataProcessor_tb.vhd" \

# Do not sort compile order
nosort
