--------------- Build Started: 05/18/2020 12:36:31 Project: Final_Project, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Susanna\AppData\Local\Cypress Semiconductor\PSoC Creator\4.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Susanna\Desktop\Final_Project_DiGiacomo_Palmieri\Final_Project.cydsn\Final_Project.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Susanna\Desktop\Final_Project_DiGiacomo_Palmieri\Final_Project.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 12 pin(s) will be assigned a location by the fitter: BLU(0), CS(0), GREEN(0), MISO(0), MOSI(0), Pin_POT(0), RED(0), Rx(0), SCL(0), SCLK(0), SDA(0), Tx(0)
Analog Placement...
Info: apr.M0002: Analog signal "\ADC_DelSig:Net_35\" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 55% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 92% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 05/18/2020 12:36:48 ---------------
