==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'conv2d_label0' does not exist in function 'conv2d'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.711 ; gain = 44.516
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.727 ; gain = 44.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.125 ; gain = 45.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.352 ; gain = 46.156
INFO: [XFORM 203-101] Partitioning array 'b' (conv2d.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (conv2d.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (conv2d.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (conv2d.cpp:4) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 125.121 ; gain = 67.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 125.121 ; gain = 67.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.617 seconds; current allocated memory: 76.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 76.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a_4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv2d_mux_255_8_1_1' to 'conv2d_mux_255_8_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_mac_muladd_8s_8s_16ns_16_1_1' to 'conv2d_mac_muladdcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2d_mac_muladdcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_mux_255_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_mux_94_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 77.415 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 128.852 ; gain = 71.656
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 8.137 seconds; peak allocated memory: 77.415 MB.
