Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 15 18:25:14 2025
| Host         : P1-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
DPIR-1     Warning           Asynchronous driver check                                         10          
LUTAR-1    Warning           LUT drives async reset alert                                      3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (30)
7. checking multiple_clock (1762)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1762)
---------------------------------
 There are 1762 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.468        0.000                      0                 4405        0.035        0.000                      0                 4405        3.000        0.000                       0                  1771  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clk_out2_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clk_out2_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.468        0.000                      0                 2866        0.122        0.000                      0                 2866       12.000        0.000                       0                  1656  
  clk_out2_clk_wiz_0         24.686        0.000                      0                 1406        0.171        0.000                      0                 1406       19.500        0.000                       0                   111  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.470        0.000                      0                 2866        0.122        0.000                      0                 2866       12.000        0.000                       0                  1656  
  clk_out2_clk_wiz_0_1       24.690        0.000                      0                 1406        0.171        0.000                      0                 1406       19.500        0.000                       0                   111  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.468        0.000                      0                 2866        0.035        0.000                      0                 2866  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         24.686        0.000                      0                 1406        0.077        0.000                      0                 1406  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.468        0.000                      0                 2866        0.035        0.000                      0                 2866  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       24.686        0.000                      0                 1406        0.077        0.000                      0                 1406  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          2.200        0.000                      0                  133       14.406        0.000                      0                  133  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.200        0.000                      0                  133       14.406        0.000                      0                  133  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.200        0.000                      0                  133       14.406        0.000                      0                  133  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        2.203        0.000                      0                  133       14.408        0.000                      0                  133  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[13].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.388ns  (logic 3.146ns (21.866%)  route 11.242ns (78.134%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.508ns = ( 13.008 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          1.187    11.850    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.124    11.974 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__169/O
                         net (fo=1, routed)           0.000    11.974    CPU/pc_latch/dffe_gen[13].dff/q_reg_2
    SLICE_X1Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.587    13.008    CPU/pc_latch/dffe_gen[13].dff/clk0
    SLICE_X1Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/C
                         clock pessimism             -0.509    12.500    
                         clock uncertainty           -0.087    12.413    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.029    12.442    CPU/pc_latch/dffe_gen[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_output/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.210ns  (logic 3.028ns (21.308%)  route 11.182ns (78.692%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 12.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.866     8.054    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.124     8.178 r  CPU/dx_insn/dffe_gen[31].dff/q_i_22__0/O
                         net (fo=2, routed)           0.680     8.858    CPU/dx_insn/dffe_gen[31].dff/q_i_22__0_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I0_O)        0.150     9.008 f  CPU/dx_insn/dffe_gen[31].dff/q_i_6__5/O
                         net (fo=6, routed)           0.806     9.813    CPU/dx_insn/dffe_gen[31].dff/q_i_6__5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.332    10.145 f  CPU/dx_insn/dffe_gen[31].dff/q_i_1__260/O
                         net (fo=31, routed)          1.527    11.673    CPU/dx_insn/dffe_gen[31].dff/q_reg_46
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    11.797 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__229/O
                         net (fo=1, routed)           0.000    11.797    CPU/xm_output/dffe_gen[8].dff/alu_result_in[0]
    SLICE_X9Y72          FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.507    12.928    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X9Y72          FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.509    12.420    
                         clock uncertainty           -0.087    12.333    
    SLICE_X9Y72          FDCE (Setup_fdce_C_D)        0.029    12.362    CPU/xm_output/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.275ns  (logic 3.146ns (22.039%)  route 11.129ns (77.961%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          1.074    11.737    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.861 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__187/O
                         net (fo=1, routed)           0.000    11.861    CPU/pc_latch/dffe_gen[10].dff/q_reg_2
    SLICE_X0Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[10].dff/clk0
    SLICE_X0Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.087    12.414    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)        0.031    12.445    CPU/pc_latch/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_output/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 3.028ns (21.266%)  route 11.210ns (78.734%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 12.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.866     8.054    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.124     8.178 r  CPU/dx_insn/dffe_gen[31].dff/q_i_22__0/O
                         net (fo=2, routed)           0.680     8.858    CPU/dx_insn/dffe_gen[31].dff/q_i_22__0_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I0_O)        0.150     9.008 f  CPU/dx_insn/dffe_gen[31].dff/q_i_6__5/O
                         net (fo=6, routed)           0.806     9.813    CPU/dx_insn/dffe_gen[31].dff/q_i_6__5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.332    10.145 f  CPU/dx_insn/dffe_gen[31].dff/q_i_1__260/O
                         net (fo=31, routed)          1.555    11.701    CPU/dx_insn/dffe_gen[31].dff/q_reg_46
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__235/O
                         net (fo=1, routed)           0.000    11.825    CPU/xm_output/dffe_gen[10].dff/alu_result_in[0]
    SLICE_X8Y72          FDCE                                         r  CPU/xm_output/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.507    12.928    CPU/xm_output/dffe_gen[10].dff/clk0
    SLICE_X8Y72          FDCE                                         r  CPU/xm_output/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.509    12.420    
                         clock uncertainty           -0.087    12.333    
    SLICE_X8Y72          FDCE (Setup_fdce_C_D)        0.077    12.410    CPU/xm_output/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.252ns  (logic 3.146ns (22.074%)  route 11.106ns (77.926%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.512ns = ( 13.012 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.967    11.001    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X3Y80          LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  CPU/dx_insn/dffe_gen[31].dff/q_i_2__150/O
                         net (fo=1, routed)           0.590    11.715    CPU/dx_insn/dffe_gen[31].dff/q_i_2__150_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.124    11.839 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__161/O
                         net (fo=1, routed)           0.000    11.839    CPU/pc_latch/dffe_gen[28].dff/q_reg_2
    SLICE_X2Y79          FDCE                                         r  CPU/pc_latch/dffe_gen[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.591    13.012    CPU/pc_latch/dffe_gen[28].dff/clk0
    SLICE_X2Y79          FDCE                                         r  CPU/pc_latch/dffe_gen[28].dff/q_reg/C
                         clock pessimism             -0.509    12.504    
                         clock uncertainty           -0.087    12.417    
    SLICE_X2Y79          FDCE (Setup_fdce_C_D)        0.081    12.498    CPU/pc_latch/dffe_gen[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[24].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.235ns  (logic 3.146ns (22.100%)  route 11.089ns (77.900%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.967    11.001    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  CPU/dx_insn/dffe_gen[31].dff/q_i_2__155/O
                         net (fo=1, routed)           0.572    11.697    CPU/pc_latch/dffe_gen[24].dff/q_reg_4[0]
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.124    11.821 r  CPU/pc_latch/dffe_gen[24].dff/q_i_1__422/O
                         net (fo=1, routed)           0.000    11.821    CPU/pc_latch/dffe_gen[24].dff/q_i_1__422_n_0
    SLICE_X2Y77          FDCE                                         r  CPU/pc_latch/dffe_gen[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[24].dff/clk0
    SLICE_X2Y77          FDCE                                         r  CPU/pc_latch/dffe_gen[24].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.087    12.414    
    SLICE_X2Y77          FDCE (Setup_fdce_C_D)        0.081    12.495    CPU/pc_latch/dffe_gen[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[5].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.184ns  (logic 3.146ns (22.180%)  route 11.038ns (77.820%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 13.011 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.984    11.646    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.770 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__182/O
                         net (fo=1, routed)           0.000    11.770    CPU/pc_latch/dffe_gen[5].dff/q_reg_1
    SLICE_X3Y71          FDCE                                         r  CPU/pc_latch/dffe_gen[5].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.590    13.011    CPU/pc_latch/dffe_gen[5].dff/clk0
    SLICE_X3Y71          FDCE                                         r  CPU/pc_latch/dffe_gen[5].dff/q_reg/C
                         clock pessimism             -0.509    12.503    
                         clock uncertainty           -0.087    12.416    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.031    12.447    CPU/pc_latch/dffe_gen[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.180ns  (logic 3.146ns (22.187%)  route 11.034ns (77.813%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.979    11.642    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X3Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.766 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__185/O
                         net (fo=1, routed)           0.000    11.766    CPU/pc_latch/dffe_gen[8].dff/q_reg_5
    SLICE_X3Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[8].dff/clk0
    SLICE_X3Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.087    12.414    
    SLICE_X3Y72          FDCE (Setup_fdce_C_D)        0.029    12.443    CPU/pc_latch/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[1].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.174ns  (logic 3.146ns (22.195%)  route 11.028ns (77.805%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns = ( 13.006 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.974    11.637    CPU/pc_latch/dffe_gen[0].dff/flush_pipeline
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.124    11.761 r  CPU/pc_latch/dffe_gen[0].dff/q_i_1__188/O
                         net (fo=1, routed)           0.000    11.761    CPU/pc_latch/dffe_gen[1].dff/q_reg_2
    SLICE_X3Y74          FDCE                                         r  CPU/pc_latch/dffe_gen[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.585    13.006    CPU/pc_latch/dffe_gen[1].dff/clk0
    SLICE_X3Y74          FDCE                                         r  CPU/pc_latch/dffe_gen[1].dff/q_reg/C
                         clock pessimism             -0.509    12.498    
                         clock uncertainty           -0.087    12.411    
    SLICE_X3Y74          FDCE (Setup_fdce_C_D)        0.029    12.440    CPU/pc_latch/dffe_gen[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.173ns  (logic 3.146ns (22.198%)  route 11.027ns (77.802%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns = ( 13.006 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.972    11.635    CPU/pc_latch/dffe_gen[2].dff/flush_pipeline
    SLICE_X4Y73          LUT5 (Prop_lut5_I2_O)        0.124    11.759 r  CPU/pc_latch/dffe_gen[2].dff/q_i_1__181/O
                         net (fo=1, routed)           0.000    11.759    CPU/pc_latch/dffe_gen[4].dff/q_reg_4
    SLICE_X4Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.585    13.006    CPU/pc_latch/dffe_gen[4].dff/clk0
    SLICE_X4Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.509    12.498    
                         clock uncertainty           -0.087    12.411    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.031    12.442    CPU/pc_latch/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SW_M_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.205ns  (logic 0.146ns (71.307%)  route 0.059ns (28.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 12.213 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 11.982 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.594    11.982    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.146    12.128 r  SW_M_reg[15]/Q
                         net (fo=1, routed)           0.059    12.186    SW_M[15]
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.865    12.213    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.982    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.083    12.065    SW_Q_reg[15]
  -------------------------------------------------------------------
                         required time                        -12.065    
                         arrival time                          12.186    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SW_M_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.666%)  route 0.058ns (28.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 12.213 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 11.982 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.594    11.982    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_M_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.146    12.128 r  SW_M_reg[14]/Q
                         net (fo=1, routed)           0.058    12.185    SW_M[14]
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.865    12.213    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.982    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.078    12.060    SW_Q_reg[14]
  -------------------------------------------------------------------
                         required time                        -12.060    
                         arrival time                          12.185    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_PC/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.264%)  route 0.069ns (32.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.496 - 12.500 ) 
    Source Clock Delay      (SCD):    0.440ns = ( 12.940 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.590    12.940    CPU/dx_pc/dffe_gen[15].dff/clk0
    SLICE_X0Y73          FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141    13.081 r  CPU/dx_pc/dffe_gen[15].dff/q_reg/Q
                         net (fo=5, routed)           0.069    13.149    CPU/xm_PC/dffe_gen[15].dff/DX_pc[0]
    SLICE_X0Y73          FDCE                                         r  CPU/xm_PC/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.860    13.496    CPU/xm_PC/dffe_gen[15].dff/clk0
    SLICE_X0Y73          FDCE                                         r  CPU/xm_PC/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.556    12.940    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.071    13.011    CPU/xm_PC/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.011    
                         arrival time                          13.149    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 13.497 - 12.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 12.943 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.593    12.943    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X1Y79          FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141    13.084 r  CPU/fd_pc/dffe_gen[30].dff/q_reg/Q
                         net (fo=1, routed)           0.122    13.206    CPU/dx_pc/dffe_gen[30].dff/q_reg_0
    SLICE_X4Y79          FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.861    13.497    CPU/dx_pc/dffe_gen[30].dff/clk0
    SLICE_X4Y79          FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.520    12.977    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.075    13.052    CPU/dx_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.052    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.193%)  route 0.075ns (28.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.599    -0.513    CPU/md_unit/divide/AQ/d_flip_flop[9].dff/clk
    SLICE_X4Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/Q
                         net (fo=4, routed)           0.075    -0.297    CPU/md_unit/A/dffe_gen[10].dff/AQ_out[0]
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.045    -0.252 r  CPU/md_unit/A/dffe_gen[10].dff/q_i_1__80/O
                         net (fo=1, routed)           0.000    -0.252    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg_2
    SLICE_X5Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/clk
    SLICE_X5Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/C
                         clock pessimism             -0.217    -0.500    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.092    -0.408    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns = ( 13.502 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[4].dff/clk0
    SLICE_X0Y68          FDCE                                         r  CPU/fd_pc/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.188    CPU/dx_pc/dffe_gen[4].dff/q_reg_1
    SLICE_X3Y68          FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.866    13.502    CPU/dx_pc/dffe_gen[4].dff/clk0
    SLICE_X3Y68          FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.543    12.959    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.070    13.029    CPU/dx_pc/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.029    
                         arrival time                          13.188    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.735%)  route 0.110ns (37.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.568    -0.544    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk
    SLICE_X13Y68         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/Q
                         net (fo=3, routed)           0.110    -0.293    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/AQ_out[55]
    SLICE_X14Y69         LUT4 (Prop_lut4_I1_O)        0.045    -0.248 r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_i_1__370/O
                         net (fo=1, routed)           0.000    -0.248    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_5
    SLICE_X14Y69         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.836    -0.316    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/clk
    SLICE_X14Y69         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X14Y69         FDCE (Hold_fdce_C_D)         0.120    -0.411    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.496 - 12.500 ) 
    Source Clock Delay      (SCD):    0.439ns = ( 12.939 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.589    12.939    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X0Y75          FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    13.080 r  CPU/fd_pc/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.183    CPU/dx_pc/dffe_gen[23].dff/q_reg_1
    SLICE_X2Y76          FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.860    13.496    CPU/dx_pc/dffe_gen[23].dff/clk0
    SLICE_X2Y76          FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.543    12.953    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.063    13.016    CPU/dx_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.016    
                         arrival time                          13.183    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 13.501 - 12.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 12.943 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.593    12.943    CPU/fd_pc/dffe_gen[8].dff/clk0
    SLICE_X0Y70          FDCE                                         r  CPU/fd_pc/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141    13.084 r  CPU/fd_pc/dffe_gen[8].dff/q_reg/Q
                         net (fo=1, routed)           0.113    13.196    CPU/dx_pc/dffe_gen[8].dff/q_reg_2
    SLICE_X0Y69          FDCE                                         r  CPU/dx_pc/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.865    13.501    CPU/dx_pc/dffe_gen[8].dff/clk0
    SLICE_X0Y69          FDCE                                         r  CPU/dx_pc/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.543    12.958    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.070    13.028    CPU/dx_pc/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.028    
                         arrival time                          13.196    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[1].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[1].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 13.503 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[1].dff/clk0
    SLICE_X0Y68          FDCE                                         r  CPU/fd_pc/dffe_gen[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[1].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.188    CPU/dx_pc/dffe_gen[1].dff/q_reg_1
    SLICE_X2Y67          FDCE                                         r  CPU/dx_pc/dffe_gen[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.867    13.503    CPU/dx_pc/dffe_gen[1].dff/clk0
    SLICE_X2Y67          FDCE                                         r  CPU/dx_pc/dffe_gen[1].dff/q_reg/C
                         clock pessimism             -0.543    12.960    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.059    13.019    CPU/dx_pc/dffe_gen[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.019    
                         arrival time                          13.188    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y14    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y15    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y26    ProcMem/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   q_reg_i_2__63/I
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y84     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y82     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y81     LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y84     LED_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y82     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y82     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y81     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y81     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y82     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y82     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y81     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y81     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.686ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.806ns  (logic 4.771ns (32.222%)  route 10.035ns (67.778%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 38.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[17]
                         net (fo=46, routed)          6.349    10.526    VGA_display/ImageData/P[17]
    SLICE_X10Y70         LUT5 (Prop_lut5_I2_O)        0.124    10.650 r  VGA_display/ImageData/MemoryArray_reg_0_5_ENARDEN_cooolgate_en_gate_12_LOPT_REMAP/O
                         net (fo=1, routed)           1.810    12.460    VGA_display/ImageData/MemoryArray_reg_0_5_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.731    38.193    VGA_display/ImageData/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                         clock pessimism             -0.509    37.684    
                         clock uncertainty           -0.095    37.590    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.147    VGA_display/ImageData/MemoryArray_reg_0_5
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                 24.686    

Slack (MET) :             24.705ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.779ns  (logic 4.771ns (32.282%)  route 10.008ns (67.718%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         6.194    10.372    VGA_display/ImageData/P[15]
    SLICE_X11Y70         LUT5 (Prop_lut5_I3_O)        0.124    10.496 r  VGA_display/ImageData/MemoryArray_reg_6_5_ENARDEN_cooolgate_en_gate_63_LOPT_REMAP/O
                         net (fo=1, routed)           1.937    12.433    VGA_display/ImageData/MemoryArray_reg_6_5_ENARDEN_cooolgate_en_sig_34
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.138    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.138    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                 24.705    

Slack (MET) :             24.733ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_1_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.763ns  (logic 4.771ns (32.317%)  route 9.992ns (67.683%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[17]
                         net (fo=46, routed)          2.886     7.063    VGA_display/ImageData/P[17]
    SLICE_X56Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.187 r  VGA_display/ImageData/MemoryArray_reg_0_0_i_1/O
                         net (fo=9, routed)           5.230    12.417    VGA_display/ImageData/MemoryArray_reg_0_0_i_1_n_0
    RAMB36_X0Y8          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_1_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.734    38.196    VGA_display/ImageData/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_1_5/CLKARDCLK
                         clock pessimism             -0.509    37.687    
                         clock uncertainty           -0.095    37.593    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.150    VGA_display/ImageData/MemoryArray_reg_1_5
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                 24.733    

Slack (MET) :             24.888ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 4.647ns (31.996%)  route 9.877ns (68.004%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         8.000    12.178    VGA_display/ImageData/P[15]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.066    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.066    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 24.888    

Slack (MET) :             25.069ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.281ns  (logic 4.647ns (32.540%)  route 9.634ns (67.460%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 38.173 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[5])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[5]
                         net (fo=80, routed)          7.757    11.935    VGA_display/ImageData/P[5]
    RAMB36_X1Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.711    38.173    VGA_display/ImageData/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_3/CLKARDCLK
                         clock pessimism             -0.509    37.664    
                         clock uncertainty           -0.095    37.570    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    37.004    VGA_display/ImageData/MemoryArray_reg_6_3
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                 25.069    

Slack (MET) :             25.236ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_7_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 4.647ns (32.769%)  route 9.534ns (67.231%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 38.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         7.658    11.835    VGA_display/ImageData/P[15]
    RAMB36_X0Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_7_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.727    38.189    VGA_display/ImageData/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_7_5/CLKARDCLK
                         clock pessimism             -0.509    37.680    
                         clock uncertainty           -0.095    37.586    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.071    VGA_display/ImageData/MemoryArray_reg_7_5
  -------------------------------------------------------------------
                         required time                         37.071    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 25.236    

Slack (MET) :             25.284ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_4_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.043ns  (logic 4.771ns (33.975%)  route 9.272ns (66.025%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         6.336    10.513    VGA_display/ImageData/P[15]
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    10.637 r  VGA_display/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_gate_46_LOPT_REMAP/O
                         net (fo=1, routed)           1.059    11.697    VGA_display/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_sig_25
    RAMB36_X0Y11         RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_4_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.566    38.027    VGA_display/ImageData/clk_out2
    RAMB36_X0Y11         RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                         clock pessimism             -0.509    37.519    
                         clock uncertainty           -0.095    37.424    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.981    VGA_display/ImageData/MemoryArray_reg_4_5
  -------------------------------------------------------------------
                         required time                         36.981    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                 25.284    

Slack (MET) :             25.294ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.067ns  (logic 4.647ns (33.036%)  route 9.420ns (66.964%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[3]
                         net (fo=80, routed)          7.543    11.720    VGA_display/ImageData/P[3]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    37.015    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                 25.294    

Slack (MET) :             25.321ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.040ns  (logic 4.647ns (33.097%)  route 9.393ns (66.903%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[14]
                         net (fo=80, routed)          7.517    11.694    VGA_display/ImageData/P[14]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    37.015    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                 25.321    

Slack (MET) :             25.393ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_0_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 4.647ns (33.127%)  route 9.381ns (66.873%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 38.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         7.504    11.682    VGA_display/ImageData/P[15]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.731    38.193    VGA_display/ImageData/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                         clock pessimism             -0.509    37.684    
                         clock uncertainty           -0.095    37.590    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.075    VGA_display/ImageData/MemoryArray_reg_0_5
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                 25.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (59.909%)  route 0.126ns (40.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.126    -0.252    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X78Y107        LUT5 (Prop_lut5_I3_O)        0.048    -0.204 r  VGA_display/Display/vPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    VGA_display/Display/vPos[3]_i_1_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[3]/C
                         clock pessimism             -0.219    -0.506    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.131    -0.375    VGA_display/Display/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.126    -0.252    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X78Y107        LUT5 (Prop_lut5_I3_O)        0.045    -0.207 r  VGA_display/Display/vPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    VGA_display/Display/vPos[2]_i_1_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
                         clock pessimism             -0.219    -0.506    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.121    -0.385    VGA_display/Display/vPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.621%)  route 0.124ns (33.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.148    -0.370 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=4, routed)           0.124    -0.246    VGA_display/Display/Q[3]
    SLICE_X78Y105        LUT5 (Prop_lut5_I0_O)        0.099    -0.147 r  VGA_display/Display/hPos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    VGA_display/Display/hPos[4]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[4]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.121    -0.397    VGA_display/Display/hPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.672%)  route 0.166ns (44.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=8, routed)           0.166    -0.189    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X78Y107        LUT6 (Prop_lut6_I0_O)        0.045    -0.144 r  VGA_display/Display/vPos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.144    VGA_display/Display/vPos[9]_i_2_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[9]/C
                         clock pessimism             -0.232    -0.519    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.121    -0.398    VGA_display/Display/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.591    -0.521    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=16, routed)          0.182    -0.198    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X77Y106        LUT5 (Prop_lut5_I1_O)        0.042    -0.156 r  VGA_display/Display/vPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    VGA_display/Display/vPos[8]_i_1_n_0
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.864    -0.288    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X77Y106        FDCE (Hold_fdce_C_D)         0.107    -0.414    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 VGA_display/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.814%)  route 0.564ns (75.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.595    -0.517    VGA_display/ImageData/clk_out2
    SLICE_X72Y95         FDRE                                         r  VGA_display/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  VGA_display/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.190    -0.186    VGA_display/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X72Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.141 r  VGA_display/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.373     0.232    VGA_display/ColorPalette/ADDRARDADDR[7]
    RAMB18_X2Y42         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.902    -0.250    VGA_display/ColorPalette/clk_out2
    RAMB18_X2Y42         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.040    -0.210    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.027    VGA_display/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.168    VGA_display/Display/Q[0]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.043    -0.125 r  VGA_display/Display/hPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    VGA_display/Display/hPos[1]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.131    -0.387    VGA_display/Display/hPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.168    VGA_display/Display/Q[0]
    SLICE_X78Y105        LUT4 (Prop_lut4_I1_O)        0.043    -0.125 r  VGA_display/Display/hPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    VGA_display/Display/hPos[3]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.131    -0.387    VGA_display/Display/hPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.736%)  route 0.159ns (43.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=8, routed)           0.159    -0.196    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X79Y107        LUT6 (Prop_lut6_I4_O)        0.045    -0.151 r  VGA_display/Display/vPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA_display/Display/vPos[5]_i_1_n_0
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[5]/C
                         clock pessimism             -0.219    -0.506    
    SLICE_X79Y107        FDCE (Hold_fdce_C_D)         0.092    -0.414    VGA_display/Display/vPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=8, routed)           0.170    -0.207    VGA_display/Display/Q[6]
    SLICE_X79Y105        LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  VGA_display/Display/hPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    VGA_display/Display/hPos[8]
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[8]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X79Y105        FDCE (Hold_fdce_C_D)         0.092    -0.426    VGA_display/Display/hPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y22    VGA_display/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y28    VGA_display/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y28    VGA_display/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15    VGA_display/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y24    VGA_display/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7     VGA_display/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9     VGA_display/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10    VGA_display/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y23    VGA_display/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y29    VGA_display/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[13].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.388ns  (logic 3.146ns (21.866%)  route 11.242ns (78.134%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.508ns = ( 13.008 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          1.187    11.850    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.124    11.974 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__169/O
                         net (fo=1, routed)           0.000    11.974    CPU/pc_latch/dffe_gen[13].dff/q_reg_2
    SLICE_X1Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.587    13.008    CPU/pc_latch/dffe_gen[13].dff/clk0
    SLICE_X1Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/C
                         clock pessimism             -0.509    12.500    
                         clock uncertainty           -0.085    12.415    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.029    12.444    CPU/pc_latch/dffe_gen[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_output/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.210ns  (logic 3.028ns (21.308%)  route 11.182ns (78.692%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 12.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.866     8.054    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.124     8.178 r  CPU/dx_insn/dffe_gen[31].dff/q_i_22__0/O
                         net (fo=2, routed)           0.680     8.858    CPU/dx_insn/dffe_gen[31].dff/q_i_22__0_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I0_O)        0.150     9.008 f  CPU/dx_insn/dffe_gen[31].dff/q_i_6__5/O
                         net (fo=6, routed)           0.806     9.813    CPU/dx_insn/dffe_gen[31].dff/q_i_6__5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.332    10.145 f  CPU/dx_insn/dffe_gen[31].dff/q_i_1__260/O
                         net (fo=31, routed)          1.527    11.673    CPU/dx_insn/dffe_gen[31].dff/q_reg_46
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    11.797 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__229/O
                         net (fo=1, routed)           0.000    11.797    CPU/xm_output/dffe_gen[8].dff/alu_result_in[0]
    SLICE_X9Y72          FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.507    12.928    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X9Y72          FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.509    12.420    
                         clock uncertainty           -0.085    12.335    
    SLICE_X9Y72          FDCE (Setup_fdce_C_D)        0.029    12.364    CPU/xm_output/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.275ns  (logic 3.146ns (22.039%)  route 11.129ns (77.961%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          1.074    11.737    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.861 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__187/O
                         net (fo=1, routed)           0.000    11.861    CPU/pc_latch/dffe_gen[10].dff/q_reg_2
    SLICE_X0Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[10].dff/clk0
    SLICE_X0Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.085    12.416    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)        0.031    12.447    CPU/pc_latch/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_output/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 3.028ns (21.266%)  route 11.210ns (78.734%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 12.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.866     8.054    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.124     8.178 r  CPU/dx_insn/dffe_gen[31].dff/q_i_22__0/O
                         net (fo=2, routed)           0.680     8.858    CPU/dx_insn/dffe_gen[31].dff/q_i_22__0_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I0_O)        0.150     9.008 f  CPU/dx_insn/dffe_gen[31].dff/q_i_6__5/O
                         net (fo=6, routed)           0.806     9.813    CPU/dx_insn/dffe_gen[31].dff/q_i_6__5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.332    10.145 f  CPU/dx_insn/dffe_gen[31].dff/q_i_1__260/O
                         net (fo=31, routed)          1.555    11.701    CPU/dx_insn/dffe_gen[31].dff/q_reg_46
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__235/O
                         net (fo=1, routed)           0.000    11.825    CPU/xm_output/dffe_gen[10].dff/alu_result_in[0]
    SLICE_X8Y72          FDCE                                         r  CPU/xm_output/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.507    12.928    CPU/xm_output/dffe_gen[10].dff/clk0
    SLICE_X8Y72          FDCE                                         r  CPU/xm_output/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.509    12.420    
                         clock uncertainty           -0.085    12.335    
    SLICE_X8Y72          FDCE (Setup_fdce_C_D)        0.077    12.412    CPU/xm_output/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.252ns  (logic 3.146ns (22.074%)  route 11.106ns (77.926%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.512ns = ( 13.012 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.967    11.001    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X3Y80          LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  CPU/dx_insn/dffe_gen[31].dff/q_i_2__150/O
                         net (fo=1, routed)           0.590    11.715    CPU/dx_insn/dffe_gen[31].dff/q_i_2__150_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.124    11.839 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__161/O
                         net (fo=1, routed)           0.000    11.839    CPU/pc_latch/dffe_gen[28].dff/q_reg_2
    SLICE_X2Y79          FDCE                                         r  CPU/pc_latch/dffe_gen[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.591    13.012    CPU/pc_latch/dffe_gen[28].dff/clk0
    SLICE_X2Y79          FDCE                                         r  CPU/pc_latch/dffe_gen[28].dff/q_reg/C
                         clock pessimism             -0.509    12.504    
                         clock uncertainty           -0.085    12.419    
    SLICE_X2Y79          FDCE (Setup_fdce_C_D)        0.081    12.500    CPU/pc_latch/dffe_gen[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[24].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.235ns  (logic 3.146ns (22.100%)  route 11.089ns (77.900%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.967    11.001    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  CPU/dx_insn/dffe_gen[31].dff/q_i_2__155/O
                         net (fo=1, routed)           0.572    11.697    CPU/pc_latch/dffe_gen[24].dff/q_reg_4[0]
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.124    11.821 r  CPU/pc_latch/dffe_gen[24].dff/q_i_1__422/O
                         net (fo=1, routed)           0.000    11.821    CPU/pc_latch/dffe_gen[24].dff/q_i_1__422_n_0
    SLICE_X2Y77          FDCE                                         r  CPU/pc_latch/dffe_gen[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[24].dff/clk0
    SLICE_X2Y77          FDCE                                         r  CPU/pc_latch/dffe_gen[24].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.085    12.416    
    SLICE_X2Y77          FDCE (Setup_fdce_C_D)        0.081    12.497    CPU/pc_latch/dffe_gen[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[5].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.184ns  (logic 3.146ns (22.180%)  route 11.038ns (77.820%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 13.011 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.984    11.646    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.770 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__182/O
                         net (fo=1, routed)           0.000    11.770    CPU/pc_latch/dffe_gen[5].dff/q_reg_1
    SLICE_X3Y71          FDCE                                         r  CPU/pc_latch/dffe_gen[5].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.590    13.011    CPU/pc_latch/dffe_gen[5].dff/clk0
    SLICE_X3Y71          FDCE                                         r  CPU/pc_latch/dffe_gen[5].dff/q_reg/C
                         clock pessimism             -0.509    12.503    
                         clock uncertainty           -0.085    12.418    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.031    12.449    CPU/pc_latch/dffe_gen[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.180ns  (logic 3.146ns (22.187%)  route 11.034ns (77.813%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.979    11.642    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X3Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.766 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__185/O
                         net (fo=1, routed)           0.000    11.766    CPU/pc_latch/dffe_gen[8].dff/q_reg_5
    SLICE_X3Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[8].dff/clk0
    SLICE_X3Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.085    12.416    
    SLICE_X3Y72          FDCE (Setup_fdce_C_D)        0.029    12.445    CPU/pc_latch/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[1].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.174ns  (logic 3.146ns (22.195%)  route 11.028ns (77.805%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns = ( 13.006 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.974    11.637    CPU/pc_latch/dffe_gen[0].dff/flush_pipeline
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.124    11.761 r  CPU/pc_latch/dffe_gen[0].dff/q_i_1__188/O
                         net (fo=1, routed)           0.000    11.761    CPU/pc_latch/dffe_gen[1].dff/q_reg_2
    SLICE_X3Y74          FDCE                                         r  CPU/pc_latch/dffe_gen[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.585    13.006    CPU/pc_latch/dffe_gen[1].dff/clk0
    SLICE_X3Y74          FDCE                                         r  CPU/pc_latch/dffe_gen[1].dff/q_reg/C
                         clock pessimism             -0.509    12.498    
                         clock uncertainty           -0.085    12.413    
    SLICE_X3Y74          FDCE (Setup_fdce_C_D)        0.029    12.442    CPU/pc_latch/dffe_gen[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.173ns  (logic 3.146ns (22.198%)  route 11.027ns (77.802%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns = ( 13.006 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.972    11.635    CPU/pc_latch/dffe_gen[2].dff/flush_pipeline
    SLICE_X4Y73          LUT5 (Prop_lut5_I2_O)        0.124    11.759 r  CPU/pc_latch/dffe_gen[2].dff/q_i_1__181/O
                         net (fo=1, routed)           0.000    11.759    CPU/pc_latch/dffe_gen[4].dff/q_reg_4
    SLICE_X4Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.585    13.006    CPU/pc_latch/dffe_gen[4].dff/clk0
    SLICE_X4Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.509    12.498    
                         clock uncertainty           -0.085    12.413    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.031    12.444    CPU/pc_latch/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  0.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SW_M_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.205ns  (logic 0.146ns (71.307%)  route 0.059ns (28.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 12.213 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 11.982 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.594    11.982    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.146    12.128 r  SW_M_reg[15]/Q
                         net (fo=1, routed)           0.059    12.186    SW_M[15]
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.865    12.213    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.982    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.083    12.065    SW_Q_reg[15]
  -------------------------------------------------------------------
                         required time                        -12.065    
                         arrival time                          12.186    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SW_M_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.666%)  route 0.058ns (28.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 12.213 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 11.982 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.594    11.982    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_M_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.146    12.128 r  SW_M_reg[14]/Q
                         net (fo=1, routed)           0.058    12.185    SW_M[14]
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.865    12.213    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.982    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.078    12.060    SW_Q_reg[14]
  -------------------------------------------------------------------
                         required time                        -12.060    
                         arrival time                          12.185    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_PC/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.264%)  route 0.069ns (32.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.496 - 12.500 ) 
    Source Clock Delay      (SCD):    0.440ns = ( 12.940 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.590    12.940    CPU/dx_pc/dffe_gen[15].dff/clk0
    SLICE_X0Y73          FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141    13.081 r  CPU/dx_pc/dffe_gen[15].dff/q_reg/Q
                         net (fo=5, routed)           0.069    13.149    CPU/xm_PC/dffe_gen[15].dff/DX_pc[0]
    SLICE_X0Y73          FDCE                                         r  CPU/xm_PC/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.860    13.496    CPU/xm_PC/dffe_gen[15].dff/clk0
    SLICE_X0Y73          FDCE                                         r  CPU/xm_PC/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.556    12.940    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.071    13.011    CPU/xm_PC/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.011    
                         arrival time                          13.149    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 13.497 - 12.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 12.943 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.593    12.943    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X1Y79          FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141    13.084 r  CPU/fd_pc/dffe_gen[30].dff/q_reg/Q
                         net (fo=1, routed)           0.122    13.206    CPU/dx_pc/dffe_gen[30].dff/q_reg_0
    SLICE_X4Y79          FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.861    13.497    CPU/dx_pc/dffe_gen[30].dff/clk0
    SLICE_X4Y79          FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.520    12.977    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.075    13.052    CPU/dx_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.052    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.193%)  route 0.075ns (28.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.599    -0.513    CPU/md_unit/divide/AQ/d_flip_flop[9].dff/clk
    SLICE_X4Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/Q
                         net (fo=4, routed)           0.075    -0.297    CPU/md_unit/A/dffe_gen[10].dff/AQ_out[0]
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.045    -0.252 r  CPU/md_unit/A/dffe_gen[10].dff/q_i_1__80/O
                         net (fo=1, routed)           0.000    -0.252    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg_2
    SLICE_X5Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/clk
    SLICE_X5Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/C
                         clock pessimism             -0.217    -0.500    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.092    -0.408    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns = ( 13.502 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[4].dff/clk0
    SLICE_X0Y68          FDCE                                         r  CPU/fd_pc/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.188    CPU/dx_pc/dffe_gen[4].dff/q_reg_1
    SLICE_X3Y68          FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.866    13.502    CPU/dx_pc/dffe_gen[4].dff/clk0
    SLICE_X3Y68          FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.543    12.959    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.070    13.029    CPU/dx_pc/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.029    
                         arrival time                          13.188    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.735%)  route 0.110ns (37.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.568    -0.544    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk
    SLICE_X13Y68         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/Q
                         net (fo=3, routed)           0.110    -0.293    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/AQ_out[55]
    SLICE_X14Y69         LUT4 (Prop_lut4_I1_O)        0.045    -0.248 r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_i_1__370/O
                         net (fo=1, routed)           0.000    -0.248    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_5
    SLICE_X14Y69         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.836    -0.316    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/clk
    SLICE_X14Y69         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X14Y69         FDCE (Hold_fdce_C_D)         0.120    -0.411    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.496 - 12.500 ) 
    Source Clock Delay      (SCD):    0.439ns = ( 12.939 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.589    12.939    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X0Y75          FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    13.080 r  CPU/fd_pc/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.183    CPU/dx_pc/dffe_gen[23].dff/q_reg_1
    SLICE_X2Y76          FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.860    13.496    CPU/dx_pc/dffe_gen[23].dff/clk0
    SLICE_X2Y76          FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.543    12.953    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.063    13.016    CPU/dx_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.016    
                         arrival time                          13.183    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 13.501 - 12.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 12.943 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.593    12.943    CPU/fd_pc/dffe_gen[8].dff/clk0
    SLICE_X0Y70          FDCE                                         r  CPU/fd_pc/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141    13.084 r  CPU/fd_pc/dffe_gen[8].dff/q_reg/Q
                         net (fo=1, routed)           0.113    13.196    CPU/dx_pc/dffe_gen[8].dff/q_reg_2
    SLICE_X0Y69          FDCE                                         r  CPU/dx_pc/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.865    13.501    CPU/dx_pc/dffe_gen[8].dff/clk0
    SLICE_X0Y69          FDCE                                         r  CPU/dx_pc/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.543    12.958    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.070    13.028    CPU/dx_pc/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.028    
                         arrival time                          13.196    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[1].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[1].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 13.503 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[1].dff/clk0
    SLICE_X0Y68          FDCE                                         r  CPU/fd_pc/dffe_gen[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[1].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.188    CPU/dx_pc/dffe_gen[1].dff/q_reg_1
    SLICE_X2Y67          FDCE                                         r  CPU/dx_pc/dffe_gen[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.867    13.503    CPU/dx_pc/dffe_gen[1].dff/clk0
    SLICE_X2Y67          FDCE                                         r  CPU/dx_pc/dffe_gen[1].dff/q_reg/C
                         clock pessimism             -0.543    12.960    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.059    13.019    CPU/dx_pc/dffe_gen[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.019    
                         arrival time                          13.188    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y14    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y15    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y26    ProcMem/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   q_reg_i_2__63/I
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y84     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y82     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y81     LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y84     LED_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y82     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y82     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y81     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y81     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y82     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y82     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y81     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y81     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y84     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       24.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.690ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.806ns  (logic 4.771ns (32.222%)  route 10.035ns (67.778%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 38.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[17]
                         net (fo=46, routed)          6.349    10.526    VGA_display/ImageData/P[17]
    SLICE_X10Y70         LUT5 (Prop_lut5_I2_O)        0.124    10.650 r  VGA_display/ImageData/MemoryArray_reg_0_5_ENARDEN_cooolgate_en_gate_12_LOPT_REMAP/O
                         net (fo=1, routed)           1.810    12.460    VGA_display/ImageData/MemoryArray_reg_0_5_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.731    38.193    VGA_display/ImageData/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                         clock pessimism             -0.509    37.684    
                         clock uncertainty           -0.091    37.593    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.150    VGA_display/ImageData/MemoryArray_reg_0_5
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                 24.690    

Slack (MET) :             24.708ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.779ns  (logic 4.771ns (32.282%)  route 10.008ns (67.718%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         6.194    10.372    VGA_display/ImageData/P[15]
    SLICE_X11Y70         LUT5 (Prop_lut5_I3_O)        0.124    10.496 r  VGA_display/ImageData/MemoryArray_reg_6_5_ENARDEN_cooolgate_en_gate_63_LOPT_REMAP/O
                         net (fo=1, routed)           1.937    12.433    VGA_display/ImageData/MemoryArray_reg_6_5_ENARDEN_cooolgate_en_sig_34
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.091    37.584    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.141    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.141    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                 24.708    

Slack (MET) :             24.736ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_1_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.763ns  (logic 4.771ns (32.317%)  route 9.992ns (67.683%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[17]
                         net (fo=46, routed)          2.886     7.063    VGA_display/ImageData/P[17]
    SLICE_X56Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.187 r  VGA_display/ImageData/MemoryArray_reg_0_0_i_1/O
                         net (fo=9, routed)           5.230    12.417    VGA_display/ImageData/MemoryArray_reg_0_0_i_1_n_0
    RAMB36_X0Y8          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_1_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.734    38.196    VGA_display/ImageData/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_1_5/CLKARDCLK
                         clock pessimism             -0.509    37.687    
                         clock uncertainty           -0.091    37.596    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.153    VGA_display/ImageData/MemoryArray_reg_1_5
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                 24.736    

Slack (MET) :             24.892ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 4.647ns (31.996%)  route 9.877ns (68.004%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         8.000    12.178    VGA_display/ImageData/P[15]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.091    37.584    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.069    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 24.892    

Slack (MET) :             25.073ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.281ns  (logic 4.647ns (32.540%)  route 9.634ns (67.460%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 38.173 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[5])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[5]
                         net (fo=80, routed)          7.757    11.935    VGA_display/ImageData/P[5]
    RAMB36_X1Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.711    38.173    VGA_display/ImageData/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_3/CLKARDCLK
                         clock pessimism             -0.509    37.664    
                         clock uncertainty           -0.091    37.573    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    37.007    VGA_display/ImageData/MemoryArray_reg_6_3
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                 25.073    

Slack (MET) :             25.239ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_7_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 4.647ns (32.769%)  route 9.534ns (67.231%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 38.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         7.658    11.835    VGA_display/ImageData/P[15]
    RAMB36_X0Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_7_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.727    38.189    VGA_display/ImageData/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_7_5/CLKARDCLK
                         clock pessimism             -0.509    37.680    
                         clock uncertainty           -0.091    37.589    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.074    VGA_display/ImageData/MemoryArray_reg_7_5
  -------------------------------------------------------------------
                         required time                         37.074    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 25.239    

Slack (MET) :             25.288ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_4_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.043ns  (logic 4.771ns (33.975%)  route 9.272ns (66.025%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         6.336    10.513    VGA_display/ImageData/P[15]
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    10.637 r  VGA_display/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_gate_46_LOPT_REMAP/O
                         net (fo=1, routed)           1.059    11.697    VGA_display/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_sig_25
    RAMB36_X0Y11         RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_4_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.566    38.027    VGA_display/ImageData/clk_out2
    RAMB36_X0Y11         RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                         clock pessimism             -0.509    37.519    
                         clock uncertainty           -0.091    37.428    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.985    VGA_display/ImageData/MemoryArray_reg_4_5
  -------------------------------------------------------------------
                         required time                         36.985    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                 25.288    

Slack (MET) :             25.298ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.067ns  (logic 4.647ns (33.036%)  route 9.420ns (66.964%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[3]
                         net (fo=80, routed)          7.543    11.720    VGA_display/ImageData/P[3]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.091    37.584    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    37.018    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                 25.298    

Slack (MET) :             25.324ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.040ns  (logic 4.647ns (33.097%)  route 9.393ns (66.903%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[14]
                         net (fo=80, routed)          7.517    11.694    VGA_display/ImageData/P[14]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.091    37.584    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    37.018    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                 25.324    

Slack (MET) :             25.396ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_0_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 4.647ns (33.127%)  route 9.381ns (66.873%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 38.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         7.504    11.682    VGA_display/ImageData/P[15]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.731    38.193    VGA_display/ImageData/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                         clock pessimism             -0.509    37.684    
                         clock uncertainty           -0.091    37.593    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.078    VGA_display/ImageData/MemoryArray_reg_0_5
  -------------------------------------------------------------------
                         required time                         37.078    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                 25.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (59.909%)  route 0.126ns (40.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.126    -0.252    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X78Y107        LUT5 (Prop_lut5_I3_O)        0.048    -0.204 r  VGA_display/Display/vPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    VGA_display/Display/vPos[3]_i_1_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[3]/C
                         clock pessimism             -0.219    -0.506    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.131    -0.375    VGA_display/Display/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.126    -0.252    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X78Y107        LUT5 (Prop_lut5_I3_O)        0.045    -0.207 r  VGA_display/Display/vPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    VGA_display/Display/vPos[2]_i_1_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
                         clock pessimism             -0.219    -0.506    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.121    -0.385    VGA_display/Display/vPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.621%)  route 0.124ns (33.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.148    -0.370 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=4, routed)           0.124    -0.246    VGA_display/Display/Q[3]
    SLICE_X78Y105        LUT5 (Prop_lut5_I0_O)        0.099    -0.147 r  VGA_display/Display/hPos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    VGA_display/Display/hPos[4]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[4]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.121    -0.397    VGA_display/Display/hPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.672%)  route 0.166ns (44.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=8, routed)           0.166    -0.189    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X78Y107        LUT6 (Prop_lut6_I0_O)        0.045    -0.144 r  VGA_display/Display/vPos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.144    VGA_display/Display/vPos[9]_i_2_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[9]/C
                         clock pessimism             -0.232    -0.519    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.121    -0.398    VGA_display/Display/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.591    -0.521    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=16, routed)          0.182    -0.198    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X77Y106        LUT5 (Prop_lut5_I1_O)        0.042    -0.156 r  VGA_display/Display/vPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    VGA_display/Display/vPos[8]_i_1_n_0
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.864    -0.288    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X77Y106        FDCE (Hold_fdce_C_D)         0.107    -0.414    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 VGA_display/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.814%)  route 0.564ns (75.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.595    -0.517    VGA_display/ImageData/clk_out2
    SLICE_X72Y95         FDRE                                         r  VGA_display/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  VGA_display/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.190    -0.186    VGA_display/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X72Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.141 r  VGA_display/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.373     0.232    VGA_display/ColorPalette/ADDRARDADDR[7]
    RAMB18_X2Y42         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.902    -0.250    VGA_display/ColorPalette/clk_out2
    RAMB18_X2Y42         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.040    -0.210    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.027    VGA_display/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.168    VGA_display/Display/Q[0]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.043    -0.125 r  VGA_display/Display/hPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    VGA_display/Display/hPos[1]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.131    -0.387    VGA_display/Display/hPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.168    VGA_display/Display/Q[0]
    SLICE_X78Y105        LUT4 (Prop_lut4_I1_O)        0.043    -0.125 r  VGA_display/Display/hPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    VGA_display/Display/hPos[3]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.131    -0.387    VGA_display/Display/hPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.736%)  route 0.159ns (43.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=8, routed)           0.159    -0.196    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X79Y107        LUT6 (Prop_lut6_I4_O)        0.045    -0.151 r  VGA_display/Display/vPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA_display/Display/vPos[5]_i_1_n_0
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[5]/C
                         clock pessimism             -0.219    -0.506    
    SLICE_X79Y107        FDCE (Hold_fdce_C_D)         0.092    -0.414    VGA_display/Display/vPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=8, routed)           0.170    -0.207    VGA_display/Display/Q[6]
    SLICE_X79Y105        LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  VGA_display/Display/hPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    VGA_display/Display/hPos[8]
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[8]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X79Y105        FDCE (Hold_fdce_C_D)         0.092    -0.426    VGA_display/Display/hPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y22    VGA_display/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y28    VGA_display/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y28    VGA_display/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15    VGA_display/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y24    VGA_display/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7     VGA_display/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9     VGA_display/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10    VGA_display/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y23    VGA_display/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y29    VGA_display/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105   VGA_display/Display/hPos_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[13].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.388ns  (logic 3.146ns (21.866%)  route 11.242ns (78.134%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.508ns = ( 13.008 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          1.187    11.850    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.124    11.974 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__169/O
                         net (fo=1, routed)           0.000    11.974    CPU/pc_latch/dffe_gen[13].dff/q_reg_2
    SLICE_X1Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.587    13.008    CPU/pc_latch/dffe_gen[13].dff/clk0
    SLICE_X1Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/C
                         clock pessimism             -0.509    12.500    
                         clock uncertainty           -0.087    12.413    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.029    12.442    CPU/pc_latch/dffe_gen[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_output/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.210ns  (logic 3.028ns (21.308%)  route 11.182ns (78.692%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 12.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.866     8.054    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.124     8.178 r  CPU/dx_insn/dffe_gen[31].dff/q_i_22__0/O
                         net (fo=2, routed)           0.680     8.858    CPU/dx_insn/dffe_gen[31].dff/q_i_22__0_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I0_O)        0.150     9.008 f  CPU/dx_insn/dffe_gen[31].dff/q_i_6__5/O
                         net (fo=6, routed)           0.806     9.813    CPU/dx_insn/dffe_gen[31].dff/q_i_6__5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.332    10.145 f  CPU/dx_insn/dffe_gen[31].dff/q_i_1__260/O
                         net (fo=31, routed)          1.527    11.673    CPU/dx_insn/dffe_gen[31].dff/q_reg_46
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    11.797 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__229/O
                         net (fo=1, routed)           0.000    11.797    CPU/xm_output/dffe_gen[8].dff/alu_result_in[0]
    SLICE_X9Y72          FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.507    12.928    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X9Y72          FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.509    12.420    
                         clock uncertainty           -0.087    12.333    
    SLICE_X9Y72          FDCE (Setup_fdce_C_D)        0.029    12.362    CPU/xm_output/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.275ns  (logic 3.146ns (22.039%)  route 11.129ns (77.961%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          1.074    11.737    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.861 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__187/O
                         net (fo=1, routed)           0.000    11.861    CPU/pc_latch/dffe_gen[10].dff/q_reg_2
    SLICE_X0Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[10].dff/clk0
    SLICE_X0Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.087    12.414    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)        0.031    12.445    CPU/pc_latch/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_output/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 3.028ns (21.266%)  route 11.210ns (78.734%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 12.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.866     8.054    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.124     8.178 r  CPU/dx_insn/dffe_gen[31].dff/q_i_22__0/O
                         net (fo=2, routed)           0.680     8.858    CPU/dx_insn/dffe_gen[31].dff/q_i_22__0_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I0_O)        0.150     9.008 f  CPU/dx_insn/dffe_gen[31].dff/q_i_6__5/O
                         net (fo=6, routed)           0.806     9.813    CPU/dx_insn/dffe_gen[31].dff/q_i_6__5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.332    10.145 f  CPU/dx_insn/dffe_gen[31].dff/q_i_1__260/O
                         net (fo=31, routed)          1.555    11.701    CPU/dx_insn/dffe_gen[31].dff/q_reg_46
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__235/O
                         net (fo=1, routed)           0.000    11.825    CPU/xm_output/dffe_gen[10].dff/alu_result_in[0]
    SLICE_X8Y72          FDCE                                         r  CPU/xm_output/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.507    12.928    CPU/xm_output/dffe_gen[10].dff/clk0
    SLICE_X8Y72          FDCE                                         r  CPU/xm_output/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.509    12.420    
                         clock uncertainty           -0.087    12.333    
    SLICE_X8Y72          FDCE (Setup_fdce_C_D)        0.077    12.410    CPU/xm_output/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.252ns  (logic 3.146ns (22.074%)  route 11.106ns (77.926%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.512ns = ( 13.012 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.967    11.001    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X3Y80          LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  CPU/dx_insn/dffe_gen[31].dff/q_i_2__150/O
                         net (fo=1, routed)           0.590    11.715    CPU/dx_insn/dffe_gen[31].dff/q_i_2__150_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.124    11.839 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__161/O
                         net (fo=1, routed)           0.000    11.839    CPU/pc_latch/dffe_gen[28].dff/q_reg_2
    SLICE_X2Y79          FDCE                                         r  CPU/pc_latch/dffe_gen[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.591    13.012    CPU/pc_latch/dffe_gen[28].dff/clk0
    SLICE_X2Y79          FDCE                                         r  CPU/pc_latch/dffe_gen[28].dff/q_reg/C
                         clock pessimism             -0.509    12.504    
                         clock uncertainty           -0.087    12.417    
    SLICE_X2Y79          FDCE (Setup_fdce_C_D)        0.081    12.498    CPU/pc_latch/dffe_gen[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[24].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.235ns  (logic 3.146ns (22.100%)  route 11.089ns (77.900%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.967    11.001    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  CPU/dx_insn/dffe_gen[31].dff/q_i_2__155/O
                         net (fo=1, routed)           0.572    11.697    CPU/pc_latch/dffe_gen[24].dff/q_reg_4[0]
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.124    11.821 r  CPU/pc_latch/dffe_gen[24].dff/q_i_1__422/O
                         net (fo=1, routed)           0.000    11.821    CPU/pc_latch/dffe_gen[24].dff/q_i_1__422_n_0
    SLICE_X2Y77          FDCE                                         r  CPU/pc_latch/dffe_gen[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[24].dff/clk0
    SLICE_X2Y77          FDCE                                         r  CPU/pc_latch/dffe_gen[24].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.087    12.414    
    SLICE_X2Y77          FDCE (Setup_fdce_C_D)        0.081    12.495    CPU/pc_latch/dffe_gen[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[5].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.184ns  (logic 3.146ns (22.180%)  route 11.038ns (77.820%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 13.011 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.984    11.646    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.770 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__182/O
                         net (fo=1, routed)           0.000    11.770    CPU/pc_latch/dffe_gen[5].dff/q_reg_1
    SLICE_X3Y71          FDCE                                         r  CPU/pc_latch/dffe_gen[5].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.590    13.011    CPU/pc_latch/dffe_gen[5].dff/clk0
    SLICE_X3Y71          FDCE                                         r  CPU/pc_latch/dffe_gen[5].dff/q_reg/C
                         clock pessimism             -0.509    12.503    
                         clock uncertainty           -0.087    12.416    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.031    12.447    CPU/pc_latch/dffe_gen[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.180ns  (logic 3.146ns (22.187%)  route 11.034ns (77.813%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.979    11.642    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X3Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.766 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__185/O
                         net (fo=1, routed)           0.000    11.766    CPU/pc_latch/dffe_gen[8].dff/q_reg_5
    SLICE_X3Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[8].dff/clk0
    SLICE_X3Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.087    12.414    
    SLICE_X3Y72          FDCE (Setup_fdce_C_D)        0.029    12.443    CPU/pc_latch/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[1].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.174ns  (logic 3.146ns (22.195%)  route 11.028ns (77.805%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns = ( 13.006 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.974    11.637    CPU/pc_latch/dffe_gen[0].dff/flush_pipeline
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.124    11.761 r  CPU/pc_latch/dffe_gen[0].dff/q_i_1__188/O
                         net (fo=1, routed)           0.000    11.761    CPU/pc_latch/dffe_gen[1].dff/q_reg_2
    SLICE_X3Y74          FDCE                                         r  CPU/pc_latch/dffe_gen[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.585    13.006    CPU/pc_latch/dffe_gen[1].dff/clk0
    SLICE_X3Y74          FDCE                                         r  CPU/pc_latch/dffe_gen[1].dff/q_reg/C
                         clock pessimism             -0.509    12.498    
                         clock uncertainty           -0.087    12.411    
    SLICE_X3Y74          FDCE (Setup_fdce_C_D)        0.029    12.440    CPU/pc_latch/dffe_gen[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.173ns  (logic 3.146ns (22.198%)  route 11.027ns (77.802%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns = ( 13.006 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.972    11.635    CPU/pc_latch/dffe_gen[2].dff/flush_pipeline
    SLICE_X4Y73          LUT5 (Prop_lut5_I2_O)        0.124    11.759 r  CPU/pc_latch/dffe_gen[2].dff/q_i_1__181/O
                         net (fo=1, routed)           0.000    11.759    CPU/pc_latch/dffe_gen[4].dff/q_reg_4
    SLICE_X4Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.585    13.006    CPU/pc_latch/dffe_gen[4].dff/clk0
    SLICE_X4Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.509    12.498    
                         clock uncertainty           -0.087    12.411    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.031    12.442    CPU/pc_latch/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 SW_M_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.205ns  (logic 0.146ns (71.307%)  route 0.059ns (28.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 12.213 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 11.982 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.594    11.982    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.146    12.128 r  SW_M_reg[15]/Q
                         net (fo=1, routed)           0.059    12.186    SW_M[15]
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.865    12.213    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.982    
                         clock uncertainty            0.087    12.069    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.083    12.152    SW_Q_reg[15]
  -------------------------------------------------------------------
                         required time                        -12.152    
                         arrival time                          12.186    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 SW_M_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.666%)  route 0.058ns (28.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 12.213 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 11.982 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.594    11.982    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_M_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.146    12.128 r  SW_M_reg[14]/Q
                         net (fo=1, routed)           0.058    12.185    SW_M[14]
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.865    12.213    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.982    
                         clock uncertainty            0.087    12.069    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.078    12.147    SW_Q_reg[14]
  -------------------------------------------------------------------
                         required time                        -12.147    
                         arrival time                          12.185    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_PC/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.264%)  route 0.069ns (32.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.496 - 12.500 ) 
    Source Clock Delay      (SCD):    0.440ns = ( 12.940 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.590    12.940    CPU/dx_pc/dffe_gen[15].dff/clk0
    SLICE_X0Y73          FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141    13.081 r  CPU/dx_pc/dffe_gen[15].dff/q_reg/Q
                         net (fo=5, routed)           0.069    13.149    CPU/xm_PC/dffe_gen[15].dff/DX_pc[0]
    SLICE_X0Y73          FDCE                                         r  CPU/xm_PC/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.860    13.496    CPU/xm_PC/dffe_gen[15].dff/clk0
    SLICE_X0Y73          FDCE                                         r  CPU/xm_PC/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.556    12.940    
                         clock uncertainty            0.087    13.027    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.071    13.098    CPU/xm_PC/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.098    
                         arrival time                          13.149    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 13.497 - 12.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 12.943 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.593    12.943    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X1Y79          FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141    13.084 r  CPU/fd_pc/dffe_gen[30].dff/q_reg/Q
                         net (fo=1, routed)           0.122    13.206    CPU/dx_pc/dffe_gen[30].dff/q_reg_0
    SLICE_X4Y79          FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.861    13.497    CPU/dx_pc/dffe_gen[30].dff/clk0
    SLICE_X4Y79          FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.520    12.977    
                         clock uncertainty            0.087    13.064    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.075    13.139    CPU/dx_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.139    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.193%)  route 0.075ns (28.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.599    -0.513    CPU/md_unit/divide/AQ/d_flip_flop[9].dff/clk
    SLICE_X4Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/Q
                         net (fo=4, routed)           0.075    -0.297    CPU/md_unit/A/dffe_gen[10].dff/AQ_out[0]
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.045    -0.252 r  CPU/md_unit/A/dffe_gen[10].dff/q_i_1__80/O
                         net (fo=1, routed)           0.000    -0.252    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg_2
    SLICE_X5Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/clk
    SLICE_X5Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/C
                         clock pessimism             -0.217    -0.500    
                         clock uncertainty            0.087    -0.413    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.092    -0.321    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns = ( 13.502 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[4].dff/clk0
    SLICE_X0Y68          FDCE                                         r  CPU/fd_pc/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.188    CPU/dx_pc/dffe_gen[4].dff/q_reg_1
    SLICE_X3Y68          FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.866    13.502    CPU/dx_pc/dffe_gen[4].dff/clk0
    SLICE_X3Y68          FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.543    12.959    
                         clock uncertainty            0.087    13.046    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.070    13.116    CPU/dx_pc/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.116    
                         arrival time                          13.188    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.735%)  route 0.110ns (37.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.568    -0.544    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk
    SLICE_X13Y68         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/Q
                         net (fo=3, routed)           0.110    -0.293    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/AQ_out[55]
    SLICE_X14Y69         LUT4 (Prop_lut4_I1_O)        0.045    -0.248 r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_i_1__370/O
                         net (fo=1, routed)           0.000    -0.248    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_5
    SLICE_X14Y69         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.836    -0.316    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/clk
    SLICE_X14Y69         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.087    -0.444    
    SLICE_X14Y69         FDCE (Hold_fdce_C_D)         0.120    -0.324    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.496 - 12.500 ) 
    Source Clock Delay      (SCD):    0.439ns = ( 12.939 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.589    12.939    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X0Y75          FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    13.080 r  CPU/fd_pc/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.183    CPU/dx_pc/dffe_gen[23].dff/q_reg_1
    SLICE_X2Y76          FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.860    13.496    CPU/dx_pc/dffe_gen[23].dff/clk0
    SLICE_X2Y76          FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.543    12.953    
                         clock uncertainty            0.087    13.040    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.063    13.103    CPU/dx_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.103    
                         arrival time                          13.183    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 13.501 - 12.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 12.943 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.593    12.943    CPU/fd_pc/dffe_gen[8].dff/clk0
    SLICE_X0Y70          FDCE                                         r  CPU/fd_pc/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141    13.084 r  CPU/fd_pc/dffe_gen[8].dff/q_reg/Q
                         net (fo=1, routed)           0.113    13.196    CPU/dx_pc/dffe_gen[8].dff/q_reg_2
    SLICE_X0Y69          FDCE                                         r  CPU/dx_pc/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.865    13.501    CPU/dx_pc/dffe_gen[8].dff/clk0
    SLICE_X0Y69          FDCE                                         r  CPU/dx_pc/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.543    12.958    
                         clock uncertainty            0.087    13.045    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.070    13.115    CPU/dx_pc/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.115    
                         arrival time                          13.196    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[1].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[1].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 13.503 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[1].dff/clk0
    SLICE_X0Y68          FDCE                                         r  CPU/fd_pc/dffe_gen[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[1].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.188    CPU/dx_pc/dffe_gen[1].dff/q_reg_1
    SLICE_X2Y67          FDCE                                         r  CPU/dx_pc/dffe_gen[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.867    13.503    CPU/dx_pc/dffe_gen[1].dff/clk0
    SLICE_X2Y67          FDCE                                         r  CPU/dx_pc/dffe_gen[1].dff/q_reg/C
                         clock pessimism             -0.543    12.960    
                         clock uncertainty            0.087    13.047    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.059    13.106    CPU/dx_pc/dffe_gen[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.106    
                         arrival time                          13.188    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.686ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.806ns  (logic 4.771ns (32.222%)  route 10.035ns (67.778%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 38.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[17]
                         net (fo=46, routed)          6.349    10.526    VGA_display/ImageData/P[17]
    SLICE_X10Y70         LUT5 (Prop_lut5_I2_O)        0.124    10.650 r  VGA_display/ImageData/MemoryArray_reg_0_5_ENARDEN_cooolgate_en_gate_12_LOPT_REMAP/O
                         net (fo=1, routed)           1.810    12.460    VGA_display/ImageData/MemoryArray_reg_0_5_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.731    38.193    VGA_display/ImageData/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                         clock pessimism             -0.509    37.684    
                         clock uncertainty           -0.095    37.590    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.147    VGA_display/ImageData/MemoryArray_reg_0_5
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                 24.686    

Slack (MET) :             24.705ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.779ns  (logic 4.771ns (32.282%)  route 10.008ns (67.718%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         6.194    10.372    VGA_display/ImageData/P[15]
    SLICE_X11Y70         LUT5 (Prop_lut5_I3_O)        0.124    10.496 r  VGA_display/ImageData/MemoryArray_reg_6_5_ENARDEN_cooolgate_en_gate_63_LOPT_REMAP/O
                         net (fo=1, routed)           1.937    12.433    VGA_display/ImageData/MemoryArray_reg_6_5_ENARDEN_cooolgate_en_sig_34
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.138    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.138    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                 24.705    

Slack (MET) :             24.733ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_1_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.763ns  (logic 4.771ns (32.317%)  route 9.992ns (67.683%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[17]
                         net (fo=46, routed)          2.886     7.063    VGA_display/ImageData/P[17]
    SLICE_X56Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.187 r  VGA_display/ImageData/MemoryArray_reg_0_0_i_1/O
                         net (fo=9, routed)           5.230    12.417    VGA_display/ImageData/MemoryArray_reg_0_0_i_1_n_0
    RAMB36_X0Y8          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_1_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.734    38.196    VGA_display/ImageData/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_1_5/CLKARDCLK
                         clock pessimism             -0.509    37.687    
                         clock uncertainty           -0.095    37.593    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.150    VGA_display/ImageData/MemoryArray_reg_1_5
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                 24.733    

Slack (MET) :             24.888ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 4.647ns (31.996%)  route 9.877ns (68.004%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         8.000    12.178    VGA_display/ImageData/P[15]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.066    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.066    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 24.888    

Slack (MET) :             25.069ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.281ns  (logic 4.647ns (32.540%)  route 9.634ns (67.460%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 38.173 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[5])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[5]
                         net (fo=80, routed)          7.757    11.935    VGA_display/ImageData/P[5]
    RAMB36_X1Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.711    38.173    VGA_display/ImageData/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_3/CLKARDCLK
                         clock pessimism             -0.509    37.664    
                         clock uncertainty           -0.095    37.570    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    37.004    VGA_display/ImageData/MemoryArray_reg_6_3
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                 25.069    

Slack (MET) :             25.236ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_7_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 4.647ns (32.769%)  route 9.534ns (67.231%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 38.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         7.658    11.835    VGA_display/ImageData/P[15]
    RAMB36_X0Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_7_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.727    38.189    VGA_display/ImageData/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_7_5/CLKARDCLK
                         clock pessimism             -0.509    37.680    
                         clock uncertainty           -0.095    37.586    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.071    VGA_display/ImageData/MemoryArray_reg_7_5
  -------------------------------------------------------------------
                         required time                         37.071    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 25.236    

Slack (MET) :             25.284ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_4_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.043ns  (logic 4.771ns (33.975%)  route 9.272ns (66.025%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         6.336    10.513    VGA_display/ImageData/P[15]
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    10.637 r  VGA_display/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_gate_46_LOPT_REMAP/O
                         net (fo=1, routed)           1.059    11.697    VGA_display/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_sig_25
    RAMB36_X0Y11         RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_4_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.566    38.027    VGA_display/ImageData/clk_out2
    RAMB36_X0Y11         RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                         clock pessimism             -0.509    37.519    
                         clock uncertainty           -0.095    37.424    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.981    VGA_display/ImageData/MemoryArray_reg_4_5
  -------------------------------------------------------------------
                         required time                         36.981    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                 25.284    

Slack (MET) :             25.294ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.067ns  (logic 4.647ns (33.036%)  route 9.420ns (66.964%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[3]
                         net (fo=80, routed)          7.543    11.720    VGA_display/ImageData/P[3]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    37.015    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                 25.294    

Slack (MET) :             25.321ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.040ns  (logic 4.647ns (33.097%)  route 9.393ns (66.903%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[14]
                         net (fo=80, routed)          7.517    11.694    VGA_display/ImageData/P[14]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    37.015    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                 25.321    

Slack (MET) :             25.393ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_0_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 4.647ns (33.127%)  route 9.381ns (66.873%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 38.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         7.504    11.682    VGA_display/ImageData/P[15]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.731    38.193    VGA_display/ImageData/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                         clock pessimism             -0.509    37.684    
                         clock uncertainty           -0.095    37.590    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.075    VGA_display/ImageData/MemoryArray_reg_0_5
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                 25.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (59.909%)  route 0.126ns (40.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.126    -0.252    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X78Y107        LUT5 (Prop_lut5_I3_O)        0.048    -0.204 r  VGA_display/Display/vPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    VGA_display/Display/vPos[3]_i_1_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[3]/C
                         clock pessimism             -0.219    -0.506    
                         clock uncertainty            0.095    -0.412    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.131    -0.281    VGA_display/Display/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.126    -0.252    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X78Y107        LUT5 (Prop_lut5_I3_O)        0.045    -0.207 r  VGA_display/Display/vPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    VGA_display/Display/vPos[2]_i_1_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
                         clock pessimism             -0.219    -0.506    
                         clock uncertainty            0.095    -0.412    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.121    -0.291    VGA_display/Display/vPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.621%)  route 0.124ns (33.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.148    -0.370 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=4, routed)           0.124    -0.246    VGA_display/Display/Q[3]
    SLICE_X78Y105        LUT5 (Prop_lut5_I0_O)        0.099    -0.147 r  VGA_display/Display/hPos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    VGA_display/Display/hPos[4]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[4]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.095    -0.424    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.121    -0.303    VGA_display/Display/hPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.672%)  route 0.166ns (44.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=8, routed)           0.166    -0.189    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X78Y107        LUT6 (Prop_lut6_I0_O)        0.045    -0.144 r  VGA_display/Display/vPos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.144    VGA_display/Display/vPos[9]_i_2_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[9]/C
                         clock pessimism             -0.232    -0.519    
                         clock uncertainty            0.095    -0.425    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.121    -0.304    VGA_display/Display/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.591    -0.521    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=16, routed)          0.182    -0.198    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X77Y106        LUT5 (Prop_lut5_I1_O)        0.042    -0.156 r  VGA_display/Display/vPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    VGA_display/Display/vPos[8]_i_1_n_0
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.864    -0.288    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.233    -0.521    
                         clock uncertainty            0.095    -0.427    
    SLICE_X77Y106        FDCE (Hold_fdce_C_D)         0.107    -0.320    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 VGA_display/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.814%)  route 0.564ns (75.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.595    -0.517    VGA_display/ImageData/clk_out2
    SLICE_X72Y95         FDRE                                         r  VGA_display/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  VGA_display/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.190    -0.186    VGA_display/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X72Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.141 r  VGA_display/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.373     0.232    VGA_display/ColorPalette/ADDRARDADDR[7]
    RAMB18_X2Y42         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.902    -0.250    VGA_display/ColorPalette/clk_out2
    RAMB18_X2Y42         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.040    -0.210    
                         clock uncertainty            0.095    -0.115    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.068    VGA_display/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.168    VGA_display/Display/Q[0]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.043    -0.125 r  VGA_display/Display/hPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    VGA_display/Display/hPos[1]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.095    -0.424    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.131    -0.293    VGA_display/Display/hPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.168    VGA_display/Display/Q[0]
    SLICE_X78Y105        LUT4 (Prop_lut4_I1_O)        0.043    -0.125 r  VGA_display/Display/hPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    VGA_display/Display/hPos[3]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.095    -0.424    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.131    -0.293    VGA_display/Display/hPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.736%)  route 0.159ns (43.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=8, routed)           0.159    -0.196    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X79Y107        LUT6 (Prop_lut6_I4_O)        0.045    -0.151 r  VGA_display/Display/vPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA_display/Display/vPos[5]_i_1_n_0
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[5]/C
                         clock pessimism             -0.219    -0.506    
                         clock uncertainty            0.095    -0.412    
    SLICE_X79Y107        FDCE (Hold_fdce_C_D)         0.092    -0.320    VGA_display/Display/vPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=8, routed)           0.170    -0.207    VGA_display/Display/Q[6]
    SLICE_X79Y105        LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  VGA_display/Display/hPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    VGA_display/Display/hPos[8]
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[8]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.095    -0.424    
    SLICE_X79Y105        FDCE (Hold_fdce_C_D)         0.092    -0.332    VGA_display/Display/hPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[13].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.388ns  (logic 3.146ns (21.866%)  route 11.242ns (78.134%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.508ns = ( 13.008 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          1.187    11.850    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.124    11.974 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__169/O
                         net (fo=1, routed)           0.000    11.974    CPU/pc_latch/dffe_gen[13].dff/q_reg_2
    SLICE_X1Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.587    13.008    CPU/pc_latch/dffe_gen[13].dff/clk0
    SLICE_X1Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/C
                         clock pessimism             -0.509    12.500    
                         clock uncertainty           -0.087    12.413    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.029    12.442    CPU/pc_latch/dffe_gen[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_output/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.210ns  (logic 3.028ns (21.308%)  route 11.182ns (78.692%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 12.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.866     8.054    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.124     8.178 r  CPU/dx_insn/dffe_gen[31].dff/q_i_22__0/O
                         net (fo=2, routed)           0.680     8.858    CPU/dx_insn/dffe_gen[31].dff/q_i_22__0_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I0_O)        0.150     9.008 f  CPU/dx_insn/dffe_gen[31].dff/q_i_6__5/O
                         net (fo=6, routed)           0.806     9.813    CPU/dx_insn/dffe_gen[31].dff/q_i_6__5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.332    10.145 f  CPU/dx_insn/dffe_gen[31].dff/q_i_1__260/O
                         net (fo=31, routed)          1.527    11.673    CPU/dx_insn/dffe_gen[31].dff/q_reg_46
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    11.797 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__229/O
                         net (fo=1, routed)           0.000    11.797    CPU/xm_output/dffe_gen[8].dff/alu_result_in[0]
    SLICE_X9Y72          FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.507    12.928    CPU/xm_output/dffe_gen[8].dff/clk0
    SLICE_X9Y72          FDCE                                         r  CPU/xm_output/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.509    12.420    
                         clock uncertainty           -0.087    12.333    
    SLICE_X9Y72          FDCE (Setup_fdce_C_D)        0.029    12.362    CPU/xm_output/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.275ns  (logic 3.146ns (22.039%)  route 11.129ns (77.961%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          1.074    11.737    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.861 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__187/O
                         net (fo=1, routed)           0.000    11.861    CPU/pc_latch/dffe_gen[10].dff/q_reg_2
    SLICE_X0Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[10].dff/clk0
    SLICE_X0Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.087    12.414    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)        0.031    12.445    CPU/pc_latch/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_output/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 3.028ns (21.266%)  route 11.210ns (78.734%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.428ns = ( 12.928 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.866     8.054    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.124     8.178 r  CPU/dx_insn/dffe_gen[31].dff/q_i_22__0/O
                         net (fo=2, routed)           0.680     8.858    CPU/dx_insn/dffe_gen[31].dff/q_i_22__0_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I0_O)        0.150     9.008 f  CPU/dx_insn/dffe_gen[31].dff/q_i_6__5/O
                         net (fo=6, routed)           0.806     9.813    CPU/dx_insn/dffe_gen[31].dff/q_i_6__5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.332    10.145 f  CPU/dx_insn/dffe_gen[31].dff/q_i_1__260/O
                         net (fo=31, routed)          1.555    11.701    CPU/dx_insn/dffe_gen[31].dff/q_reg_46
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.124    11.825 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__235/O
                         net (fo=1, routed)           0.000    11.825    CPU/xm_output/dffe_gen[10].dff/alu_result_in[0]
    SLICE_X8Y72          FDCE                                         r  CPU/xm_output/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.507    12.928    CPU/xm_output/dffe_gen[10].dff/clk0
    SLICE_X8Y72          FDCE                                         r  CPU/xm_output/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.509    12.420    
                         clock uncertainty           -0.087    12.333    
    SLICE_X8Y72          FDCE (Setup_fdce_C_D)        0.077    12.410    CPU/xm_output/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.252ns  (logic 3.146ns (22.074%)  route 11.106ns (77.926%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.512ns = ( 13.012 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.967    11.001    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X3Y80          LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  CPU/dx_insn/dffe_gen[31].dff/q_i_2__150/O
                         net (fo=1, routed)           0.590    11.715    CPU/dx_insn/dffe_gen[31].dff/q_i_2__150_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.124    11.839 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__161/O
                         net (fo=1, routed)           0.000    11.839    CPU/pc_latch/dffe_gen[28].dff/q_reg_2
    SLICE_X2Y79          FDCE                                         r  CPU/pc_latch/dffe_gen[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.591    13.012    CPU/pc_latch/dffe_gen[28].dff/clk0
    SLICE_X2Y79          FDCE                                         r  CPU/pc_latch/dffe_gen[28].dff/q_reg/C
                         clock pessimism             -0.509    12.504    
                         clock uncertainty           -0.087    12.417    
    SLICE_X2Y79          FDCE (Setup_fdce_C_D)        0.081    12.498    CPU/pc_latch/dffe_gen[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[24].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.235ns  (logic 3.146ns (22.100%)  route 11.089ns (77.900%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.967    11.001    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  CPU/dx_insn/dffe_gen[31].dff/q_i_2__155/O
                         net (fo=1, routed)           0.572    11.697    CPU/pc_latch/dffe_gen[24].dff/q_reg_4[0]
    SLICE_X2Y77          LUT5 (Prop_lut5_I3_O)        0.124    11.821 r  CPU/pc_latch/dffe_gen[24].dff/q_i_1__422/O
                         net (fo=1, routed)           0.000    11.821    CPU/pc_latch/dffe_gen[24].dff/q_i_1__422_n_0
    SLICE_X2Y77          FDCE                                         r  CPU/pc_latch/dffe_gen[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[24].dff/clk0
    SLICE_X2Y77          FDCE                                         r  CPU/pc_latch/dffe_gen[24].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.087    12.414    
    SLICE_X2Y77          FDCE (Setup_fdce_C_D)        0.081    12.495    CPU/pc_latch/dffe_gen[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[5].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.184ns  (logic 3.146ns (22.180%)  route 11.038ns (77.820%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 13.011 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.984    11.646    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.770 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__182/O
                         net (fo=1, routed)           0.000    11.770    CPU/pc_latch/dffe_gen[5].dff/q_reg_1
    SLICE_X3Y71          FDCE                                         r  CPU/pc_latch/dffe_gen[5].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.590    13.011    CPU/pc_latch/dffe_gen[5].dff/clk0
    SLICE_X3Y71          FDCE                                         r  CPU/pc_latch/dffe_gen[5].dff/q_reg/C
                         clock pessimism             -0.509    12.503    
                         clock uncertainty           -0.087    12.416    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.031    12.447    CPU/pc_latch/dffe_gen[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.180ns  (logic 3.146ns (22.187%)  route 11.034ns (77.813%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 13.009 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.979    11.642    CPU/dx_insn/dffe_gen[31].dff/q_reg_24
    SLICE_X3Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.766 r  CPU/dx_insn/dffe_gen[31].dff/q_i_1__185/O
                         net (fo=1, routed)           0.000    11.766    CPU/pc_latch/dffe_gen[8].dff/q_reg_5
    SLICE_X3Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.588    13.009    CPU/pc_latch/dffe_gen[8].dff/clk0
    SLICE_X3Y72          FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.509    12.501    
                         clock uncertainty           -0.087    12.414    
    SLICE_X3Y72          FDCE (Setup_fdce_C_D)        0.029    12.443    CPU/pc_latch/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[1].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.174ns  (logic 3.146ns (22.195%)  route 11.028ns (77.805%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns = ( 13.006 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.974    11.637    CPU/pc_latch/dffe_gen[0].dff/flush_pipeline
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.124    11.761 r  CPU/pc_latch/dffe_gen[0].dff/q_i_1__188/O
                         net (fo=1, routed)           0.000    11.761    CPU/pc_latch/dffe_gen[1].dff/q_reg_2
    SLICE_X3Y74          FDCE                                         r  CPU/pc_latch/dffe_gen[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.585    13.006    CPU/pc_latch/dffe_gen[1].dff/clk0
    SLICE_X3Y74          FDCE                                         r  CPU/pc_latch/dffe_gen[1].dff/q_reg/C
                         clock pessimism             -0.509    12.498    
                         clock uncertainty           -0.087    12.411    
    SLICE_X3Y74          FDCE (Setup_fdce_C_D)        0.029    12.440    CPU/pc_latch/dffe_gen[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/pc_latch/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.173ns  (logic 3.146ns (22.198%)  route 11.027ns (77.802%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns = ( 13.006 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.633    -2.414    CPU/md_unit/counter_up_64/tff1/ff/clk
    SLICE_X9Y70          FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.995 f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/Q
                         net (fo=8, routed)           0.933    -1.062    CPU/md_unit/counter_up_64/tff1/ff/q_reg_0[0]
    SLICE_X7Y69          LUT4 (Prop_lut4_I0_O)        0.299    -0.763 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_12__10/O
                         net (fo=6, routed)           0.322    -0.441    CPU/md_unit/counter_up_64/tff4/ff/q_reg_8
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124    -0.317 r  CPU/md_unit/counter_up_64/tff4/ff/q_i_8__35/O
                         net (fo=53, routed)          0.589     0.273    CPU/mw_insn/dffe_gen[28].dff/q_reg_25
    SLICE_X7Y66          LUT5 (Prop_lut5_I2_O)        0.124     0.397 r  CPU/mw_insn/dffe_gen[28].dff/q_i_1__294/O
                         net (fo=39, routed)          0.892     1.288    CPU/muxA/second/q_reg_53
    SLICE_X5Y70          LUT3 (Prop_lut3_I2_O)        0.150     1.438 r  CPU/muxA/second/q_i_12__2/O
                         net (fo=1, routed)           0.727     2.165    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.332     2.497 r  CPU/dx_insn/dffe_gen[31].dff/q_i_11__12/O
                         net (fo=1, routed)           0.171     2.668    CPU/dx_insn/dffe_gen[31].dff/q_i_11__12_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.124     2.792 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__27/O
                         net (fo=10, routed)          0.866     3.658    CPU/dx_insn/dffe_gen[31].dff/q_i_8__27_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.152     3.810 f  CPU/dx_insn/dffe_gen[31].dff/q_i_122/O
                         net (fo=3, routed)           1.023     4.833    CPU/dx_insn/dffe_gen[31].dff/q_i_122_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.326     5.159 r  CPU/dx_insn/dffe_gen[31].dff/q_i_113/O
                         net (fo=6, routed)           0.977     6.136    CPU/dx_insn/dffe_gen[31].dff/q_i_113_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124     6.260 f  CPU/dx_insn/dffe_gen[31].dff/q_i_99/O
                         net (fo=10, routed)          0.804     7.064    CPU/dx_insn/dffe_gen[31].dff/q_i_99_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  CPU/dx_insn/dffe_gen[31].dff/q_i_58/O
                         net (fo=11, routed)          0.748     7.936    CPU/dx_insn/dffe_gen[31].dff/q_reg_19
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.150     8.086 r  CPU/dx_insn/dffe_gen[31].dff/q_i_30/O
                         net (fo=1, routed)           0.811     8.897    CPU/dx_insn/dffe_gen[31].dff/q_i_30_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.223 r  CPU/dx_insn/dffe_gen[31].dff/q_i_20/O
                         net (fo=1, routed)           0.687     9.910    CPU/dx_insn/dffe_gen[31].dff/q_i_20_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  CPU/dx_insn/dffe_gen[31].dff/q_i_8__24/O
                         net (fo=33, routed)          0.505    10.539    CPU/dx_insn/dffe_gen[31].dff/q_reg_41
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  CPU/dx_insn/dffe_gen[31].dff/q_i_3__91/O
                         net (fo=66, routed)          0.972    11.635    CPU/pc_latch/dffe_gen[2].dff/flush_pipeline
    SLICE_X4Y73          LUT5 (Prop_lut5_I2_O)        0.124    11.759 r  CPU/pc_latch/dffe_gen[2].dff/q_i_1__181/O
                         net (fo=1, routed)           0.000    11.759    CPU/pc_latch/dffe_gen[4].dff/q_reg_4
    SLICE_X4Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.585    13.006    CPU/pc_latch/dffe_gen[4].dff/clk0
    SLICE_X4Y73          FDCE                                         r  CPU/pc_latch/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.509    12.498    
                         clock uncertainty           -0.087    12.411    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.031    12.442    CPU/pc_latch/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 SW_M_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.205ns  (logic 0.146ns (71.307%)  route 0.059ns (28.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 12.213 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 11.982 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.594    11.982    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.146    12.128 r  SW_M_reg[15]/Q
                         net (fo=1, routed)           0.059    12.186    SW_M[15]
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.865    12.213    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.982    
                         clock uncertainty            0.087    12.069    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.083    12.152    SW_Q_reg[15]
  -------------------------------------------------------------------
                         required time                        -12.152    
                         arrival time                          12.186    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 SW_M_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.666%)  route 0.058ns (28.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 12.213 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 11.982 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.594    11.982    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_M_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.146    12.128 r  SW_M_reg[14]/Q
                         net (fo=1, routed)           0.058    12.185    SW_M[14]
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.865    12.213    clock40mhz
    SLICE_X0Y78          FDRE                                         r  SW_Q_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.982    
                         clock uncertainty            0.087    12.069    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.078    12.147    SW_Q_reg[14]
  -------------------------------------------------------------------
                         required time                        -12.147    
                         arrival time                          12.185    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU/dx_pc/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/xm_PC/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.264%)  route 0.069ns (32.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.496 - 12.500 ) 
    Source Clock Delay      (SCD):    0.440ns = ( 12.940 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.590    12.940    CPU/dx_pc/dffe_gen[15].dff/clk0
    SLICE_X0Y73          FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141    13.081 r  CPU/dx_pc/dffe_gen[15].dff/q_reg/Q
                         net (fo=5, routed)           0.069    13.149    CPU/xm_PC/dffe_gen[15].dff/DX_pc[0]
    SLICE_X0Y73          FDCE                                         r  CPU/xm_PC/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.860    13.496    CPU/xm_PC/dffe_gen[15].dff/clk0
    SLICE_X0Y73          FDCE                                         r  CPU/xm_PC/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.556    12.940    
                         clock uncertainty            0.087    13.027    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.071    13.098    CPU/xm_PC/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.098    
                         arrival time                          13.149    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 13.497 - 12.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 12.943 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.593    12.943    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X1Y79          FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141    13.084 r  CPU/fd_pc/dffe_gen[30].dff/q_reg/Q
                         net (fo=1, routed)           0.122    13.206    CPU/dx_pc/dffe_gen[30].dff/q_reg_0
    SLICE_X4Y79          FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.861    13.497    CPU/dx_pc/dffe_gen[30].dff/clk0
    SLICE_X4Y79          FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.520    12.977    
                         clock uncertainty            0.087    13.064    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.075    13.139    CPU/dx_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.139    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.193%)  route 0.075ns (28.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.599    -0.513    CPU/md_unit/divide/AQ/d_flip_flop[9].dff/clk
    SLICE_X4Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  CPU/md_unit/divide/AQ/d_flip_flop[9].dff/q_reg/Q
                         net (fo=4, routed)           0.075    -0.297    CPU/md_unit/A/dffe_gen[10].dff/AQ_out[0]
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.045    -0.252 r  CPU/md_unit/A/dffe_gen[10].dff/q_i_1__80/O
                         net (fo=1, routed)           0.000    -0.252    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg_2
    SLICE_X5Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/clk
    SLICE_X5Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg/C
                         clock pessimism             -0.217    -0.500    
                         clock uncertainty            0.087    -0.413    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.092    -0.321    CPU/md_unit/divide/AQ/d_flip_flop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns = ( 13.502 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[4].dff/clk0
    SLICE_X0Y68          FDCE                                         r  CPU/fd_pc/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.188    CPU/dx_pc/dffe_gen[4].dff/q_reg_1
    SLICE_X3Y68          FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.866    13.502    CPU/dx_pc/dffe_gen[4].dff/clk0
    SLICE_X3Y68          FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.543    12.959    
                         clock uncertainty            0.087    13.046    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.070    13.116    CPU/dx_pc/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.116    
                         arrival time                          13.188    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.735%)  route 0.110ns (37.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.568    -0.544    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk
    SLICE_X13Y68         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/Q
                         net (fo=3, routed)           0.110    -0.293    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/AQ_out[55]
    SLICE_X14Y69         LUT4 (Prop_lut4_I1_O)        0.045    -0.248 r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_i_1__370/O
                         net (fo=1, routed)           0.000    -0.248    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_5
    SLICE_X14Y69         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.836    -0.316    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/clk
    SLICE_X14Y69         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.087    -0.444    
    SLICE_X14Y69         FDCE (Hold_fdce_C_D)         0.120    -0.324    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 13.496 - 12.500 ) 
    Source Clock Delay      (SCD):    0.439ns = ( 12.939 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.589    12.939    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X0Y75          FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    13.080 r  CPU/fd_pc/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.183    CPU/dx_pc/dffe_gen[23].dff/q_reg_1
    SLICE_X2Y76          FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.860    13.496    CPU/dx_pc/dffe_gen[23].dff/clk0
    SLICE_X2Y76          FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.543    12.953    
                         clock uncertainty            0.087    13.040    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.063    13.103    CPU/dx_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.103    
                         arrival time                          13.183    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[8].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 13.501 - 12.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 12.943 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.593    12.943    CPU/fd_pc/dffe_gen[8].dff/clk0
    SLICE_X0Y70          FDCE                                         r  CPU/fd_pc/dffe_gen[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141    13.084 r  CPU/fd_pc/dffe_gen[8].dff/q_reg/Q
                         net (fo=1, routed)           0.113    13.196    CPU/dx_pc/dffe_gen[8].dff/q_reg_2
    SLICE_X0Y69          FDCE                                         r  CPU/dx_pc/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.865    13.501    CPU/dx_pc/dffe_gen[8].dff/clk0
    SLICE_X0Y69          FDCE                                         r  CPU/dx_pc/dffe_gen[8].dff/q_reg/C
                         clock pessimism             -0.543    12.958    
                         clock uncertainty            0.087    13.045    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.070    13.115    CPU/dx_pc/dffe_gen[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.115    
                         arrival time                          13.196    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[1].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[1].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 13.503 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[1].dff/clk0
    SLICE_X0Y68          FDCE                                         r  CPU/fd_pc/dffe_gen[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[1].dff/q_reg/Q
                         net (fo=1, routed)           0.103    13.188    CPU/dx_pc/dffe_gen[1].dff/q_reg_1
    SLICE_X2Y67          FDCE                                         r  CPU/dx_pc/dffe_gen[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.867    13.503    CPU/dx_pc/dffe_gen[1].dff/clk0
    SLICE_X2Y67          FDCE                                         r  CPU/dx_pc/dffe_gen[1].dff/q_reg/C
                         clock pessimism             -0.543    12.960    
                         clock uncertainty            0.087    13.047    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.059    13.106    CPU/dx_pc/dffe_gen[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.106    
                         arrival time                          13.188    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       24.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.686ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.806ns  (logic 4.771ns (32.222%)  route 10.035ns (67.778%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 38.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[17]
                         net (fo=46, routed)          6.349    10.526    VGA_display/ImageData/P[17]
    SLICE_X10Y70         LUT5 (Prop_lut5_I2_O)        0.124    10.650 r  VGA_display/ImageData/MemoryArray_reg_0_5_ENARDEN_cooolgate_en_gate_12_LOPT_REMAP/O
                         net (fo=1, routed)           1.810    12.460    VGA_display/ImageData/MemoryArray_reg_0_5_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.731    38.193    VGA_display/ImageData/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                         clock pessimism             -0.509    37.684    
                         clock uncertainty           -0.095    37.590    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.147    VGA_display/ImageData/MemoryArray_reg_0_5
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                 24.686    

Slack (MET) :             24.705ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.779ns  (logic 4.771ns (32.282%)  route 10.008ns (67.718%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         6.194    10.372    VGA_display/ImageData/P[15]
    SLICE_X11Y70         LUT5 (Prop_lut5_I3_O)        0.124    10.496 r  VGA_display/ImageData/MemoryArray_reg_6_5_ENARDEN_cooolgate_en_gate_63_LOPT_REMAP/O
                         net (fo=1, routed)           1.937    12.433    VGA_display/ImageData/MemoryArray_reg_6_5_ENARDEN_cooolgate_en_sig_34
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.138    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.138    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                 24.705    

Slack (MET) :             24.733ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_1_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.763ns  (logic 4.771ns (32.317%)  route 9.992ns (67.683%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[17])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[17]
                         net (fo=46, routed)          2.886     7.063    VGA_display/ImageData/P[17]
    SLICE_X56Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.187 r  VGA_display/ImageData/MemoryArray_reg_0_0_i_1/O
                         net (fo=9, routed)           5.230    12.417    VGA_display/ImageData/MemoryArray_reg_0_0_i_1_n_0
    RAMB36_X0Y8          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_1_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.734    38.196    VGA_display/ImageData/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_1_5/CLKARDCLK
                         clock pessimism             -0.509    37.687    
                         clock uncertainty           -0.095    37.593    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.150    VGA_display/ImageData/MemoryArray_reg_1_5
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                 24.733    

Slack (MET) :             24.888ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 4.647ns (31.996%)  route 9.877ns (68.004%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         8.000    12.178    VGA_display/ImageData/P[15]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.066    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.066    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 24.888    

Slack (MET) :             25.069ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.281ns  (logic 4.647ns (32.540%)  route 9.634ns (67.460%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 38.173 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[5])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[5]
                         net (fo=80, routed)          7.757    11.935    VGA_display/ImageData/P[5]
    RAMB36_X1Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.711    38.173    VGA_display/ImageData/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_3/CLKARDCLK
                         clock pessimism             -0.509    37.664    
                         clock uncertainty           -0.095    37.570    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    37.004    VGA_display/ImageData/MemoryArray_reg_6_3
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                 25.069    

Slack (MET) :             25.236ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_7_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 4.647ns (32.769%)  route 9.534ns (67.231%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 38.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         7.658    11.835    VGA_display/ImageData/P[15]
    RAMB36_X0Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_7_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.727    38.189    VGA_display/ImageData/clk_out2
    RAMB36_X0Y6          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_7_5/CLKARDCLK
                         clock pessimism             -0.509    37.680    
                         clock uncertainty           -0.095    37.586    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.071    VGA_display/ImageData/MemoryArray_reg_7_5
  -------------------------------------------------------------------
                         required time                         37.071    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 25.236    

Slack (MET) :             25.284ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_4_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.043ns  (logic 4.771ns (33.975%)  route 9.272ns (66.025%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 f  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         6.336    10.513    VGA_display/ImageData/P[15]
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    10.637 r  VGA_display/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_gate_46_LOPT_REMAP/O
                         net (fo=1, routed)           1.059    11.697    VGA_display/ImageData/MemoryArray_reg_4_5_ENARDEN_cooolgate_en_sig_25
    RAMB36_X0Y11         RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_4_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.566    38.027    VGA_display/ImageData/clk_out2
    RAMB36_X0Y11         RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                         clock pessimism             -0.509    37.519    
                         clock uncertainty           -0.095    37.424    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.981    VGA_display/ImageData/MemoryArray_reg_4_5
  -------------------------------------------------------------------
                         required time                         36.981    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                 25.284    

Slack (MET) :             25.294ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.067ns  (logic 4.647ns (33.036%)  route 9.420ns (66.964%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[3]
                         net (fo=80, routed)          7.543    11.720    VGA_display/ImageData/P[3]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    37.015    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                 25.294    

Slack (MET) :             25.321ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.040ns  (logic 4.647ns (33.097%)  route 9.393ns (66.903%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[14]
                         net (fo=80, routed)          7.517    11.694    VGA_display/ImageData/P[14]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.722    38.184    VGA_display/ImageData/clk_out2
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_6_5/CLKARDCLK
                         clock pessimism             -0.509    37.675    
                         clock uncertainty           -0.095    37.581    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    37.015    VGA_display/ImageData/MemoryArray_reg_6_5
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                 25.321    

Slack (MET) :             25.393ns  (required time - arrival time)
  Source:                 VGA_display/Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/MemoryArray_reg_0_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 4.647ns (33.127%)  route 9.381ns (66.873%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 38.193 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.701    -2.346    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.456    -1.890 f  VGA_display/Display/vPos_reg[7]/Q
                         net (fo=15, routed)          1.307    -0.583    VGA_display/Display/vPos_reg_n_0_[7]
    SLICE_X78Y106        LUT5 (Prop_lut5_I3_O)        0.146    -0.437 r  VGA_display/Display/imgAddress_i_3/O
                         net (fo=1, routed)           0.569     0.132    VGA_display/B[6]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     4.177 r  VGA_display/imgAddress/P[15]
                         net (fo=120, routed)         7.504    11.682    VGA_display/ImageData/P[15]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         1.731    38.193    VGA_display/ImageData/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_display/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                         clock pessimism             -0.509    37.684    
                         clock uncertainty           -0.095    37.590    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    37.075    VGA_display/ImageData/MemoryArray_reg_0_5
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                 25.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (59.909%)  route 0.126ns (40.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.126    -0.252    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X78Y107        LUT5 (Prop_lut5_I3_O)        0.048    -0.204 r  VGA_display/Display/vPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    VGA_display/Display/vPos[3]_i_1_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[3]/C
                         clock pessimism             -0.219    -0.506    
                         clock uncertainty            0.095    -0.412    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.131    -0.281    VGA_display/Display/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.126    -0.252    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X78Y107        LUT5 (Prop_lut5_I3_O)        0.045    -0.207 r  VGA_display/Display/vPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    VGA_display/Display/vPos[2]_i_1_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
                         clock pessimism             -0.219    -0.506    
                         clock uncertainty            0.095    -0.412    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.121    -0.291    VGA_display/Display/vPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.621%)  route 0.124ns (33.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.148    -0.370 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=4, routed)           0.124    -0.246    VGA_display/Display/Q[3]
    SLICE_X78Y105        LUT5 (Prop_lut5_I0_O)        0.099    -0.147 r  VGA_display/Display/hPos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    VGA_display/Display/hPos[4]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[4]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.095    -0.424    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.121    -0.303    VGA_display/Display/hPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.672%)  route 0.166ns (44.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=8, routed)           0.166    -0.189    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X78Y107        LUT6 (Prop_lut6_I0_O)        0.045    -0.144 r  VGA_display/Display/vPos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.144    VGA_display/Display/vPos[9]_i_2_n_0
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[9]/C
                         clock pessimism             -0.232    -0.519    
                         clock uncertainty            0.095    -0.425    
    SLICE_X78Y107        FDCE (Hold_fdce_C_D)         0.121    -0.304    VGA_display/Display/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.591    -0.521    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=16, routed)          0.182    -0.198    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X77Y106        LUT5 (Prop_lut5_I1_O)        0.042    -0.156 r  VGA_display/Display/vPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    VGA_display/Display/vPos[8]_i_1_n_0
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.864    -0.288    VGA_display/Display/clk_out2
    SLICE_X77Y106        FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.233    -0.521    
                         clock uncertainty            0.095    -0.427    
    SLICE_X77Y106        FDCE (Hold_fdce_C_D)         0.107    -0.320    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 VGA_display/ImageData/MemoryArray_reg_mux_sel__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.814%)  route 0.564ns (75.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.595    -0.517    VGA_display/ImageData/clk_out2
    SLICE_X72Y95         FDRE                                         r  VGA_display/ImageData/MemoryArray_reg_mux_sel__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  VGA_display/ImageData/MemoryArray_reg_mux_sel__6/Q
                         net (fo=8, routed)           0.190    -0.186    VGA_display/ImageData/MemoryArray_reg_mux_sel__6_n_0
    SLICE_X72Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.141 r  VGA_display/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.373     0.232    VGA_display/ColorPalette/ADDRARDADDR[7]
    RAMB18_X2Y42         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.902    -0.250    VGA_display/ColorPalette/clk_out2
    RAMB18_X2Y42         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.040    -0.210    
                         clock uncertainty            0.095    -0.115    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.068    VGA_display/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.168    VGA_display/Display/Q[0]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.043    -0.125 r  VGA_display/Display/hPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    VGA_display/Display/hPos[1]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.095    -0.424    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.131    -0.293    VGA_display/Display/hPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.168    VGA_display/Display/Q[0]
    SLICE_X78Y105        LUT4 (Prop_lut4_I1_O)        0.043    -0.125 r  VGA_display/Display/hPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    VGA_display/Display/hPos[3]
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X78Y105        FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.095    -0.424    
    SLICE_X78Y105        FDCE (Hold_fdce_C_D)         0.131    -0.293    VGA_display/Display/hPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.736%)  route 0.159ns (43.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.593    -0.519    VGA_display/Display/clk_out2
    SLICE_X78Y107        FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=8, routed)           0.159    -0.196    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X79Y107        LUT6 (Prop_lut6_I4_O)        0.045    -0.151 r  VGA_display/Display/vPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA_display/Display/vPos[5]_i_1_n_0
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.865    -0.287    VGA_display/Display/clk_out2
    SLICE_X79Y107        FDCE                                         r  VGA_display/Display/vPos_reg[5]/C
                         clock pessimism             -0.219    -0.506    
                         clock uncertainty            0.095    -0.412    
    SLICE_X79Y107        FDCE (Hold_fdce_C_D)         0.092    -0.320    VGA_display/Display/vPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.594    -0.518    VGA_display/Display/clk_out2
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=8, routed)           0.170    -0.207    VGA_display/Display/Q[6]
    SLICE_X79Y105        LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  VGA_display/Display/hPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    VGA_display/Display/hPos[8]
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=109, routed)         0.866    -0.286    VGA_display/Display/clk_out2
    SLICE_X79Y105        FDCE                                         r  VGA_display/Display/hPos_reg[8]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.095    -0.424    
    SLICE_X79Y105        FDCE (Hold_fdce_C_D)         0.092    -0.332    VGA_display/Display/hPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.984ns  (logic 0.828ns (11.856%)  route 6.156ns (88.144%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 22.984 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.432    19.869    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X14Y60         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.522    22.984    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/clk
    SLICE_X14Y60         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism             -0.509    22.475    
                         clock uncertainty           -0.087    22.388    
    SLICE_X14Y60         FDCE (Recov_fdce_C_CLR)     -0.319    22.069    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -19.869    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X13Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/clk
    SLICE_X13Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X13Y64         FDCE (Recov_fdce_C_CLR)     -0.405    21.980    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.843ns  (logic 0.828ns (12.100%)  route 6.015ns (87.900%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.291    19.728    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg_1
    SLICE_X14Y62         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.520    22.982    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/clk
    SLICE_X14Y62         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism             -0.509    22.473    
                         clock uncertainty           -0.087    22.386    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.319    22.067    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -19.728    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg_4
    SLICE_X12Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/clk
    SLICE_X12Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.319    22.066    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg_1
    SLICE_X12Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/clk
    SLICE_X12Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.319    22.066    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.685ns  (logic 0.828ns (12.386%)  route 5.857ns (87.614%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.133    19.570    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg_3
    SLICE_X13Y63         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/clk
    SLICE_X13Y63         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X13Y63         FDCE (Recov_fdce_C_CLR)     -0.405    21.980    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                         -19.570    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.087    22.380    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.087    22.380    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.087    22.380    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.459ns  (logic 0.822ns (12.727%)  route 5.637ns (87.273%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 22.975 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.470    17.199    CPU/dx_insn/dffe_gen[2].dff/p_17_in
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.118    17.317 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          2.027    19.344    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg_3
    SLICE_X12Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.513    22.975    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/clk
    SLICE_X12Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism             -0.509    22.466    
                         clock uncertainty           -0.087    22.379    
    SLICE_X12Y80         FDCE (Recov_fdce_C_CLR)     -0.521    21.858    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.858    
                         arrival time                         -19.344    
  -------------------------------------------------------------------
                         slack                                  2.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.406ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg_2
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.285    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.406ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg_1
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.285    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.406ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg_2
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.285    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.431ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_3
    SLICE_X7Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk
    SLICE_X7Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.154    -0.310    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.431ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_3
    SLICE_X7Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk
    SLICE_X7Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.154    -0.310    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.462ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg_3
    SLICE_X8Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/clk
    SLICE_X8Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X8Y68          FDCE (Remov_fdce_C_CLR)     -0.129    -0.317    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.462    

Slack (MET) :             14.462ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg_2
    SLICE_X8Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/clk
    SLICE_X8Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X8Y68          FDCE (Remov_fdce_C_CLR)     -0.129    -0.317    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.462    

Slack (MET) :             14.487ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg_2
    SLICE_X9Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/clk
    SLICE_X9Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X9Y68          FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.487    

Slack (MET) :             14.487ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg_2
    SLICE_X9Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/clk
    SLICE_X9Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X9Y68          FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.487    

Slack (MET) :             14.534ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.343ns  (logic 0.186ns (13.855%)  route 1.157ns (86.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.854    13.932    CPU/dx_insn/dffe_gen[29].dff/q_reg_10[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.045    13.977 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          0.303    14.280    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X7Y70          FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.863    -0.289    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/clk
    SLICE_X7Y70          FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040    -0.249    
                         clock uncertainty            0.087    -0.162    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          14.280    
  -------------------------------------------------------------------
                         slack                                 14.534    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.984ns  (logic 0.828ns (11.856%)  route 6.156ns (88.144%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 22.984 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.432    19.869    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X14Y60         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.522    22.984    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/clk
    SLICE_X14Y60         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism             -0.509    22.475    
                         clock uncertainty           -0.087    22.388    
    SLICE_X14Y60         FDCE (Recov_fdce_C_CLR)     -0.319    22.069    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -19.869    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X13Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/clk
    SLICE_X13Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X13Y64         FDCE (Recov_fdce_C_CLR)     -0.405    21.980    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.843ns  (logic 0.828ns (12.100%)  route 6.015ns (87.900%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.291    19.728    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg_1
    SLICE_X14Y62         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.520    22.982    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/clk
    SLICE_X14Y62         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism             -0.509    22.473    
                         clock uncertainty           -0.087    22.386    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.319    22.067    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -19.728    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg_4
    SLICE_X12Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/clk
    SLICE_X12Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.319    22.066    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg_1
    SLICE_X12Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/clk
    SLICE_X12Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.319    22.066    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.685ns  (logic 0.828ns (12.386%)  route 5.857ns (87.614%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.133    19.570    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg_3
    SLICE_X13Y63         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/clk
    SLICE_X13Y63         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X13Y63         FDCE (Recov_fdce_C_CLR)     -0.405    21.980    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                         -19.570    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.087    22.380    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.087    22.380    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.087    22.380    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.459ns  (logic 0.822ns (12.727%)  route 5.637ns (87.273%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 22.975 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.470    17.199    CPU/dx_insn/dffe_gen[2].dff/p_17_in
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.118    17.317 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          2.027    19.344    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg_3
    SLICE_X12Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.513    22.975    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/clk
    SLICE_X12Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism             -0.509    22.466    
                         clock uncertainty           -0.087    22.379    
    SLICE_X12Y80         FDCE (Recov_fdce_C_CLR)     -0.521    21.858    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.858    
                         arrival time                         -19.344    
  -------------------------------------------------------------------
                         slack                                  2.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.406ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg_2
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.285    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.406ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg_1
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.285    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.406ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg_2
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.285    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.431ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_3
    SLICE_X7Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk
    SLICE_X7Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.154    -0.310    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.431ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_3
    SLICE_X7Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk
    SLICE_X7Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.154    -0.310    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.462ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg_3
    SLICE_X8Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/clk
    SLICE_X8Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X8Y68          FDCE (Remov_fdce_C_CLR)     -0.129    -0.317    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.462    

Slack (MET) :             14.462ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg_2
    SLICE_X8Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/clk
    SLICE_X8Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X8Y68          FDCE (Remov_fdce_C_CLR)     -0.129    -0.317    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.462    

Slack (MET) :             14.487ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg_2
    SLICE_X9Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/clk
    SLICE_X9Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X9Y68          FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.487    

Slack (MET) :             14.487ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg_2
    SLICE_X9Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/clk
    SLICE_X9Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X9Y68          FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.487    

Slack (MET) :             14.534ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.343ns  (logic 0.186ns (13.855%)  route 1.157ns (86.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.854    13.932    CPU/dx_insn/dffe_gen[29].dff/q_reg_10[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.045    13.977 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          0.303    14.280    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X7Y70          FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.863    -0.289    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/clk
    SLICE_X7Y70          FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040    -0.249    
                         clock uncertainty            0.087    -0.162    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          14.280    
  -------------------------------------------------------------------
                         slack                                 14.534    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.984ns  (logic 0.828ns (11.856%)  route 6.156ns (88.144%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 22.984 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.432    19.869    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X14Y60         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.522    22.984    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/clk
    SLICE_X14Y60         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism             -0.509    22.475    
                         clock uncertainty           -0.087    22.388    
    SLICE_X14Y60         FDCE (Recov_fdce_C_CLR)     -0.319    22.069    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -19.869    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X13Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/clk
    SLICE_X13Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X13Y64         FDCE (Recov_fdce_C_CLR)     -0.405    21.980    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.843ns  (logic 0.828ns (12.100%)  route 6.015ns (87.900%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.291    19.728    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg_1
    SLICE_X14Y62         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.520    22.982    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/clk
    SLICE_X14Y62         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism             -0.509    22.473    
                         clock uncertainty           -0.087    22.386    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.319    22.067    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -19.728    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg_4
    SLICE_X12Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/clk
    SLICE_X12Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.319    22.066    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg_1
    SLICE_X12Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/clk
    SLICE_X12Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.319    22.066    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.685ns  (logic 0.828ns (12.386%)  route 5.857ns (87.614%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.133    19.570    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg_3
    SLICE_X13Y63         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/clk
    SLICE_X13Y63         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.087    22.385    
    SLICE_X13Y63         FDCE (Recov_fdce_C_CLR)     -0.405    21.980    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                         -19.570    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.087    22.380    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.087    22.380    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.087    22.380    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.975    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        6.459ns  (logic 0.822ns (12.727%)  route 5.637ns (87.273%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 22.975 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.470    17.199    CPU/dx_insn/dffe_gen[2].dff/p_17_in
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.118    17.317 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          2.027    19.344    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg_3
    SLICE_X12Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.513    22.975    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/clk
    SLICE_X12Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism             -0.509    22.466    
                         clock uncertainty           -0.087    22.379    
    SLICE_X12Y80         FDCE (Recov_fdce_C_CLR)     -0.521    21.858    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.858    
                         arrival time                         -19.344    
  -------------------------------------------------------------------
                         slack                                  2.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.406ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg_2
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.285    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.406ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg_1
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.285    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.406ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg_2
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.285    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.431ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_3
    SLICE_X7Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk
    SLICE_X7Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.154    -0.310    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.431ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_3
    SLICE_X7Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk
    SLICE_X7Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.087    -0.156    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.154    -0.310    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.462ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg_3
    SLICE_X8Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/clk
    SLICE_X8Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X8Y68          FDCE (Remov_fdce_C_CLR)     -0.129    -0.317    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.462    

Slack (MET) :             14.462ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg_2
    SLICE_X8Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/clk
    SLICE_X8Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X8Y68          FDCE (Remov_fdce_C_CLR)     -0.129    -0.317    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.462    

Slack (MET) :             14.487ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg_2
    SLICE_X9Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/clk
    SLICE_X9Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X9Y68          FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.487    

Slack (MET) :             14.487ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg_2
    SLICE_X9Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/clk
    SLICE_X9Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X9Y68          FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.487    

Slack (MET) :             14.534ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.343ns  (logic 0.186ns (13.855%)  route 1.157ns (86.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.854    13.932    CPU/dx_insn/dffe_gen[29].dff/q_reg_10[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.045    13.977 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          0.303    14.280    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X7Y70          FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.863    -0.289    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/clk
    SLICE_X7Y70          FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040    -0.249    
                         clock uncertainty            0.087    -0.162    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          14.280    
  -------------------------------------------------------------------
                         slack                                 14.534    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.984ns  (logic 0.828ns (11.856%)  route 6.156ns (88.144%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 22.984 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.432    19.869    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X14Y60         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.522    22.984    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/clk
    SLICE_X14Y60         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism             -0.509    22.475    
                         clock uncertainty           -0.085    22.391    
    SLICE_X14Y60         FDCE (Recov_fdce_C_CLR)     -0.319    22.072    CPU/md_unit/multiply/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.072    
                         arrival time                         -19.869    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X13Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/clk
    SLICE_X13Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.085    22.388    
    SLICE_X13Y64         FDCE (Recov_fdce_C_CLR)     -0.405    21.983    CPU/md_unit/multiply/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.983    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.843ns  (logic 0.828ns (12.100%)  route 6.015ns (87.900%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.291    19.728    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg_1
    SLICE_X14Y62         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.520    22.982    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/clk
    SLICE_X14Y62         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism             -0.509    22.473    
                         clock uncertainty           -0.085    22.389    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.319    22.070    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                         -19.728    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg_4
    SLICE_X12Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/clk
    SLICE_X12Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.085    22.388    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.319    22.069    CPU/md_unit/multiply/AQ/d_flip_flop[62].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.829ns  (logic 0.828ns (12.125%)  route 6.001ns (87.875%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.277    19.714    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg_1
    SLICE_X12Y64         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/clk
    SLICE_X12Y64         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.085    22.388    
    SLICE_X12Y64         FDCE (Recov_fdce_C_CLR)     -0.319    22.069    CPU/md_unit/multiply/AQ/d_flip_flop[65].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.685ns  (logic 0.828ns (12.386%)  route 5.857ns (87.614%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.133    19.570    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg_3
    SLICE_X13Y63         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.519    22.981    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/clk
    SLICE_X13Y63         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism             -0.509    22.472    
                         clock uncertainty           -0.085    22.388    
    SLICE_X13Y63         FDCE (Recov_fdce_C_CLR)     -0.405    21.983    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.983    
                         arrival time                         -19.570    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.085    22.383    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.978    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.978    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.085    22.383    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.978    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.978    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.604ns  (logic 0.828ns (12.538%)  route 5.776ns (87.462%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.584    17.313    CPU/dx_insn/dffe_gen[29].dff/q_reg_1
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124    17.437 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          2.052    19.489    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_2
    SLICE_X15Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.514    22.976    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk
    SLICE_X15Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism             -0.509    22.467    
                         clock uncertainty           -0.085    22.383    
    SLICE_X15Y81         FDCE (Recov_fdce_C_CLR)     -0.405    21.978    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.978    
                         arrival time                         -19.489    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        6.459ns  (logic 0.822ns (12.727%)  route 5.637ns (87.273%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 22.975 - 25.000 ) 
    Source Clock Delay      (SCD):    0.385ns = ( 12.885 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__63/O
                         net (fo=475, routed)         1.708    12.885    CPU/dx_insn/dffe_gen[28].dff/clk0
    SLICE_X4Y78          FDCE                                         r  CPU/dx_insn/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456    13.341 r  CPU/dx_insn/dffe_gen[28].dff/q_reg/Q
                         net (fo=37, routed)          1.516    14.857    CPU/dx_insn/dffe_gen[27].dff/q_i_40__0[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124    14.981 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__118/O
                         net (fo=1, routed)           0.624    15.605    CPU/dx_insn/dffe_gen[29].dff/q_reg_13
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124    15.729 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__244/O
                         net (fo=78, routed)          1.470    17.199    CPU/dx_insn/dffe_gen[2].dff/p_17_in
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.118    17.317 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          2.027    19.344    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg_3
    SLICE_X12Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        1.513    22.975    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/clk
    SLICE_X12Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism             -0.509    22.466    
                         clock uncertainty           -0.085    22.382    
    SLICE_X12Y80         FDCE (Recov_fdce_C_CLR)     -0.521    21.861    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.861    
                         arrival time                         -19.344    
  -------------------------------------------------------------------
                         slack                                  2.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.408ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg_2
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.085    -0.159    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.288    CPU/md_unit/divide/AQ/d_flip_flop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.408    

Slack (MET) :             14.408ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg_1
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.085    -0.159    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.288    CPU/md_unit/divide/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.408    

Slack (MET) :             14.408ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg_2
    SLICE_X6Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/clk
    SLICE_X6Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.085    -0.159    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.129    -0.288    CPU/md_unit/divide/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.408    

Slack (MET) :             14.433ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg_3
    SLICE_X7Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/clk
    SLICE_X7Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.085    -0.159    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.154    -0.313    CPU/md_unit/divide/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.433ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.183ns  (logic 0.187ns (15.809%)  route 0.996ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.279    14.120    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg_3
    SLICE_X7Y64          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.869    -0.283    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/clk
    SLICE_X7Y64          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040    -0.243    
                         clock uncertainty            0.085    -0.159    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.154    -0.313    CPU/md_unit/divide/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          14.120    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.465ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg_3
    SLICE_X8Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/clk
    SLICE_X8Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.085    -0.191    
    SLICE_X8Y68          FDCE (Remov_fdce_C_CLR)     -0.129    -0.320    CPU/md_unit/divide/AQ/d_flip_flop[32].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.465    

Slack (MET) :             14.465ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg_2
    SLICE_X8Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/clk
    SLICE_X8Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.085    -0.191    
    SLICE_X8Y68          FDCE (Remov_fdce_C_CLR)     -0.129    -0.320    CPU/md_unit/divide/AQ/d_flip_flop[33].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.465    

Slack (MET) :             14.490ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg_2
    SLICE_X9Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/clk
    SLICE_X9Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.085    -0.191    
    SLICE_X9Y68          FDCE (Remov_fdce_C_CLR)     -0.154    -0.345    CPU/md_unit/divide/AQ/d_flip_flop[34].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.490    

Slack (MET) :             14.490ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.208ns  (logic 0.187ns (15.482%)  route 1.021ns (84.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.717    13.795    CPU/dx_insn/dffe_gen[2].dff/q_reg_0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.046    13.841 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=63, routed)          0.304    14.145    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg_2
    SLICE_X9Y68          FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/clk
    SLICE_X9Y68          FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.085    -0.191    
    SLICE_X9Y68          FDCE (Remov_fdce_C_CLR)     -0.154    -0.345    CPU/md_unit/divide/AQ/d_flip_flop[35].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          14.145    
  -------------------------------------------------------------------
                         slack                                 14.490    

Slack (MET) :             14.537ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.343ns  (logic 0.186ns (13.855%)  route 1.157ns (86.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    0.438ns = ( 12.938 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__63/O
                         net (fo=475, routed)         0.588    12.938    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X5Y74          FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141    13.079 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=11, routed)          0.854    13.932    CPU/dx_insn/dffe_gen[29].dff/q_reg_10[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.045    13.977 f  CPU/dx_insn/dffe_gen[29].dff/q_i_2__258/O
                         net (fo=64, routed)          0.303    14.280    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg_2
    SLICE_X7Y70          FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1179, routed)        0.863    -0.289    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/clk
    SLICE_X7Y70          FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg/C
                         clock pessimism              0.040    -0.249    
                         clock uncertainty            0.085    -0.165    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.257    CPU/md_unit/multiply/AQ/d_flip_flop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          14.280    
  -------------------------------------------------------------------
                         slack                                 14.537    





