{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613132457772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613132457772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 17:50:57 2021 " "Processing started: Fri Feb 12 17:50:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613132457772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132457772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TwoByFourDecode -c TwoByFourDecode " "Command: quartus_map --read_settings_files=on --write_settings_files=off TwoByFourDecode -c TwoByFourDecode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132457772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613132458175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613132458175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/3/twobyfourdecodetest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /iitb/dld-vhdl/3/twobyfourdecodetest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behavior " "Found design unit 1: test-behavior" {  } { { "../TwoByFourDecodeTest.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecodeTest.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469340 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "../TwoByFourDecodeTest.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecodeTest.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132469340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/3/twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /iitb/dld-vhdl/3/twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwobyOneMux-twobyOneMux_behaviour " "Found design unit 1: TwobyOneMux-twobyOneMux_behaviour" {  } { { "../TwoByOneMux.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469348 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwobyOneMux " "Found entity 1: TwobyOneMux" {  } { { "../TwoByOneMux.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132469348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/3/twobyfourdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /iitb/dld-vhdl/3/twobyfourdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByFourDecode-structure " "Found design unit 1: TwoByFourDecode-structure" {  } { { "../TwoByFourDecode.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469348 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByFourDecode " "Found entity 1: TwoByFourDecode" {  } { { "../TwoByFourDecode.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132469348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/3/basic_gates.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /iitb/dld-vhdl/3/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_behaviour " "Found design unit 1: and_gate-and_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469348 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_gate-or_behaviour " "Found design unit 2: or_gate-or_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469348 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 not_gate-not_behaviour " "Found design unit 3: not_gate-not_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469348 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469348 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate " "Found entity 2: or_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469348 ""} { "Info" "ISGN_ENTITY_NAME" "3 not_gate " "Found entity 3: not_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/3/basic_gates.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613132469348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132469348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TwoByFourDecode " "Elaborating entity \"TwoByFourDecode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613132469380 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zt TwoByFourDecode.vhd(28) " "VHDL Signal Declaration warning at TwoByFourDecode.vhd(28): used implicit default value for signal \"zt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../TwoByFourDecode.vhd" "" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1613132469432 "|TwoByFourDecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwobyOneMux TwobyOneMux:not1 " "Elaborating entity \"TwobyOneMux\" for hierarchy \"TwobyOneMux:not1\"" {  } { { "../TwoByFourDecode.vhd" "not1" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613132469517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate TwobyOneMux:not1\|not_gate:notgate " "Elaborating entity \"not_gate\" for hierarchy \"TwobyOneMux:not1\|not_gate:notgate\"" {  } { { "../TwoByOneMux.vhd" "notgate" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613132469565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate TwobyOneMux:not1\|and_gate:andgate1 " "Elaborating entity \"and_gate\" for hierarchy \"TwobyOneMux:not1\|and_gate:andgate1\"" {  } { { "../TwoByOneMux.vhd" "andgate1" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613132469624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate TwobyOneMux:not1\|or_gate:orgate " "Elaborating entity \"or_gate\" for hierarchy \"TwobyOneMux:not1\|or_gate:orgate\"" {  } { { "../TwoByOneMux.vhd" "orgate" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613132469648 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "z\[3\] z\[3\] " "Net \"z\[3\]\", which fans out to \"z\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "TwobyOneMux:and3\|z " "Net is fed by \"TwobyOneMux:and3\|z\"" {  } { { "../TwoByOneMux.vhd" "z" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613132470009 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "TwobyOneMux:enable3\|z " "Net is fed by \"TwobyOneMux:enable3\|z\"" {  } { { "../TwoByOneMux.vhd" "z" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613132470009 ""}  } { { "../TwoByFourDecode.vhd" "z\[3\]" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613132470009 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "z\[2\] z\[2\] " "Net \"z\[2\]\", which fans out to \"z\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "TwobyOneMux:and2\|z " "Net is fed by \"TwobyOneMux:and2\|z\"" {  } { { "../TwoByOneMux.vhd" "z" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613132470009 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "TwobyOneMux:enable2\|z " "Net is fed by \"TwobyOneMux:enable2\|z\"" {  } { { "../TwoByOneMux.vhd" "z" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613132470009 ""}  } { { "../TwoByFourDecode.vhd" "z\[2\]" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613132470009 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "z\[1\] z\[1\] " "Net \"z\[1\]\", which fans out to \"z\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "TwobyOneMux:and1\|z " "Net is fed by \"TwobyOneMux:and1\|z\"" {  } { { "../TwoByOneMux.vhd" "z" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613132470009 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "TwobyOneMux:enable1\|z " "Net is fed by \"TwobyOneMux:enable1\|z\"" {  } { { "../TwoByOneMux.vhd" "z" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613132470009 ""}  } { { "../TwoByFourDecode.vhd" "z\[1\]" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613132470009 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "z\[0\] z\[0\] " "Net \"z\[0\]\", which fans out to \"z\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "TwobyOneMux:and0\|z " "Net is fed by \"TwobyOneMux:and0\|z\"" {  } { { "../TwoByOneMux.vhd" "z" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613132470009 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "TwobyOneMux:enable0\|z " "Net is fed by \"TwobyOneMux:enable0\|z\"" {  } { { "../TwoByOneMux.vhd" "z" { Text "C:/iitb/dld-vhdl/3/TwoByOneMux.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613132470009 ""}  } { { "../TwoByFourDecode.vhd" "z\[0\]" { Text "C:/iitb/dld-vhdl/3/TwoByFourDecode.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613132470009 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613132470241 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 12 17:51:10 2021 " "Processing ended: Fri Feb 12 17:51:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613132470241 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613132470241 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613132470241 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132470241 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613132470882 ""}
