0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.sim/sim_1/behav/xsim/glbl.v,1677521296,verilog,,,,glbl,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sim_1/new/sim.sv,1677521296,systemVerilog,,,,sim,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/Downloads/OTTER_Wrapper_v1_02.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/new/Otter_MCU.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/SevSeg_SV/BCD.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sources_1/new/BRANCH_ADDR_GEN.sv,,BCD,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/SevSeg_SV/CathodeDriver.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW4_ALU_and_IMMED/HW4_ALU_and_IMMED.srcs/sources_1/new/IMMED_GEN.sv,,CathodeDriver,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/SevSeg_SV/SevSegDisp.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_PC/HW2_PC.srcs/sources_1/new/add4adder.sv,,SevSegDisp,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_PC/HW2_PC.srcs/sources_1/new/add4adder.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_PC/HW2_PC.srcs/sources_1/new/mux6sel.sv,,add4adder,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_PC/HW2_PC.srcs/sources_1/new/mux6sel.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/Downloads/otter_memory_v1_07.sv,,mux6sel,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_PC/HW2_PC.srcs/sources_1/new/program_counter.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_REG_FILE/HW2_REG_FILE.srcs/sources_1/new/top_REG_FILE.sv,,program_counter,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_REG_FILE/HW2_REG_FILE.srcs/sources_1/new/top_REG_FILE.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sim_1/new/sim.sv,,REG_FILE,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW4_ALU_and_IMMED/HW4_ALU_and_IMMED.srcs/sources_1/new/ALU.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/SevSeg_SV/BCD.sv,,ALU,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW4_ALU_and_IMMED/HW4_ALU_and_IMMED.srcs/sources_1/new/IMMED_GEN.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/Downloads/OTTER_Wrapper_v1_02.sv,,IMMED_GEN,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sources_1/new/BRANCH_ADDR_GEN.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sources_1/new/BRANCH_COND_GEN.sv,,BRANCH_ADDR_GEN,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sources_1/new/BRANCH_COND_GEN.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/new/CU_DCDR.sv,,BRANCH_COND_GEN,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/Downloads/otter_memory_v1_07.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_PC/HW2_PC.srcs/sources_1/new/program_counter.sv,,Memory,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/new/CU_DCDR.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/new/CU_FSM.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/new/CU_FSM.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/SevSeg_SV/CathodeDriver.sv,,CU_FSM,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/new/Otter_MCU.sv,1677521296,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/SevSeg_SV/SevSegDisp.sv,,Otter_MCU,,uvm,,,,,,
