{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669823932793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669823932793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:28:52 2022 " "Processing started: Wed Nov 30 21:28:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669823932793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669823932793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669823932793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669823933002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669823933002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-struct " "Found design unit 1: register_file-struct" {  } { { "register_file.vhdl" "" { Text "D:/iitb-cpu/register_file.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669823939589 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "D:/iitb-cpu/register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669823939589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669823939589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-struct " "Found design unit 1: RAM-struct" {  } { { "RAM.vhdl" "" { Text "D:/iitb-cpu/RAM.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669823939590 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhdl" "" { Text "D:/iitb-cpu/RAM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669823939590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669823939590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhdl" "" { Text "D:/iitb-cpu/ALU.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669823939592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "D:/iitb-cpu/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669823939592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669823939592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struct " "Found design unit 1: cpu-struct" {  } { { "cpu.vhdl" "" { Text "D:/iitb-cpu/cpu.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669823939593 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "D:/iitb-cpu/cpu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669823939593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669823939593 ""}
{ "Error" "EVRFX_VHDL_WRONG_SIGNAL_ASSIGN" "t1 ALU.vhdl(145) " "VHDL Signal Assignment Statement error at ALU.vhdl(145): Signal Assignment Statement must use <= to assign value to signal \"t1\"" {  } { { "ALU.vhdl" "" { Text "D:/iitb-cpu/ALU.vhdl" 145 0 0 } }  } 0 10526 "VHDL Signal Assignment Statement error at %2!s!: Signal Assignment Statement must use <= to assign value to signal \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669823939593 ""}
{ "Error" "EVRFX_VHDL_ERROR_MULTIPLE_VISIBLE_TYPES_MATCH_NEAR_CHARACTER" "'1' 3 ALU.vhdl(145) " "VHDL error at ALU.vhdl(145): can't determine type of object at or near character ''1'' -- found 3 possible types" {  } { { "ALU.vhdl" "" { Text "D:/iitb-cpu/ALU.vhdl" 145 0 0 } }  } 0 10400 "VHDL error at %3!s!: can't determine type of object at or near character '%1!s!' -- found %2!d! possible types" 0 0 "Analysis & Synthesis" 0 -1 1669823939593 ""}
{ "Info" "IVRFX_VHDL_1412_UNCONVERTED" "first '1' standard.vhd(20) " "VHDL info at standard.vhd(20): first match for ''1'' found here" {  } { { "std/1993/standard.vhd" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/vhdl/std/1993/standard.vhd" 20 0 0 } }  } 0 10797 "VHDL info at %3!s!: %1!s! match for '%2!s!' found here" 0 0 "Analysis & Synthesis" 0 -1 1669823939593 ""}
{ "Info" "IVRFX_VHDL_1412_UNCONVERTED" "another '1' standard.vhd(11) " "VHDL info at standard.vhd(11): another match for ''1'' found here" {  } { { "std/1993/standard.vhd" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/vhdl/std/1993/standard.vhd" 11 0 0 } }  } 0 10797 "VHDL info at %3!s!: %1!s! match for '%2!s!' found here" 0 0 "Analysis & Synthesis" 0 -1 1669823939593 ""}
{ "Info" "IVRFX_VHDL_1412_UNCONVERTED" "another '1' std_1164_vhdl1993.vhd(54) " "VHDL info at std_1164_vhdl1993.vhd(54): another match for ''1'' found here" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 54 0 0 } }  } 0 10797 "VHDL info at %3!s!: %1!s! match for '%2!s!' found here" 0 0 "Analysis & Synthesis" 0 -1 1669823939594 ""}
{ "Error" "EVRFX_VHDL_AMBIGUOUS_TYPES_FOR_EXPRESSION" "std_ulogic bit ALU.vhdl(145) " "VHDL type inferencing error at ALU.vhdl(145): type of expression is ambiguous - \"std_ulogic\" or \"bit\" are two possible matches" {  } { { "ALU.vhdl" "" { Text "D:/iitb-cpu/ALU.vhdl" 145 0 0 } }  } 0 10647 "VHDL type inferencing error at %3!s!: type of expression is ambiguous - \"%1!s!\" or \"%2!s!\" are two possible matches" 0 0 "Analysis & Synthesis" 0 -1 1669823939594 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED ALU.vhdl(145) " "VHDL Type Conversion error at ALU.vhdl(145): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "ALU.vhdl" "" { Text "D:/iitb-cpu/ALU.vhdl" 145 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669823939594 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669823939672 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 30 21:28:59 2022 " "Processing ended: Wed Nov 30 21:28:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669823939672 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669823939672 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669823939672 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669823939672 ""}
