INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab05/Lab05.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab05/Lab05.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab05/Lab05.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab05/Lab05.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab05/Lab05.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab05/Lab05.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab05/Lab05.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab05/Lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab05/Lab05.srcs/sim_1/new/extendedCPU_tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendedCPU_tester
