
Loading design for application trce from file shiftrl00_shiftrl0.ncd.
Design name: shiftRL
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: D:/LSCC/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sat Oct 30 14:48:36 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui -msgset D:/Clases/Arqui/2doParcial/shiftRL00/promote.xml shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 464.591ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[21]  (to SRL00/sclk +)

   Delay:              16.028ns  (48.7% logic, 51.3% route), 23 logic levels.

 Constraint Details:

     16.028ns physical path delay SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.591ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19B.CLK to     R16C19B.Q1 SRL00/OS01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.880     R16C19B.Q1 to     R15C19D.A0 SRL00/OS01/sdiv[2]
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SRL00/OS01/SLICE_38
ROUTE         1     0.659     R15C19D.F0 to     R15C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R15C19A.C1 to     R15C19A.F1 SRL00/OS01/SLICE_32
ROUTE         2     0.587     R15C19A.F1 to     R15C19C.A1 SRL00/OS01/N_63
CTOF_DEL    ---     0.452     R15C19C.A1 to     R15C19C.F1 SRL00/OS01/SLICE_36
ROUTE         3     0.888     R15C19C.F1 to     R15C21D.A1 SRL00/OS01/N_66
CTOF_DEL    ---     0.452     R15C21D.A1 to     R15C21D.F1 SRL00/OS01/SLICE_20
ROUTE         4     0.911     R15C21D.F1 to     R14C21B.B1 SRL00/OS01/N_68
CTOF_DEL    ---     0.452     R14C21B.B1 to     R14C21B.F1 SRL00/OS01/SLICE_27
ROUTE         1     0.384     R14C21B.F1 to     R14C21B.C0 SRL00/OS01/N_74
CTOF_DEL    ---     0.452     R14C21B.C0 to     R14C21B.F0 SRL00/OS01/SLICE_27
ROUTE         1     0.610     R14C21B.F0 to     R14C21A.B1 SRL00/OS01/N_54
CTOF_DEL    ---     0.452     R14C21A.B1 to     R14C21A.F1 SRL00/OS01/SLICE_25
ROUTE         2     0.618     R14C21A.F1 to     R14C21A.B0 SRL00/OS01/N_18
CTOF_DEL    ---     0.452     R14C21A.B0 to     R14C21A.F0 SRL00/OS01/SLICE_25
ROUTE         1     0.882     R14C21A.F0 to     R14C20A.B1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.618     R14C20A.F1 to     R14C20A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SRL00/OS01/SLICE_22
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO SRL00/OS01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO SRL00/OS01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO SRL00/OS01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI SRL00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 SRL00/OS01/SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 SRL00/OS01/sdiv_11[21] (to SRL00/sclk)
                  --------
                   16.028   (48.7% logic, 51.3% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C19B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.600ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[21]  (to SRL00/sclk +)

   Delay:              16.019ns  (48.8% logic, 51.2% route), 23 logic levels.

 Constraint Details:

     16.019ns physical path delay SRL00/OS01/SLICE_9 to SRL00/OS01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.600ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_9 to SRL00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19D.CLK to     R16C19D.Q1 SRL00/OS01/SLICE_9 (from SRL00/sclk)
ROUTE         2     1.261     R16C19D.Q1 to     R15C19C.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.452     R15C19C.B0 to     R15C19C.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_5
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_32
ROUTE         2     0.587     R15C19A.F1 to     R15C19C.A1 SRL00/OS01/N_63
CTOF_DEL    ---     0.452     R15C19C.A1 to     R15C19C.F1 SRL00/OS01/SLICE_36
ROUTE         3     0.888     R15C19C.F1 to     R15C21D.A1 SRL00/OS01/N_66
CTOF_DEL    ---     0.452     R15C21D.A1 to     R15C21D.F1 SRL00/OS01/SLICE_20
ROUTE         4     0.911     R15C21D.F1 to     R14C21B.B1 SRL00/OS01/N_68
CTOF_DEL    ---     0.452     R14C21B.B1 to     R14C21B.F1 SRL00/OS01/SLICE_27
ROUTE         1     0.384     R14C21B.F1 to     R14C21B.C0 SRL00/OS01/N_74
CTOF_DEL    ---     0.452     R14C21B.C0 to     R14C21B.F0 SRL00/OS01/SLICE_27
ROUTE         1     0.610     R14C21B.F0 to     R14C21A.B1 SRL00/OS01/N_54
CTOF_DEL    ---     0.452     R14C21A.B1 to     R14C21A.F1 SRL00/OS01/SLICE_25
ROUTE         2     0.618     R14C21A.F1 to     R14C21A.B0 SRL00/OS01/N_18
CTOF_DEL    ---     0.452     R14C21A.B0 to     R14C21A.F0 SRL00/OS01/SLICE_25
ROUTE         1     0.882     R14C21A.F0 to     R14C20A.B1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.618     R14C20A.F1 to     R14C20A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SRL00/OS01/SLICE_22
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO SRL00/OS01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO SRL00/OS01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO SRL00/OS01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI SRL00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 SRL00/OS01/SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 SRL00/OS01/sdiv_11[21] (to SRL00/sclk)
                  --------
                   16.019   (48.8% logic, 51.2% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C19D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[21]  (to SRL00/sclk +)

   Delay:              15.994ns  (48.8% logic, 51.2% route), 23 logic levels.

 Constraint Details:

     15.994ns physical path delay SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.625ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C20A.CLK to     R16C20A.Q1 SRL00/OS01/SLICE_8 (from SRL00/sclk)
ROUTE         2     0.846     R16C20A.Q1 to     R15C19D.D0 SRL00/OS01/sdiv[8]
CTOF_DEL    ---     0.452     R15C19D.D0 to     R15C19D.F0 SRL00/OS01/SLICE_38
ROUTE         1     0.659     R15C19D.F0 to     R15C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R15C19A.C1 to     R15C19A.F1 SRL00/OS01/SLICE_32
ROUTE         2     0.587     R15C19A.F1 to     R15C19C.A1 SRL00/OS01/N_63
CTOF_DEL    ---     0.452     R15C19C.A1 to     R15C19C.F1 SRL00/OS01/SLICE_36
ROUTE         3     0.888     R15C19C.F1 to     R15C21D.A1 SRL00/OS01/N_66
CTOF_DEL    ---     0.452     R15C21D.A1 to     R15C21D.F1 SRL00/OS01/SLICE_20
ROUTE         4     0.911     R15C21D.F1 to     R14C21B.B1 SRL00/OS01/N_68
CTOF_DEL    ---     0.452     R14C21B.B1 to     R14C21B.F1 SRL00/OS01/SLICE_27
ROUTE         1     0.384     R14C21B.F1 to     R14C21B.C0 SRL00/OS01/N_74
CTOF_DEL    ---     0.452     R14C21B.C0 to     R14C21B.F0 SRL00/OS01/SLICE_27
ROUTE         1     0.610     R14C21B.F0 to     R14C21A.B1 SRL00/OS01/N_54
CTOF_DEL    ---     0.452     R14C21A.B1 to     R14C21A.F1 SRL00/OS01/SLICE_25
ROUTE         2     0.618     R14C21A.F1 to     R14C21A.B0 SRL00/OS01/N_18
CTOF_DEL    ---     0.452     R14C21A.B0 to     R14C21A.F0 SRL00/OS01/SLICE_25
ROUTE         1     0.882     R14C21A.F0 to     R14C20A.B1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.618     R14C20A.F1 to     R14C20A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SRL00/OS01/SLICE_22
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO SRL00/OS01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO SRL00/OS01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO SRL00/OS01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI SRL00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 SRL00/OS01/SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 SRL00/OS01/sdiv_11[21] (to SRL00/sclk)
                  --------
                   15.994   (48.8% logic, 51.2% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.685ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)

   Delay:              15.934ns  (48.4% logic, 51.6% route), 22 logic levels.

 Constraint Details:

     15.934ns physical path delay SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.685ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19B.CLK to     R16C19B.Q1 SRL00/OS01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.880     R16C19B.Q1 to     R15C19D.A0 SRL00/OS01/sdiv[2]
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SRL00/OS01/SLICE_38
ROUTE         1     0.659     R15C19D.F0 to     R15C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R15C19A.C1 to     R15C19A.F1 SRL00/OS01/SLICE_32
ROUTE         2     0.587     R15C19A.F1 to     R15C19C.A1 SRL00/OS01/N_63
CTOF_DEL    ---     0.452     R15C19C.A1 to     R15C19C.F1 SRL00/OS01/SLICE_36
ROUTE         3     0.888     R15C19C.F1 to     R15C21D.A1 SRL00/OS01/N_66
CTOF_DEL    ---     0.452     R15C21D.A1 to     R15C21D.F1 SRL00/OS01/SLICE_20
ROUTE         4     0.911     R15C21D.F1 to     R14C21B.B1 SRL00/OS01/N_68
CTOF_DEL    ---     0.452     R14C21B.B1 to     R14C21B.F1 SRL00/OS01/SLICE_27
ROUTE         1     0.384     R14C21B.F1 to     R14C21B.C0 SRL00/OS01/N_74
CTOF_DEL    ---     0.452     R14C21B.C0 to     R14C21B.F0 SRL00/OS01/SLICE_27
ROUTE         1     0.610     R14C21B.F0 to     R14C21A.B1 SRL00/OS01/N_54
CTOF_DEL    ---     0.452     R14C21A.B1 to     R14C21A.F1 SRL00/OS01/SLICE_25
ROUTE         2     0.618     R14C21A.F1 to     R14C21A.B0 SRL00/OS01/N_18
CTOF_DEL    ---     0.452     R14C21A.B0 to     R14C21A.F0 SRL00/OS01/SLICE_25
ROUTE         1     0.882     R14C21A.F0 to     R14C20A.B1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.618     R14C20A.F1 to     R14C20A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SRL00/OS01/SLICE_22
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO SRL00/OS01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO SRL00/OS01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C21C.FCI to     R16C21C.F1 SRL00/OS01/SLICE_2
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 SRL00/OS01/sdiv_11[20] (to SRL00/sclk)
                  --------
                   15.934   (48.4% logic, 51.6% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C19B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)

   Delay:              15.925ns  (48.5% logic, 51.5% route), 22 logic levels.

 Constraint Details:

     15.925ns physical path delay SRL00/OS01/SLICE_9 to SRL00/OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.694ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_9 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19D.CLK to     R16C19D.Q1 SRL00/OS01/SLICE_9 (from SRL00/sclk)
ROUTE         2     1.261     R16C19D.Q1 to     R15C19C.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.452     R15C19C.B0 to     R15C19C.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_5
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_32
ROUTE         2     0.587     R15C19A.F1 to     R15C19C.A1 SRL00/OS01/N_63
CTOF_DEL    ---     0.452     R15C19C.A1 to     R15C19C.F1 SRL00/OS01/SLICE_36
ROUTE         3     0.888     R15C19C.F1 to     R15C21D.A1 SRL00/OS01/N_66
CTOF_DEL    ---     0.452     R15C21D.A1 to     R15C21D.F1 SRL00/OS01/SLICE_20
ROUTE         4     0.911     R15C21D.F1 to     R14C21B.B1 SRL00/OS01/N_68
CTOF_DEL    ---     0.452     R14C21B.B1 to     R14C21B.F1 SRL00/OS01/SLICE_27
ROUTE         1     0.384     R14C21B.F1 to     R14C21B.C0 SRL00/OS01/N_74
CTOF_DEL    ---     0.452     R14C21B.C0 to     R14C21B.F0 SRL00/OS01/SLICE_27
ROUTE         1     0.610     R14C21B.F0 to     R14C21A.B1 SRL00/OS01/N_54
CTOF_DEL    ---     0.452     R14C21A.B1 to     R14C21A.F1 SRL00/OS01/SLICE_25
ROUTE         2     0.618     R14C21A.F1 to     R14C21A.B0 SRL00/OS01/N_18
CTOF_DEL    ---     0.452     R14C21A.B0 to     R14C21A.F0 SRL00/OS01/SLICE_25
ROUTE         1     0.882     R14C21A.F0 to     R14C20A.B1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.618     R14C20A.F1 to     R14C20A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SRL00/OS01/SLICE_22
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO SRL00/OS01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO SRL00/OS01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C21C.FCI to     R16C21C.F1 SRL00/OS01/SLICE_2
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 SRL00/OS01/sdiv_11[20] (to SRL00/sclk)
                  --------
                   15.925   (48.5% logic, 51.5% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C19D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.719ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)

   Delay:              15.900ns  (48.5% logic, 51.5% route), 22 logic levels.

 Constraint Details:

     15.900ns physical path delay SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.719ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C20A.CLK to     R16C20A.Q1 SRL00/OS01/SLICE_8 (from SRL00/sclk)
ROUTE         2     0.846     R16C20A.Q1 to     R15C19D.D0 SRL00/OS01/sdiv[8]
CTOF_DEL    ---     0.452     R15C19D.D0 to     R15C19D.F0 SRL00/OS01/SLICE_38
ROUTE         1     0.659     R15C19D.F0 to     R15C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R15C19A.C1 to     R15C19A.F1 SRL00/OS01/SLICE_32
ROUTE         2     0.587     R15C19A.F1 to     R15C19C.A1 SRL00/OS01/N_63
CTOF_DEL    ---     0.452     R15C19C.A1 to     R15C19C.F1 SRL00/OS01/SLICE_36
ROUTE         3     0.888     R15C19C.F1 to     R15C21D.A1 SRL00/OS01/N_66
CTOF_DEL    ---     0.452     R15C21D.A1 to     R15C21D.F1 SRL00/OS01/SLICE_20
ROUTE         4     0.911     R15C21D.F1 to     R14C21B.B1 SRL00/OS01/N_68
CTOF_DEL    ---     0.452     R14C21B.B1 to     R14C21B.F1 SRL00/OS01/SLICE_27
ROUTE         1     0.384     R14C21B.F1 to     R14C21B.C0 SRL00/OS01/N_74
CTOF_DEL    ---     0.452     R14C21B.C0 to     R14C21B.F0 SRL00/OS01/SLICE_27
ROUTE         1     0.610     R14C21B.F0 to     R14C21A.B1 SRL00/OS01/N_54
CTOF_DEL    ---     0.452     R14C21A.B1 to     R14C21A.F1 SRL00/OS01/SLICE_25
ROUTE         2     0.618     R14C21A.F1 to     R14C21A.B0 SRL00/OS01/N_18
CTOF_DEL    ---     0.452     R14C21A.B0 to     R14C21A.F0 SRL00/OS01/SLICE_25
ROUTE         1     0.882     R14C21A.F0 to     R14C20A.B1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.618     R14C20A.F1 to     R14C20A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SRL00/OS01/SLICE_22
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO SRL00/OS01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO SRL00/OS01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C21C.FCI to     R16C21C.F1 SRL00/OS01/SLICE_2
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 SRL00/OS01/sdiv_11[20] (to SRL00/sclk)
                  --------
                   15.900   (48.5% logic, 51.5% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:              15.882ns  (48.3% logic, 51.7% route), 22 logic levels.

 Constraint Details:

     15.882ns physical path delay SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.737ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19B.CLK to     R16C19B.Q1 SRL00/OS01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.880     R16C19B.Q1 to     R15C19D.A0 SRL00/OS01/sdiv[2]
CTOF_DEL    ---     0.452     R15C19D.A0 to     R15C19D.F0 SRL00/OS01/SLICE_38
ROUTE         1     0.659     R15C19D.F0 to     R15C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R15C19A.C1 to     R15C19A.F1 SRL00/OS01/SLICE_32
ROUTE         2     0.587     R15C19A.F1 to     R15C19C.A1 SRL00/OS01/N_63
CTOF_DEL    ---     0.452     R15C19C.A1 to     R15C19C.F1 SRL00/OS01/SLICE_36
ROUTE         3     0.888     R15C19C.F1 to     R15C21D.A1 SRL00/OS01/N_66
CTOF_DEL    ---     0.452     R15C21D.A1 to     R15C21D.F1 SRL00/OS01/SLICE_20
ROUTE         4     0.911     R15C21D.F1 to     R14C21B.B1 SRL00/OS01/N_68
CTOF_DEL    ---     0.452     R14C21B.B1 to     R14C21B.F1 SRL00/OS01/SLICE_27
ROUTE         1     0.384     R14C21B.F1 to     R14C21B.C0 SRL00/OS01/N_74
CTOF_DEL    ---     0.452     R14C21B.C0 to     R14C21B.F0 SRL00/OS01/SLICE_27
ROUTE         1     0.610     R14C21B.F0 to     R14C21A.B1 SRL00/OS01/N_54
CTOF_DEL    ---     0.452     R14C21A.B1 to     R14C21A.F1 SRL00/OS01/SLICE_25
ROUTE         2     0.618     R14C21A.F1 to     R14C21A.B0 SRL00/OS01/N_18
CTOF_DEL    ---     0.452     R14C21A.B0 to     R14C21A.F0 SRL00/OS01/SLICE_25
ROUTE         1     0.882     R14C21A.F0 to     R14C20A.B1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.618     R14C20A.F1 to     R14C20A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SRL00/OS01/SLICE_22
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO SRL00/OS01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO SRL00/OS01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C21C.FCI to     R16C21C.F0 SRL00/OS01/SLICE_2
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 SRL00/OS01/sdiv_11[19] (to SRL00/sclk)
                  --------
                   15.882   (48.3% logic, 51.7% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C19B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:              15.873ns  (48.3% logic, 51.7% route), 22 logic levels.

 Constraint Details:

     15.873ns physical path delay SRL00/OS01/SLICE_9 to SRL00/OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.746ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_9 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19D.CLK to     R16C19D.Q1 SRL00/OS01/SLICE_9 (from SRL00/sclk)
ROUTE         2     1.261     R16C19D.Q1 to     R15C19C.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.452     R15C19C.B0 to     R15C19C.F0 SRL00/OS01/SLICE_36
ROUTE         1     0.269     R15C19C.F0 to     R15C19A.D1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_5
CTOF_DEL    ---     0.452     R15C19A.D1 to     R15C19A.F1 SRL00/OS01/SLICE_32
ROUTE         2     0.587     R15C19A.F1 to     R15C19C.A1 SRL00/OS01/N_63
CTOF_DEL    ---     0.452     R15C19C.A1 to     R15C19C.F1 SRL00/OS01/SLICE_36
ROUTE         3     0.888     R15C19C.F1 to     R15C21D.A1 SRL00/OS01/N_66
CTOF_DEL    ---     0.452     R15C21D.A1 to     R15C21D.F1 SRL00/OS01/SLICE_20
ROUTE         4     0.911     R15C21D.F1 to     R14C21B.B1 SRL00/OS01/N_68
CTOF_DEL    ---     0.452     R14C21B.B1 to     R14C21B.F1 SRL00/OS01/SLICE_27
ROUTE         1     0.384     R14C21B.F1 to     R14C21B.C0 SRL00/OS01/N_74
CTOF_DEL    ---     0.452     R14C21B.C0 to     R14C21B.F0 SRL00/OS01/SLICE_27
ROUTE         1     0.610     R14C21B.F0 to     R14C21A.B1 SRL00/OS01/N_54
CTOF_DEL    ---     0.452     R14C21A.B1 to     R14C21A.F1 SRL00/OS01/SLICE_25
ROUTE         2     0.618     R14C21A.F1 to     R14C21A.B0 SRL00/OS01/N_18
CTOF_DEL    ---     0.452     R14C21A.B0 to     R14C21A.F0 SRL00/OS01/SLICE_25
ROUTE         1     0.882     R14C21A.F0 to     R14C20A.B1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.618     R14C20A.F1 to     R14C20A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SRL00/OS01/SLICE_22
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO SRL00/OS01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO SRL00/OS01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C21C.FCI to     R16C21C.F0 SRL00/OS01/SLICE_2
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 SRL00/OS01/sdiv_11[19] (to SRL00/sclk)
                  --------
                   15.873   (48.3% logic, 51.7% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C19D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.771ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:              15.848ns  (48.4% logic, 51.6% route), 22 logic levels.

 Constraint Details:

     15.848ns physical path delay SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.771ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C20A.CLK to     R16C20A.Q1 SRL00/OS01/SLICE_8 (from SRL00/sclk)
ROUTE         2     0.846     R16C20A.Q1 to     R15C19D.D0 SRL00/OS01/sdiv[8]
CTOF_DEL    ---     0.452     R15C19D.D0 to     R15C19D.F0 SRL00/OS01/SLICE_38
ROUTE         1     0.659     R15C19D.F0 to     R15C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R15C19A.C1 to     R15C19A.F1 SRL00/OS01/SLICE_32
ROUTE         2     0.587     R15C19A.F1 to     R15C19C.A1 SRL00/OS01/N_63
CTOF_DEL    ---     0.452     R15C19C.A1 to     R15C19C.F1 SRL00/OS01/SLICE_36
ROUTE         3     0.888     R15C19C.F1 to     R15C21D.A1 SRL00/OS01/N_66
CTOF_DEL    ---     0.452     R15C21D.A1 to     R15C21D.F1 SRL00/OS01/SLICE_20
ROUTE         4     0.911     R15C21D.F1 to     R14C21B.B1 SRL00/OS01/N_68
CTOF_DEL    ---     0.452     R14C21B.B1 to     R14C21B.F1 SRL00/OS01/SLICE_27
ROUTE         1     0.384     R14C21B.F1 to     R14C21B.C0 SRL00/OS01/N_74
CTOF_DEL    ---     0.452     R14C21B.C0 to     R14C21B.F0 SRL00/OS01/SLICE_27
ROUTE         1     0.610     R14C21B.F0 to     R14C21A.B1 SRL00/OS01/N_54
CTOF_DEL    ---     0.452     R14C21A.B1 to     R14C21A.F1 SRL00/OS01/SLICE_25
ROUTE         2     0.618     R14C21A.F1 to     R14C21A.B0 SRL00/OS01/N_18
CTOF_DEL    ---     0.452     R14C21A.B0 to     R14C21A.F0 SRL00/OS01/SLICE_25
ROUTE         1     0.882     R14C21A.F0 to     R14C20A.B1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.618     R14C20A.F1 to     R14C20A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SRL00/OS01/SLICE_22
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO SRL00/OS01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO SRL00/OS01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C21C.FCI to     R16C21C.F0 SRL00/OS01/SLICE_2
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 SRL00/OS01/sdiv_11[19] (to SRL00/sclk)
                  --------
                   15.848   (48.4% logic, 51.6% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.808ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[3]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[21]  (to SRL00/sclk +)

   Delay:              15.811ns  (49.4% logic, 50.6% route), 23 logic levels.

 Constraint Details:

     15.811ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.808ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.663     R16C19C.Q0 to     R15C19D.C0 SRL00/OS01/sdiv[3]
CTOF_DEL    ---     0.452     R15C19D.C0 to     R15C19D.F0 SRL00/OS01/SLICE_38
ROUTE         1     0.659     R15C19D.F0 to     R15C19A.C1 SRL00/OS01/oscout_0_sqmuxa_7_i_a2_0_4
CTOF_DEL    ---     0.452     R15C19A.C1 to     R15C19A.F1 SRL00/OS01/SLICE_32
ROUTE         2     0.587     R15C19A.F1 to     R15C19C.A1 SRL00/OS01/N_63
CTOF_DEL    ---     0.452     R15C19C.A1 to     R15C19C.F1 SRL00/OS01/SLICE_36
ROUTE         3     0.888     R15C19C.F1 to     R15C21D.A1 SRL00/OS01/N_66
CTOF_DEL    ---     0.452     R15C21D.A1 to     R15C21D.F1 SRL00/OS01/SLICE_20
ROUTE         4     0.911     R15C21D.F1 to     R14C21B.B1 SRL00/OS01/N_68
CTOF_DEL    ---     0.452     R14C21B.B1 to     R14C21B.F1 SRL00/OS01/SLICE_27
ROUTE         1     0.384     R14C21B.F1 to     R14C21B.C0 SRL00/OS01/N_74
CTOF_DEL    ---     0.452     R14C21B.C0 to     R14C21B.F0 SRL00/OS01/SLICE_27
ROUTE         1     0.610     R14C21B.F0 to     R14C21A.B1 SRL00/OS01/N_54
CTOF_DEL    ---     0.452     R14C21A.B1 to     R14C21A.F1 SRL00/OS01/SLICE_25
ROUTE         2     0.618     R14C21A.F1 to     R14C21A.B0 SRL00/OS01/N_18
CTOF_DEL    ---     0.452     R14C21A.B0 to     R14C21A.F0 SRL00/OS01/SLICE_25
ROUTE         1     0.882     R14C21A.F0 to     R14C20A.B1 SRL00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.618     R14C20A.F1 to     R14C20A.B0 SRL00/OS01/un1_oscout50_5
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SRL00/OS01/SLICE_22
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 SRL00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO SRL00/OS01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO SRL00/OS01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO SRL00/OS01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI SRL00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 SRL00/OS01/SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 SRL00/OS01/sdiv_11[21] (to SRL00/sclk)
                  --------
                   15.811   (49.4% logic, 50.6% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C19C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   61.812MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   61.812 MHz|  23  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SRL00/OS01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/OS00/OSCIinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6455 paths, 1 nets, and 225 connections (74.26% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sat Oct 30 14:48:36 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui -msgset D:/Clases/Arqui/2doParcial/shiftRL00/promote.xml shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[2]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19B.CLK to     R16C19B.Q1 SRL00/OS01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.132     R16C19B.Q1 to     R16C19B.A1 SRL00/OS01/sdiv[2]
CTOF_DEL    ---     0.101     R16C19B.A1 to     R16C19B.F1 SRL00/OS01/SLICE_11
ROUTE         1     0.000     R16C19B.F1 to    R16C19B.DI1 SRL00/OS01/sdiv_11[2] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[19]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_2 to SRL00/OS01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_2 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21C.CLK to     R16C21C.Q0 SRL00/OS01/SLICE_2 (from SRL00/sclk)
ROUTE         3     0.132     R16C21C.Q0 to     R16C21C.A0 SRL00/OS01/sdiv[19]
CTOF_DEL    ---     0.101     R16C21C.A0 to     R16C21C.F0 SRL00/OS01/SLICE_2
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 SRL00/OS01/sdiv_11[19] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[3]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[3]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.132     R16C19C.Q0 to     R16C19C.A0 SRL00/OS01/sdiv[3]
CTOF_DEL    ---     0.101     R16C19C.A0 to     R16C19C.F0 SRL00/OS01/SLICE_10
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 SRL00/OS01/sdiv_11[3] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[15]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[15]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_4 to SRL00/OS01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_4 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21A.CLK to     R16C21A.Q0 SRL00/OS01/SLICE_4 (from SRL00/sclk)
ROUTE         2     0.132     R16C21A.Q0 to     R16C21A.A0 SRL00/OS01/sdiv[15]
CTOF_DEL    ---     0.101     R16C21A.A0 to     R16C21A.F0 SRL00/OS01/SLICE_4
ROUTE         1     0.000     R16C21A.F0 to    R16C21A.DI0 SRL00/OS01/sdiv_11[15] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[10]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[10]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20B.CLK to     R16C20B.Q1 SRL00/OS01/SLICE_7 (from SRL00/sclk)
ROUTE         3     0.132     R16C20B.Q1 to     R16C20B.A1 SRL00/OS01/sdiv[10]
CTOF_DEL    ---     0.101     R16C20B.A1 to     R16C20B.F1 SRL00/OS01/SLICE_7
ROUTE         1     0.000     R16C20B.F1 to    R16C20B.DI1 SRL00/OS01/sdiv_11[10] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[16]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_4 to SRL00/OS01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_4 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21A.CLK to     R16C21A.Q1 SRL00/OS01/SLICE_4 (from SRL00/sclk)
ROUTE         3     0.132     R16C21A.Q1 to     R16C21A.A1 SRL00/OS01/sdiv[16]
CTOF_DEL    ---     0.101     R16C21A.A1 to     R16C21A.F1 SRL00/OS01/SLICE_4
ROUTE         1     0.000     R16C21A.F1 to    R16C21A.DI1 SRL00/OS01/sdiv_11[16] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[4]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[4]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.132     R16C19C.Q1 to     R16C19C.A1 SRL00/OS01/sdiv[4]
CTOF_DEL    ---     0.101     R16C19C.A1 to     R16C19C.F1 SRL00/OS01/SLICE_10
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 SRL00/OS01/sdiv_11[4] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[7]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20A.CLK to     R16C20A.Q0 SRL00/OS01/SLICE_8 (from SRL00/sclk)
ROUTE         2     0.132     R16C20A.Q0 to     R16C20A.A0 SRL00/OS01/sdiv[7]
CTOF_DEL    ---     0.101     R16C20A.A0 to     R16C20A.F0 SRL00/OS01/SLICE_8
ROUTE         1     0.000     R16C20A.F0 to    R16C20A.DI0 SRL00/OS01/sdiv_11[7] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[12]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[12]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_6 to SRL00/OS01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_6 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20C.CLK to     R16C20C.Q1 SRL00/OS01/SLICE_6 (from SRL00/sclk)
ROUTE         3     0.132     R16C20C.Q1 to     R16C20C.A1 SRL00/OS01/sdiv[12]
CTOF_DEL    ---     0.101     R16C20C.A1 to     R16C20C.F1 SRL00/OS01/SLICE_6
ROUTE         1     0.000     R16C20C.F1 to    R16C20C.DI1 SRL00/OS01/sdiv_11[12] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[8]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20A.CLK to     R16C20A.Q1 SRL00/OS01/SLICE_8 (from SRL00/sclk)
ROUTE         2     0.132     R16C20A.Q1 to     R16C20A.A1 SRL00/OS01/sdiv[8]
CTOF_DEL    ---     0.101     R16C20A.A1 to     R16C20A.F1 SRL00/OS01/SLICE_8
ROUTE         1     0.000     R16C20A.F1 to    R16C20A.DI1 SRL00/OS01/sdiv_11[8] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCIinst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SRL00/OS01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/OS00/OSCIinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6455 paths, 1 nets, and 225 connections (74.26% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

