#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  5 23:08:53 2021
# Process ID: 15216
# Current directory: H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2392 H:\GitR\hw-sw-codesign-projects\lab3_exerciseLCD\lab3_exerciseLCD.xpr
# Log file: H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/vivado.log
# Journal file: H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.xpr
update_compile_order -fileset sources_1
open_bd_design {H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name lcd_8_bits_ip_v1_0_project -directory H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.tmp/lcd_8_bits_ip_v1_0_project h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/component.xml
update_compile_order -fileset sources_1
launch_simulation
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
set_property library xil_defaultlib [get_files  h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0_S_AXI.vhd]
set_property library xil_defaultlib [get_files  h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/src/testbench_lcd_8_bits_ip_v1_0_S_AXI.vhd]
set_property library xil_defaultlib [get_files  h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0.vhd]
launch_simulation
source testbench_lcd_8_bits_ip_v1_0_S_AXI.tcl
run 5 us
current_project lab3_exerciseLCD
current_project lcd_8_bits_ip_v1_0_project
close_sim
launch_simulation
source testbench_lcd_8_bits_ip_v1_0_S_AXI.tcl
close_sim
launch_simulation
source testbench_lcd_8_bits_ip_v1_0_S_AXI.tcl
close_sim
launch_simulation
source testbench_lcd_8_bits_ip_v1_0_S_AXI.tcl
close_sim
close_project
