
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010201                       # Number of seconds simulated
sim_ticks                                 10200673710                       # Number of ticks simulated
final_tick                                10200673710                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80904                       # Simulator instruction rate (inst/s)
host_op_rate                                    80904                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12891428                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692496                       # Number of bytes of host memory used
host_seconds                                   791.28                       # Real time elapsed on the host
sim_insts                                    64017309                       # Number of instructions simulated
sim_ops                                      64017309                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        129024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        871296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        592448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        628288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        557056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        572736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        547648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        563968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        527424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        579904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        534336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        550080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        539392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        578112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        523904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        547392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        556416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9417216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       129024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5881408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5881408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          13614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           9257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data           9817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           8704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           8949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           8557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data           8812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           8241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data           9061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           8349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           8595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           8428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data           9033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data           8186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           8553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data           8694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         91897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12648576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         85415535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1242271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         58079301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           131756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         61592795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            25096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         54609726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst             6274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         56146880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst            25096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         53687434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            37645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         55287329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst            12548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         51704820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst             6274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         56849578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         52382422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         53925850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst             6274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         52878076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           119208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         56673904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst             6274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         51359745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst            37645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         53662338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            87837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         54546985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             923195494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12648576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1242271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       131756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        25096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst         6274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst        25096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        37645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst        12548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst         6274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst         6274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       119208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst         6274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst        37645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        87837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14392775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       576570545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            576570545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       576570545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12648576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        85415535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1242271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        58079301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          131756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        61592795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           25096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        54609726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst            6274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        56146880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst           25096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        53687434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           37645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        55287329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst           12548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        51704820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst            6274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        56849578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        52382422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        53925850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst            6274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        52878076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          119208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        56673904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst            6274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        51359745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst           37645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        53662338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           87837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        54546985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1499766038                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                332980                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          167561                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5333                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             233402                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                210859                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.341557                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 79752                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               84                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          1705                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits              972                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            733                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          228                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    1178266                       # DTB read hits
system.cpu00.dtb.read_misses                     7876                       # DTB read misses
system.cpu00.dtb.read_acv                           2                       # DTB read access violations
system.cpu00.dtb.read_accesses                1186142                       # DTB read accesses
system.cpu00.dtb.write_hits                    354462                       # DTB write hits
system.cpu00.dtb.write_misses                   59767                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                414229                       # DTB write accesses
system.cpu00.dtb.data_hits                    1532728                       # DTB hits
system.cpu00.dtb.data_misses                    67643                       # DTB misses
system.cpu00.dtb.data_acv                           2                       # DTB access violations
system.cpu00.dtb.data_accesses                1600371                       # DTB accesses
system.cpu00.itb.fetch_hits                    767760                       # ITB hits
system.cpu00.itb.fetch_misses                     171                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                767931                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1719                       # Number of system calls
system.cpu00.numCycles                        8486197                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            86048                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      7377218                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    332980                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           291583                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     8156146                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 48510                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                 99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6911                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  767760                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2497                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          8273533                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.891665                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.250629                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                6921075     83.65%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  35730      0.43%     84.09% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 258729      3.13%     87.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  30132      0.36%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 268702      3.25%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  49516      0.60%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  89439      1.08%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  87068      1.05%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 533142      6.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            8273533                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.039238                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.869320                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 255741                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             7153221                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  334446                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              507544                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                22581                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              81718                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1722                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              6493899                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7151                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                22581                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 378432                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               3085466                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        92550                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  641342                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4053162                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              6327256                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2327                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              2085142                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1666348                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               266427                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           5427766                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             9151107                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        5132797                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         4018058                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             3931232                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                1496534                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             2286                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1945                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3385626                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            1198052                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            532774                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads          370965                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         201305                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  6223543                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3187                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 5929325                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            6977                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined       1880693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       776844                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          484                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      8273533                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.716662                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.208240                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4797348     57.98%     57.98% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2248023     27.17%     85.16% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            713074      8.62%     93.77% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            219332      2.65%     96.43% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            115202      1.39%     97.82% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             64723      0.78%     98.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             43638      0.53%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             26637      0.32%     99.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             45556      0.55%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       8273533                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4082      9.19%      9.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      9.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      9.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%      9.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      9.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      9.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               8237     18.54%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     27.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                25035     56.33%     84.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                7086     15.95%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1755819     29.61%     29.61% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                251      0.00%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           1713560     28.90%     58.52% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                11      0.00%     58.52% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     58.52% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           852373     14.38%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1190802     20.08%     92.98% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            416509      7.02%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              5929325                       # Type of FU issued
system.cpu00.iq.rate                         0.698702                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     44440                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007495                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         14451859                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         5243894                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2874694                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads           5731741                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          2864030                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      2861626                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3103738                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               2870027                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads           9551                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       595229                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          510                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores       320646                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          261                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       100428                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                22581                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                970495                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              797776                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           6293036                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1160                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             1198052                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             532774                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1865                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                44186                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              647908                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          510                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1492                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         2935                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4427                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             5920185                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1186159                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            9140                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                       66306                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1600416                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 287837                       # Number of branches executed
system.cpu00.iew.exec_stores                   414257                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.697625                       # Inst execution rate
system.cpu00.iew.wb_sent                      5806144                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     5736320                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 4529704                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 5925121                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.675959                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.764491                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts       1877983                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2703                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3659                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      8025511                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.548798                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.301888                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      5803537     72.31%     72.31% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      1332729     16.61%     88.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       494932      6.17%     95.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       140259      1.75%     96.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        20652      0.26%     97.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        80747      1.01%     98.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12179      0.15%     98.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        22210      0.28%     98.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       118266      1.47%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      8025511                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            4404385                       # Number of instructions committed
system.cpu00.commit.committedOps              4404385                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       814951                       # Number of memory references committed
system.cpu00.commit.loads                      602823                       # Number of loads committed
system.cpu00.commit.membars                      1140                       # Number of memory barriers committed
system.cpu00.commit.branches                   242103                       # Number of branches committed
system.cpu00.commit.fp_insts                  2860888                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1784951                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              75183                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        58349      1.32%      1.32% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         964372     21.90%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           244      0.01%     23.23% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     23.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      1713053     38.89%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           10      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       852265     19.35%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        603963     13.71%     95.18% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       212129      4.82%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         4404385                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              118266                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   13949360                       # The number of ROB reads
system.cpu00.rob.rob_writes                  12812865                       # The number of ROB writes
system.cpu00.timesIdled                          1477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        212664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     299914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   4346036                       # Number of Instructions Simulated
system.cpu00.committedOps                     4346036                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.952629                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.952629                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.512130                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.512130                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                4552986                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2266491                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 4016756                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                2836036                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  3015                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2493                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           69207                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.789657                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1137772                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           69271                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           16.424940                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        85990626                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.789657                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.996713                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.996713                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2651087                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2651087                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1000569                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1000569                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       134909                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       134909                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          970                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          970                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1232                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1135478                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1135478                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1135478                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1135478                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        76819                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        76819                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        75974                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        75974                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          325                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          325                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           13                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       152793                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       152793                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       152793                       # number of overall misses
system.cpu00.dcache.overall_misses::total       152793                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   6468557940                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   6468557940                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  10840060974                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  10840060974                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3552660                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3552660                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       101007                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       101007                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  17308618914                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  17308618914                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  17308618914                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  17308618914                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      1077388                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1077388                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1288271                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1288271                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1288271                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1288271                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.071301                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.071301                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.360266                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.360266                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.250965                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250965                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.118603                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.118603                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.118603                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.118603                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 84205.182832                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 84205.182832                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 142681.193224                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 142681.193224                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10931.261538                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10931.261538                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7769.769231                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7769.769231                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 113281.491390                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 113281.491390                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 113281.491390                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 113281.491390                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       344965                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           10866                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    31.747193                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     6.642857                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        61258                       # number of writebacks
system.cpu00.dcache.writebacks::total           61258                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        46629                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        46629                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        36826                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        36826                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          140                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        83455                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        83455                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        83455                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        83455                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        30190                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        30190                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        39148                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        39148                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        69338                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        69338                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        69338                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        69338                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2563814241                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2563814241                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   4831560751                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   4831560751                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1623078                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1623078                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        85914                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        85914                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   7395374992                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   7395374992                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   7395374992                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   7395374992                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028021                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028021                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.185638                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.185638                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.053823                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.053823                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.053823                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.053823                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 84922.631368                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 84922.631368                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 123417.818305                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 123417.818305                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8773.394595                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8773.394595                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6608.769231                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6608.769231                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 106656.883556                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 106656.883556                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 106656.883556                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 106656.883556                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7174                       # number of replacements
system.cpu00.icache.tags.tagsinuse         507.057162                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            759013                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7686                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           98.752667                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       523314945                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   507.057162                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.990346                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.990346                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1543206                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1543206                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       759013                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        759013                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       759013                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         759013                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       759013                       # number of overall hits
system.cpu00.icache.overall_hits::total        759013                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8747                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8747                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8747                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8747                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8747                       # number of overall misses
system.cpu00.icache.overall_misses::total         8747                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    675151686                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    675151686                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    675151686                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    675151686                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    675151686                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    675151686                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       767760                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       767760                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       767760                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       767760                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       767760                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       767760                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.011393                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.011393                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.011393                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.011393                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.011393                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.011393                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 77186.656682                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 77186.656682                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 77186.656682                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 77186.656682                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 77186.656682                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 77186.656682                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          947                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              46                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    20.586957                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7174                       # number of writebacks
system.cpu00.icache.writebacks::total            7174                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1060                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1060                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1060                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1060                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1060                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1060                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7687                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7687                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7687                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7687                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7687                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7687                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    485428032                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    485428032                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    485428032                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    485428032                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    485428032                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    485428032                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.010012                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.010012                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.010012                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.010012                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.010012                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.010012                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 63149.217120                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 63149.217120                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 63149.217120                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 63149.217120                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 63149.217120                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 63149.217120                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                236954                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          103807                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             541                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             167850                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                162572                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           96.855526                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 66328                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            90                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1062557                       # DTB read hits
system.cpu01.dtb.read_misses                     6503                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                1069060                       # DTB read accesses
system.cpu01.dtb.write_hits                    262784                       # DTB write hits
system.cpu01.dtb.write_misses                   57807                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                320591                       # DTB write accesses
system.cpu01.dtb.data_hits                    1325341                       # DTB hits
system.cpu01.dtb.data_misses                    64310                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                1389651                       # DTB accesses
system.cpu01.itb.fetch_hits                    674255                       # ITB hits
system.cpu01.itb.fetch_misses                      59                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                674314                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        7859146                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            14625                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      6635390                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    236954                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           228901                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     7733999                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 36931                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        67430                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2750                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  674255                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 291                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          7837310                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.846641                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.203415                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                6625938     84.54%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  23224      0.30%     84.84% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 242316      3.09%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  16611      0.21%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 249766      3.19%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  40346      0.51%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  78916      1.01%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  78133      1.00%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 482060      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            7837310                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.030150                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.844289                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 182625                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             6829784                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  253878                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              485381                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                18212                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              66358                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 261                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              5825678                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1026                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                18212                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 294182                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               3145562                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        17382                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  550113                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             3744429                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              5679945                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  66                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              2095639                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1571842                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                47013                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           5035754                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             8370901                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4355302                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         4015594                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             3644103                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1391651                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              218                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          206                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3278850                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            1085495                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            429603                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads          353442                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         147258                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  5666382                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               231                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 5391597                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            5980                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1754380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       712693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      7837310                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.687940                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.144094                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4532597     57.83%     57.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           2204099     28.12%     85.96% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            676329      8.63%     94.59% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            191961      2.45%     97.04% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             90908      1.16%     98.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             50000      0.64%     98.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             32791      0.42%     99.25% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             20421      0.26%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             38204      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       7837310                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  4915     15.73%     15.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult               8210     26.28%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     42.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                17384     55.65%     97.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 731      2.34%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1437977     26.67%     26.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 55      0.00%     26.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     26.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           1709408     31.71%     58.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     58.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     58.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           852093     15.80%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1070805     19.86%     94.04% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            321255      5.96%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              5391597                       # Type of FU issued
system.cpu01.iq.rate                         0.686028                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     31240                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.005794                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         12936406                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         4562948                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2367366                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads           5721318                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          2858107                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      2856535                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2558068                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               2864765                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2733                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       566807                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       299749                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        85043                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                18212                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               1109855                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              705450                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           5667598                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              74                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             1085495                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             429603                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              198                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                44236                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              555204                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          287                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                338                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             5388927                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1069060                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2670                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                         985                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1389651                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 213321                       # Number of branches executed
system.cpu01.iew.exec_stores                   320591                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.685689                       # Inst execution rate
system.cpu01.iew.wb_sent                      5288775                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     5223901                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 4285927                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 5584043                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.664691                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.767531                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts       1753019                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             288                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      7540524                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.518904                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.208690                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      5435633     72.09%     72.09% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1302971     17.28%     89.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       476547      6.32%     95.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       132024      1.75%     97.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         9982      0.13%     97.57% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        73697      0.98%     98.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2346      0.03%     98.58% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        20410      0.27%     98.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        86914      1.15%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      7540524                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            3912808                       # Number of instructions committed
system.cpu01.commit.committedOps              3912808                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       648542                       # Number of memory references committed
system.cpu01.commit.loads                      518688                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                   177430                       # Number of branches committed
system.cpu01.commit.fp_insts                  2856049                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1356058                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              65891                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass          579      0.01%      0.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         702498     17.95%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            52      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      1709120     43.68%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       851993     21.77%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        518711     13.26%     96.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       129855      3.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         3912808                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               86914                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   12887127                       # The number of ROB reads
system.cpu01.rob.rob_writes                  11560991                       # The number of ROB writes
system.cpu01.timesIdled                           182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         21836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     926964                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   3912233                       # Number of Instructions Simulated
system.cpu01.committedOps                     3912233                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.008865                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.008865                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.497794                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.497794                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3849308                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1917837                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 4014726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                2834973                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   332                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           51885                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          60.459307                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1001764                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           51948                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           19.283976                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       556582239                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    60.459307                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.944677                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.944677                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2275134                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2275134                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       913641                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        913641                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        88042                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        88042                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           23                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1001683                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1001683                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1001683                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1001683                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        68006                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        68006                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        41785                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        41785                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       109791                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       109791                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       109791                       # number of overall misses
system.cpu01.dcache.overall_misses::total       109791                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8169122241                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8169122241                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   5570517339                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   5570517339                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        51084                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        51084                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        35991                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        35991                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  13739639580                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  13739639580                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  13739639580                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  13739639580                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       981647                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       981647                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      1111474                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1111474                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      1111474                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1111474                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.069277                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.069277                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.321851                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.321851                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.098780                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.098780                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.098780                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.098780                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 120123.551466                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 120123.551466                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 133313.804930                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 133313.804930                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         5676                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         5676                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  8997.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  8997.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 125143.587179                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 125143.587179                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 125143.587179                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 125143.587179                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       212383                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7034                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             5                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    30.193773                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    23.400000                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        47992                       # number of writebacks
system.cpu01.dcache.writebacks::total           47992                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        47919                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        47919                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         9785                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         9785                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        57704                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        57704                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        57704                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        57704                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        20087                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        20087                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        32000                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        32000                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        52087                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        52087                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        52087                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        52087                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2530106928                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2530106928                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   3852135149                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   3852135149                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        33669                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        33669                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6382242077                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6382242077                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6382242077                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6382242077                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020463                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020463                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.246482                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.246482                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.046863                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.046863                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.046863                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.046863                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 125957.431573                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 125957.431573                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 120379.223406                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 120379.223406                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5611.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5611.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  7836.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  7836.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 122530.421737                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 122530.421737                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 122530.421737                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 122530.421737                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             102                       # number of replacements
system.cpu01.icache.tags.tagsinuse         337.543400                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            673654                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1400.528067                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   337.543400                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.659264                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.659264                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1348991                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1348991                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       673654                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        673654                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       673654                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         673654                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       673654                       # number of overall hits
system.cpu01.icache.overall_hits::total        673654                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          601                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          601                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          601                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          601                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          601                       # number of overall misses
system.cpu01.icache.overall_misses::total          601                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     69836472                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     69836472                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     69836472                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     69836472                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     69836472                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     69836472                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       674255                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       674255                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       674255                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       674255                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       674255                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       674255                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000891                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000891                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000891                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000891                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000891                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000891                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 116200.452579                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 116200.452579                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 116200.452579                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 116200.452579                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 116200.452579                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 116200.452579                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu01.icache.writebacks::total             102                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          120                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          120                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          120                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          481                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          481                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          481                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     49633911                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     49633911                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     49633911                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     49633911                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     49633911                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     49633911                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 103189.004158                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 103189.004158                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 103189.004158                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 103189.004158                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 103189.004158                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 103189.004158                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                240469                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          107543                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             483                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             170372                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                164111                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.325100                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 66248                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1101133                       # DTB read hits
system.cpu02.dtb.read_misses                     6906                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                1108039                       # DTB read accesses
system.cpu02.dtb.write_hits                    265944                       # DTB write hits
system.cpu02.dtb.write_misses                   56778                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                322722                       # DTB write accesses
system.cpu02.dtb.data_hits                    1367077                       # DTB hits
system.cpu02.dtb.data_misses                    63684                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                1430761                       # DTB accesses
system.cpu02.itb.fetch_hits                    676506                       # ITB hits
system.cpu02.itb.fetch_misses                      62                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                676568                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        7959599                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11633                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      6664371                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    240469                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           230359                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     7857483                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 36577                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        68883                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1784                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  676506                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 207                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          7958102                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.837432                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.192333                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                6740099     84.69%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  23924      0.30%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 243156      3.06%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  17969      0.23%     88.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 250840      3.15%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  40869      0.51%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  79310      1.00%     92.94% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  78817      0.99%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 483118      6.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            7958102                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.030211                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.837275                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 180852                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6946774                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  254615                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              488923                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                18055                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              66211                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 243                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              5860339                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1003                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                18055                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 293747                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               3244814                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        10235                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  552883                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             3769485                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              5716316                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              2113841                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1567053                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                66769                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           5062473                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             8417041                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4400225                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         4016812                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             3679841                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1382632                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              170                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          157                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3299947                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            1097626                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            433596                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads          352467                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores         172126                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  5702576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               172                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 5450677                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            5601                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1742940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       719363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      7958102                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.684922                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.148237                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4631565     58.20%     58.20% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2216036     27.85%     86.05% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            679040      8.53%     94.58% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            188659      2.37%     96.95% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             94894      1.19%     98.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             54361      0.68%     98.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             34378      0.43%     99.26% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             20417      0.26%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             38752      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       7958102                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  5940     15.38%     15.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     15.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult               8229     21.31%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     36.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                23589     61.08%     97.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 862      2.23%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1454315     26.68%     26.68% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  6      0.00%     26.68% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     26.68% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           1710972     31.39%     58.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           852305     15.64%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1109697     20.36%     94.07% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            323378      5.93%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              5450677                       # Type of FU issued
system.cpu02.iq.rate                         0.684793                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     38620                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.007085                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         13178653                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         4585517                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2396949                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads           5725024                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          2860241                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      2858359                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2622667                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               2866626                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           3062                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       563016                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       297791                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       114787                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                18055                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               1166357                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              743227                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           5703610                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             108                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             1097626                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             433596                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              154                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                44530                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              592655                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          241                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                294                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             5448057                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1108039                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2620                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                         862                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1430761                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 217013                       # Number of branches executed
system.cpu02.iew.exec_stores                   322722                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.684464                       # Inst execution rate
system.cpu02.iew.wb_sent                      5319540                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     5255308                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 4303663                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 5597271                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.660248                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.768886                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts       1740431                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             250                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      7661590                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.516895                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.212394                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      5543800     72.36%     72.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1307291     17.06%     89.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       478723      6.25%     95.67% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       132514      1.73%     97.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         9934      0.13%     97.53% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        75873      0.99%     98.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4431      0.06%     98.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        19923      0.26%     98.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        89101      1.16%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      7661590                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            3960235                       # Number of instructions committed
system.cpu02.commit.committedOps              3960235                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       670415                       # Number of memory references committed
system.cpu02.commit.loads                      534610                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                   181201                       # Number of branches committed
system.cpu02.commit.fp_insts                  2857783                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1403021                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              65802                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          431      0.01%      0.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         726585     18.35%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      1710590     43.19%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       852197     21.52%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        534624     13.50%     96.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       135806      3.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         3960235                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               89101                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   13042548                       # The number of ROB reads
system.cpu02.rob.rob_writes                  11628936                       # The number of ROB writes
system.cpu02.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     826511                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   3959808                       # Number of Instructions Simulated
system.cpu02.committedOps                     3959808                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.010097                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.010097                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.497488                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.497488                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3913805                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1939511                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 4015789                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                2835708                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   199                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           53865                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          60.326547                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1005755                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           53926                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           18.650651                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       565557930                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    60.326547                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.942602                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.942602                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2308611                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2308611                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       914018                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        914018                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        91691                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        91691                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           17                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           14                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1005709                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1005709                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1005709                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1005709                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        77430                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        77430                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        44096                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        44096                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       121526                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       121526                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       121526                       # number of overall misses
system.cpu02.dcache.overall_misses::total       121526                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   9275826915                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   9275826915                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   5935646185                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   5935646185                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        25542                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        25542                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  15211473100                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  15211473100                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  15211473100                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  15211473100                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       991448                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       991448                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       135787                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       135787                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1127235                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1127235                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1127235                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1127235                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.078098                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.078098                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.324744                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.324744                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.107809                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.107809                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.107809                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.107809                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 119796.292329                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 119796.292329                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 134607.360872                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 134607.360872                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  5224.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  5224.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  6385.500000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 125170.524003                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 125170.524003                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 125170.524003                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 125170.524003                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       245407                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          232                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            8347                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    29.400623                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    23.200000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        49384                       # number of writebacks
system.cpu02.dcache.writebacks::total           49384                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        55520                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        55520                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        11926                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        11926                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        67446                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        67446                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        67446                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        67446                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        21910                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        21910                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        32170                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        32170                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        54080                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        54080                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        54080                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        54080                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2770338726                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2770338726                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   3907244355                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   3907244355                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   6677583081                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   6677583081                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   6677583081                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   6677583081                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022099                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022099                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.236915                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.236915                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.047976                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.047976                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.047976                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.047976                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 126441.749247                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 126441.749247                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 121456.150295                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 121456.150295                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         5031                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5031                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 123476.018510                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 123476.018510                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 123476.018510                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 123476.018510                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              50                       # number of replacements
system.cpu02.icache.tags.tagsinuse         320.984108                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            676042                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             417                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1621.203837                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   320.984108                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.626922                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.626922                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1353429                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1353429                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       676042                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        676042                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       676042                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         676042                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       676042                       # number of overall hits
system.cpu02.icache.overall_hits::total        676042                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          464                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          464                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          464                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          464                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          464                       # number of overall misses
system.cpu02.icache.overall_misses::total          464                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     14900274                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     14900274                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     14900274                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     14900274                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     14900274                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     14900274                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       676506                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       676506                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       676506                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       676506                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       676506                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       676506                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000686                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000686                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000686                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000686                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000686                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000686                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 32112.659483                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 32112.659483                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 32112.659483                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 32112.659483                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 32112.659483                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 32112.659483                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     2.250000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu02.icache.writebacks::total              50                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           47                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           47                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           47                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          417                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          417                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          417                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          417                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          417                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          417                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     11173464                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     11173464                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     11173464                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     11173464                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     11173464                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     11173464                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000616                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000616                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000616                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000616                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000616                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000616                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 26794.877698                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 26794.877698                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 26794.877698                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 26794.877698                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 26794.877698                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 26794.877698                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                239481                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          106436                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             525                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             169898                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                163920                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.481418                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 66274                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1067964                       # DTB read hits
system.cpu03.dtb.read_misses                     7491                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                1075455                       # DTB read accesses
system.cpu03.dtb.write_hits                    261021                       # DTB write hits
system.cpu03.dtb.write_misses                   57024                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                318045                       # DTB write accesses
system.cpu03.dtb.data_hits                    1328985                       # DTB hits
system.cpu03.dtb.data_misses                    64515                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                1393500                       # DTB accesses
system.cpu03.itb.fetch_hits                    677812                       # ITB hits
system.cpu03.itb.fetch_misses                      71                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                677883                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        7864376                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            10812                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      6677427                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    239481                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           230195                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     7761462                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 37181                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        69973                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2263                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  677812                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 223                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          7863134                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.849207                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.206273                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6643496     84.49%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  24242      0.31%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 243228      3.09%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  18903      0.24%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 248904      3.17%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  41195      0.52%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  78331      1.00%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  80237      1.02%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 484598      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            7863134                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.030451                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.849073                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 181878                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6848897                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  254772                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              489267                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                18347                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              66265                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 254                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              5863449                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1078                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                18347                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 295114                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               3127848                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         9923                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  553014                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3788915                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              5715922                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              2095922                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1599442                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                67628                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           5062405                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             8420075                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4403165                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         4016905                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             3658617                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1403788                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              163                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3299785                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            1096037                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            433871                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          354785                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         162799                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  5701672                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 5408125                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            5898                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1769271                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       744074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      7863134                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.687782                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.141043                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4543273     57.78%     57.78% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2213273     28.15%     85.93% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            683117      8.69%     94.61% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            191727      2.44%     97.05% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             91205      1.16%     98.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             50410      0.64%     98.85% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             32576      0.41%     99.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             19313      0.25%     99.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             38240      0.49%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       7863134                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  3574     12.34%     12.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     12.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     12.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     12.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     12.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult               8230     28.41%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     40.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                16488     56.92%     97.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 674      2.33%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1448848     26.79%     26.79% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  6      0.00%     26.79% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     26.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           1711012     31.64%     58.43% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.43% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.43% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           852317     15.76%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1077201     19.92%     94.11% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            318737      5.89%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              5408125                       # Type of FU issued
system.cpu03.iq.rate                         0.687674                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     28966                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.005356                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         12989114                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         4610873                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2379641                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads           5725134                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          2860310                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      2858419                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2570404                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               2866683                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2800                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       571524                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       302080                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        88249                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                18347                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               1035973                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              769685                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           5702729                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             111                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             1096037                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             433871                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              146                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                44125                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              619964                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          287                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                342                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             5405380                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1075455                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2745                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                         884                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1393500                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 215599                       # Number of branches executed
system.cpu03.iew.exec_stores                   318045                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.687325                       # Inst execution rate
system.cpu03.iew.wb_sent                      5303190                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     5238060                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 4291001                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 5587469                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.666049                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.767969                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts       1762772                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             282                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      7562606                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.520058                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.211257                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      5451367     72.08%     72.08% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1305871     17.27%     89.35% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       477132      6.31%     95.66% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       131492      1.74%     97.40% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        10356      0.14%     97.54% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        75317      1.00%     98.53% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4347      0.06%     98.59% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        19498      0.26%     98.85% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        87226      1.15%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      7562606                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            3932996                       # Number of instructions committed
system.cpu03.commit.committedOps              3932996                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       656304                       # Number of memory references committed
system.cpu03.commit.loads                      524513                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                   179215                       # Number of branches committed
system.cpu03.commit.fp_insts                  2857826                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1375752                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              65794                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          426      0.01%      0.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         713418     18.14%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      1710617     43.49%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       852209     21.67%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        524533     13.34%     96.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         3932996                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               87226                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   12937070                       # The number of ROB reads
system.cpu03.rob.rob_writes                  11622071                       # The number of ROB writes
system.cpu03.timesIdled                            53                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     921734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   3932574                       # Number of Instructions Simulated
system.cpu03.committedOps                     3932574                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.999804                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.999804                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.500049                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.500049                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3866247                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1928130                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 4015851                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                2835752                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   315                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           52030                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          60.175269                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1006918                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           52092                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           19.329609                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       584692371                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    60.175269                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.940239                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.940239                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2285335                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2285335                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       917551                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        917551                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        89302                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        89302                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           25                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           18                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1006853                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1006853                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1006853                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1006853                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        67191                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        67191                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        42465                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        42465                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            6                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       109656                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       109656                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       109656                       # number of overall misses
system.cpu03.dcache.overall_misses::total       109656                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   7373987010                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   7373987010                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   5769452018                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   5769452018                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        38313                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  13143439028                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  13143439028                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  13143439028                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  13143439028                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       984742                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       984742                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1116509                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1116509                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1116509                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1116509                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.068232                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.068232                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.322273                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.322273                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.098213                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.098213                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.098213                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.098213                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 109746.647765                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 109746.647765                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 135863.699941                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 135863.699941                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6385.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 119860.646276                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 119860.646276                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 119860.646276                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 119860.646276                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       197259                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          264                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            6724                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    29.336556                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets           22                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        48620                       # number of writebacks
system.cpu03.dcache.writebacks::total           48620                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        46885                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        46885                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        10536                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        10536                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        57421                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        57421                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        57421                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        57421                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        20306                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        20306                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        31929                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        31929                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        52235                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        52235                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        52235                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        52235                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2459284767                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2459284767                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   3797203453                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   3797203453                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   6256488220                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   6256488220                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   6256488220                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   6256488220                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020621                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020621                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.242314                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.242314                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.046784                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.046784                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.046784                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.046784                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 121111.236433                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 121111.236433                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 118926.476025                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 118926.476025                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 119775.786733                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 119775.786733                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 119775.786733                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 119775.786733                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              86                       # number of replacements
system.cpu03.icache.tags.tagsinuse         328.988506                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            677316                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1482.091904                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   328.988506                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.642556                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.642556                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1356081                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1356081                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       677316                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        677316                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       677316                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         677316                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       677316                       # number of overall hits
system.cpu03.icache.overall_hits::total        677316                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          496                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          496                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          496                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          496                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          496                       # number of overall misses
system.cpu03.icache.overall_misses::total          496                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      9548064                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      9548064                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      9548064                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      9548064                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      9548064                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      9548064                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       677812                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       677812                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       677812                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       677812                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       677812                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       677812                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000732                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000732                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000732                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000732                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000732                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000732                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 19250.129032                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 19250.129032                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 19250.129032                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 19250.129032                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 19250.129032                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 19250.129032                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu03.icache.writebacks::total              86                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           39                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           39                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           39                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          457                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          457                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          457                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      7853004                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      7853004                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      7853004                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      7853004                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      7853004                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      7853004                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 17183.816193                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 17183.816193                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 17183.816193                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 17183.816193                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 17183.816193                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 17183.816193                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                245065                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          111914                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             481                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             173747                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                166453                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           95.801942                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 66346                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            51                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             51                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1190122                       # DTB read hits
system.cpu04.dtb.read_misses                     6666                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                1196788                       # DTB read accesses
system.cpu04.dtb.write_hits                    272202                       # DTB write hits
system.cpu04.dtb.write_misses                   56955                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                329157                       # DTB write accesses
system.cpu04.dtb.data_hits                    1462324                       # DTB hits
system.cpu04.dtb.data_misses                    63621                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                1525945                       # DTB accesses
system.cpu04.itb.fetch_hits                    681185                       # ITB hits
system.cpu04.itb.fetch_misses                      70                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                681255                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        7926638                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      6721008                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    245065                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           232799                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     7822799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 36663                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        71467                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2051                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  681185                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 195                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          7925289                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.848046                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.204113                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                6696597     84.50%     84.50% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  24856      0.31%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 243935      3.08%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  20123      0.25%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 251828      3.18%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  41438      0.52%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  79143      1.00%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80399      1.01%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 486970      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            7925289                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.030917                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.847901                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 183380                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             6901965                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  254884                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              495487                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                18106                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              66318                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 233                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              5915885                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 951                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                18106                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 298008                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               3142282                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         9831                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  557639                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3827956                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              5771353                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 268                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              2102132                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1636133                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                67967                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           5104005                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             8491055                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4474103                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         4016948                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             3716969                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1387036                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              204                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3333146                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            1115766                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            440690                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          358927                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         137106                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  5757942                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               202                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 5575321                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5750                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1748875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       722916                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      7925289                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.703485                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.158171                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4549103     57.40%     57.40% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2225076     28.08%     85.48% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            694228      8.76%     94.24% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            197780      2.50%     96.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            112243      1.42%     98.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             56890      0.72%     98.86% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             32764      0.41%     99.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             19197      0.24%     99.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             38008      0.48%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       7925289                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  2718      5.25%      5.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      5.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      5.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      5.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      5.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      5.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult               8232     15.91%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     21.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                39928     77.17%     98.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 860      1.66%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1482540     26.59%     26.59% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  6      0.00%     26.59% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     26.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           1712079     30.71%     57.30% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     57.30% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     57.30% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           852329     15.29%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1198539     21.50%     94.08% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            329824      5.92%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              5575321                       # Type of FU issued
system.cpu04.iq.rate                         0.703365                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     51738                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.009280                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         13406116                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         4645661                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2448895                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads           5727303                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          2861415                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      2859497                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2759287                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               2867768                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           2772                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       564765                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       298732                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       189247                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                18106                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               1013628                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              803126                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           5759021                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             101                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             1115766                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             440690                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              184                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                44720                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              652355                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           60                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          236                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                296                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             5572570                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1196788                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2751                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                         877                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1525945                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 221431                       # Number of branches executed
system.cpu04.iew.exec_stores                   329157                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.703018                       # Inst execution rate
system.cpu04.iew.wb_sent                      5372606                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     5308392                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 4334228                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 5625998                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.669690                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.770393                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts       1746189                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             256                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      7625410                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.525833                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.226417                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      5493299     72.04%     72.04% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1313582     17.23%     89.27% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       480128      6.30%     95.56% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       131707      1.73%     97.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        12095      0.16%     97.45% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        77379      1.01%     98.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         6401      0.08%     98.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        19500      0.26%     98.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        91319      1.20%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      7625410                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            4009692                       # Number of instructions committed
system.cpu04.commit.committedOps              4009692                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       692959                       # Number of memory references committed
system.cpu04.commit.loads                      551001                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                   185337                       # Number of branches committed
system.cpu04.commit.fp_insts                  2858889                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1452391                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              65822                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         752405     18.76%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      1711664     42.69%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       852221     21.25%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        551015     13.74%     96.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       141958      3.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         4009692                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               91319                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   13058598                       # The number of ROB reads
system.cpu04.rob.rob_writes                  11740150                       # The number of ROB writes
system.cpu04.timesIdled                            68                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     859472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   4009269                       # Number of Instructions Simulated
system.cpu04.committedOps                     4009269                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.977078                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.977078                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.505797                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.505797                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                4056317                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1979816                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 4015905                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                2835791                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   181                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           58161                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          60.111972                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1026865                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           58223                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.636759                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       741858102                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    60.111972                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.939250                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.939250                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2360709                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2360709                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       933058                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        933058                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        93758                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        93758                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1026816                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1026816                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1026816                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1026816                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        76146                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        76146                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        48184                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        48184                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       124330                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       124330                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       124330                       # number of overall misses
system.cpu04.dcache.overall_misses::total       124330                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   7154707779                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   7154707779                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   6608082729                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   6608082729                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        19737                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        15093                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        15093                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  13762790508                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  13762790508                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  13762790508                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  13762790508                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1009204                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1009204                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1151146                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1151146                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1151146                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1151146                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.075452                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.075452                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.339463                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.339463                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.108005                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.108005                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.108005                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.108005                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 93960.388976                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 93960.388976                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 137142.676594                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 137142.676594                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  7546.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 110695.652763                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 110695.652763                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 110695.652763                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 110695.652763                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       269691                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          328                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           11435                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.584696                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    32.800000                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        54636                       # number of writebacks
system.cpu04.dcache.writebacks::total           54636                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        50551                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        50551                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        15413                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        15413                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        65964                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        65964                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        65964                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        65964                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        25595                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        25595                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        32771                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        32771                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        58366                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        58366                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        58366                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        58366                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2654137719                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2654137719                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   3992503632                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   3992503632                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   6646641351                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   6646641351                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   6646641351                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   6646641351                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.025362                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.025362                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.230876                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.230876                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.050703                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.050703                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.050703                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.050703                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 103697.508068                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 103697.508068                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 121830.387599                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 121830.387599                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 113878.651115                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 113878.651115                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 113878.651115                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 113878.651115                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              47                       # number of replacements
system.cpu04.icache.tags.tagsinuse         308.403315                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            680746                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1693.398010                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   308.403315                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.602350                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.602350                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1362772                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1362772                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       680746                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        680746                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       680746                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         680746                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       680746                       # number of overall hits
system.cpu04.icache.overall_hits::total        680746                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          439                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          439                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          439                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          439                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          439                       # number of overall misses
system.cpu04.icache.overall_misses::total          439                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      8998911                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      8998911                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      8998911                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      8998911                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      8998911                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      8998911                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       681185                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       681185                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       681185                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       681185                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       681185                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       681185                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000644                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000644                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000644                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000644                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000644                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000644                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 20498.658314                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 20498.658314                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 20498.658314                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 20498.658314                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 20498.658314                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 20498.658314                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu04.icache.writebacks::total              47                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           37                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           37                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           37                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          402                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          402                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          402                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      7142472                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      7142472                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      7142472                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      7142472                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      7142472                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      7142472                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 17767.343284                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 17767.343284                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 17767.343284                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 17767.343284                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 17767.343284                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 17767.343284                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                239765                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          106738                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             531                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             170178                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                164196                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.484857                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 66261                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1073118                       # DTB read hits
system.cpu05.dtb.read_misses                     6867                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                1079985                       # DTB read accesses
system.cpu05.dtb.write_hits                    264032                       # DTB write hits
system.cpu05.dtb.write_misses                   58970                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                323002                       # DTB write accesses
system.cpu05.dtb.data_hits                    1337150                       # DTB hits
system.cpu05.dtb.data_misses                    65837                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                1402987                       # DTB accesses
system.cpu05.itb.fetch_hits                    678904                       # ITB hits
system.cpu05.itb.fetch_misses                      69                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                678973                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        7846887                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11338                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      6691444                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    239765                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           230458                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     7745471                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 37387                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        67798                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2181                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  678904                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 230                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          7845515                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.852901                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.210682                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                6623593     84.43%     84.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  24496      0.31%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 243745      3.11%     87.84% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18656      0.24%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 248713      3.17%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  41591      0.53%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  78322      1.00%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  80441      1.03%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 485958      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            7845515                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.030555                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.852751                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 182530                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6831736                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  255267                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              489737                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                18447                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              66260                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 259                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              5870747                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1051                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                18447                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 295730                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               3088378                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        10490                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  554055                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3810617                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              5724660                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              2088409                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1623558                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                67914                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           5069406                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             8433701                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4416724                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         4016972                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             3658675                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1410731                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3301241                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            1099070                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            435588                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          361155                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores         177473                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  5711183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 5426793                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5924                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1778717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       731171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      7845515                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.691706                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.139102                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4509926     57.48%     57.48% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2218928     28.28%     85.77% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            692846      8.83%     94.60% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            193750      2.47%     97.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             92336      1.18%     98.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             50065      0.64%     98.88% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             30514      0.39%     99.27% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             19030      0.24%     99.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             38120      0.49%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       7845515                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  3000     10.92%     10.92% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     10.92% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     10.92% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     10.92% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     10.92% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     10.92% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult               8231     29.96%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     40.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                15564     56.65%     97.52% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 681      2.48%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1457841     26.86%     26.86% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  6      0.00%     26.86% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     26.86% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           1711011     31.53%     58.39% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.39% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.39% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           852329     15.71%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.10% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1081859     19.94%     94.03% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            323743      5.97%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              5426793                       # Type of FU issued
system.cpu05.iq.rate                         0.691585                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     27476                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.005063                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         13007334                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         4629826                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2398277                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads           5725167                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          2860315                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      2858438                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2587565                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               2866700                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2882                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       574551                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       303797                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        86984                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                18447                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               1004701                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              764603                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           5712222                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             121                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             1099070                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             435588                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                44014                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              614889                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          292                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                341                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             5423888                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1079985                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2905                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                         868                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1402987                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 215749                       # Number of branches executed
system.cpu05.iew.exec_stores                   323002                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.691215                       # Inst execution rate
system.cpu05.iew.wb_sent                      5323179                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     5256715                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 4305548                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 5605539                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.669911                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.768088                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts       1775272                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             285                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      7545474                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.521248                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.212000                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      5433079     72.00%     72.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1307415     17.33%     89.33% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       476843      6.32%     95.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       131429      1.74%     97.39% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        10467      0.14%     97.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        75449      1.00%     98.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4298      0.06%     98.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        19181      0.25%     98.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        87313      1.16%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      7545474                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            3933060                       # Number of instructions committed
system.cpu05.commit.committedOps              3933060                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       656310                       # Number of memory references committed
system.cpu05.commit.loads                      524519                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                   179221                       # Number of branches committed
system.cpu05.commit.fp_insts                  2857869                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1375776                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              65795                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         713436     18.14%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      1710644     43.49%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       852221     21.67%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        524539     13.34%     96.65% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         3933060                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               87313                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   12931206                       # The number of ROB reads
system.cpu05.rob.rob_writes                  11648883                       # The number of ROB writes
system.cpu05.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     939223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   3932637                       # Number of Instructions Simulated
system.cpu05.committedOps                     3932637                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.995325                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.995325                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.501172                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.501172                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3895481                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1943417                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 4015913                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                2835795                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   295                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           52113                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.947264                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1013674                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           52175                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           19.428347                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       622083537                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.947264                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.936676                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.936676                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         2298320                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        2298320                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       924837                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        924837                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        88773                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        88773                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1013610                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1013610                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1013610                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1013610                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        66361                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        66361                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        42994                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        42994                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       109355                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       109355                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       109355                       # number of overall misses
system.cpu05.dcache.overall_misses::total       109355                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   6932099961                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   6932099961                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   5996543652                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   5996543652                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  12928643613                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  12928643613                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  12928643613                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  12928643613                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       991198                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       991198                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1122965                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1122965                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1122965                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1122965                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.066950                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.066950                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.326288                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.326288                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.097381                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.097381                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.097381                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.097381                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 104460.450581                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 104460.450581                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 139473.965018                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 139473.965018                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 118226.360139                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 118226.360139                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 118226.360139                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 118226.360139                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       189657                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          177                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            6460                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    29.358669                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    13.615385                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        48882                       # number of writebacks
system.cpu05.dcache.writebacks::total           48882                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        45954                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        45954                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        11093                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        11093                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        57047                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        57047                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        57047                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        57047                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        20407                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        20407                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        31901                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        31901                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        52308                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        52308                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        52308                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        52308                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2412176031                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2412176031                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   3784012802                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   3784012802                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   6196188833                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   6196188833                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   6196188833                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   6196188833                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020588                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020588                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.242102                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.242102                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.046580                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.046580                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.046580                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.046580                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 118203.363111                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 118203.363111                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 118617.372559                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 118617.372559                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 118455.854420                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 118455.854420                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 118455.854420                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 118455.854420                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              85                       # number of replacements
system.cpu05.icache.tags.tagsinuse         330.007348                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            678397                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             459                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1477.989107                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   330.007348                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.644546                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.644546                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1358267                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1358267                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       678397                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        678397                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       678397                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         678397                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       678397                       # number of overall hits
system.cpu05.icache.overall_hits::total        678397                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          507                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          507                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          507                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          507                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          507                       # number of overall misses
system.cpu05.icache.overall_misses::total          507                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     10712547                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     10712547                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     10712547                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     10712547                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     10712547                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     10712547                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       678904                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       678904                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       678904                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       678904                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       678904                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       678904                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000747                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000747                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000747                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000747                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000747                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000747                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 21129.284024                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 21129.284024                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 21129.284024                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 21129.284024                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 21129.284024                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 21129.284024                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu05.icache.writebacks::total              85                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           48                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           48                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           48                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          459                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          459                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          459                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      8641323                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      8641323                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      8641323                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      8641323                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      8641323                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      8641323                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 18826.411765                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 18826.411765                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 18826.411765                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 18826.411765                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 18826.411765                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 18826.411765                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                243371                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          110395                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             471                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172673                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165942                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.101880                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 66276                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1120837                       # DTB read hits
system.cpu06.dtb.read_misses                     6954                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                1127791                       # DTB read accesses
system.cpu06.dtb.write_hits                    268351                       # DTB write hits
system.cpu06.dtb.write_misses                   57501                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                325852                       # DTB write accesses
system.cpu06.dtb.data_hits                    1389188                       # DTB hits
system.cpu06.dtb.data_misses                    64455                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                1453643                       # DTB accesses
system.cpu06.itb.fetch_hits                    681401                       # ITB hits
system.cpu06.itb.fetch_misses                      72                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                681473                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        7927127                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10636                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      6720606                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    243371                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           232218                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     7823241                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 37023                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        70737                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2032                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  681401                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 191                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          7925188                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.848006                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.204760                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                6697214     84.51%     84.51% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  24881      0.31%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 244376      3.08%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  19916      0.25%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 249728      3.15%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  41934      0.53%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78847      0.99%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  80775      1.02%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 487517      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            7925188                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.030701                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.847798                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 182566                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             6903919                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  257053                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              492625                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                18288                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              66245                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 230                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              5907454                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 950                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                18288                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 296936                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               3139831                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         8074                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  557542                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             3833780                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              5761743                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  31                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              2098804                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1644280                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                66639                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           5096768                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             8480691                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4463656                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         4017031                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             3695329                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1401439                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              172                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          159                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3318918                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            1111387                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            439621                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          361910                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores         156273                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  5748000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 5496328                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5524                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1766733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       734343                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      7925188                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.693527                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.147932                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4571132     57.68%     57.68% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2223020     28.05%     85.73% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            693526      8.75%     94.48% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            194784      2.46%     96.94% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             98536      1.24%     98.18% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             53430      0.67%     98.85% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             33074      0.42%     99.27% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             19322      0.24%     99.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             38364      0.48%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       7925188                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  3378      9.16%      9.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      9.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      9.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      9.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      9.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      9.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult               8233     22.32%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     31.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                24561     66.60%     98.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 709      1.92%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1475712     26.85%     26.85% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  6      0.00%     26.85% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     26.85% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           1712101     31.15%     58.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     58.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     58.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           852341     15.51%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1129628     20.55%     94.06% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            326536      5.94%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              5496328                       # Type of FU issued
system.cpu06.iq.rate                         0.693357                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     36881                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.006710                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         13232866                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         4653504                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2431483                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads           5727383                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          2861470                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      2859537                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2665396                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               2867809                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           2790                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       570642                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       301771                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       124437                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                18288                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               1030324                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              787558                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           5749040                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             100                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             1111387                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             439621                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              155                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                44699                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              637092                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          240                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                295                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             5493478                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1127791                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2850                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                         867                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1453643                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219610                       # Number of branches executed
system.cpu06.iew.exec_stores                   325852                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.692997                       # Inst execution rate
system.cpu06.iew.wb_sent                      5356040                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     5291020                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 4325046                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5621732                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.667457                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.769344                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts       1763406                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             248                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      7623765                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.522294                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.220109                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      5500178     72.15%     72.15% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1309850     17.18%     89.33% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       479118      6.28%     95.61% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       131661      1.73%     97.34% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        10824      0.14%     97.48% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        76504      1.00%     98.48% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         6345      0.08%     98.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        19385      0.25%     98.82% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        89900      1.18%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      7623765                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            3981850                       # Number of instructions committed
system.cpu06.commit.committedOps              3981850                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       678595                       # Number of memory references committed
system.cpu06.commit.loads                      540745                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                   183253                       # Number of branches committed
system.cpu06.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1424537                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              65807                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          414      0.01%      0.01% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         738901     18.56%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      1711691     42.99%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       852233     21.40%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        540759     13.58%     96.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       137850      3.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         3981850                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               89900                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   13045433                       # The number of ROB reads
system.cpu06.rob.rob_writes                  11721170                       # The number of ROB writes
system.cpu06.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     858983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   3981440                       # Number of Instructions Simulated
system.cpu06.committedOps                     3981440                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.991020                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.991020                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.502255                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.502255                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3972728                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1967609                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 4015967                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                2835834                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   161                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           54620                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.894381                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1022860                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           54682                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           18.705607                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       769134636                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.894381                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.935850                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.935850                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         2335906                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        2335906                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       930189                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        930189                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        92626                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        92626                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1022815                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1022815                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1022815                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1022815                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        72500                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        72500                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        45208                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        45208                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       117708                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       117708                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       117708                       # number of overall misses
system.cpu06.dcache.overall_misses::total       117708                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   7344296757                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   7344296757                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   6723604298                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   6723604298                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        20898                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        20898                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  14067901055                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  14067901055                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  14067901055                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  14067901055                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1002689                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1002689                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       137834                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       137834                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1140523                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1140523                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1140523                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1140523                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.072306                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.072306                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.327989                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.327989                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.103205                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.103205                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.103205                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.103205                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 101300.644924                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 101300.644924                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 148725.984295                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 148725.984295                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 119515.250068                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 119515.250068                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 119515.250068                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 119515.250068                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       215143                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          190                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            8078                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.633201                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    17.272727                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        50957                       # number of writebacks
system.cpu06.dcache.writebacks::total           50957                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        49856                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        49856                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        13045                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        13045                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        62901                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        62901                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        62901                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        62901                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        22644                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        22644                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        32163                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        32163                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        54807                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        54807                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        54807                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        54807                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2594042037                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2594042037                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   3891002105                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   3891002105                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   6485044142                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   6485044142                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   6485044142                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   6485044142                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.022583                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.022583                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.233346                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.233346                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.048054                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.048054                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.048054                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.048054                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 114557.588633                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 114557.588633                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 120977.586202                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 120977.586202                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 118325.107048                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 118325.107048                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 118325.107048                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 118325.107048                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              47                       # number of replacements
system.cpu06.icache.tags.tagsinuse         307.257747                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            680966                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1693.945274                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   307.257747                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.600113                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.600113                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1363204                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1363204                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       680966                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        680966                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       680966                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         680966                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       680966                       # number of overall hits
system.cpu06.icache.overall_hits::total        680966                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          435                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          435                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          435                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          435                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          435                       # number of overall misses
system.cpu06.icache.overall_misses::total          435                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     10034523                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     10034523                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     10034523                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     10034523                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     10034523                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     10034523                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       681401                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       681401                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       681401                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       681401                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       681401                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       681401                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000638                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000638                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000638                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000638                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000638                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000638                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 23067.868966                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 23067.868966                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 23067.868966                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 23067.868966                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 23067.868966                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 23067.868966                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu06.icache.writebacks::total              47                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           33                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           33                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           33                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          402                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          402                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          402                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      7834428                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      7834428                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      7834428                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      7834428                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      7834428                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      7834428                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 19488.626866                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 19488.626866                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 19488.626866                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 19488.626866                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 19488.626866                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 19488.626866                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                242499                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          109482                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             533                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             172344                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165840                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.226152                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 66256                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1082740                       # DTB read hits
system.cpu07.dtb.read_misses                     7423                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                1090163                       # DTB read accesses
system.cpu07.dtb.write_hits                    265268                       # DTB write hits
system.cpu07.dtb.write_misses                   58187                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                323455                       # DTB write accesses
system.cpu07.dtb.data_hits                    1348008                       # DTB hits
system.cpu07.dtb.data_misses                    65610                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                1413618                       # DTB accesses
system.cpu07.itb.fetch_hits                    683447                       # ITB hits
system.cpu07.itb.fetch_misses                      83                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                683530                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        7819903                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      6740981                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    242499                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           232097                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     7718054                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 37743                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        68163                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2459                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  683447                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 222                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          7818639                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.862168                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.221293                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                6588132     84.26%     84.26% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  24868      0.32%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 244810      3.13%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  19450      0.25%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 250067      3.20%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  41149      0.53%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  79186      1.01%     92.70% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  80802      1.03%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 490175      6.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            7818639                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.031010                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.862029                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 183855                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             6797516                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  258161                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              492319                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                18625                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              66291                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 256                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              5913957                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1072                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                18625                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 297817                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               3048643                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         9869                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  558815                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3816707                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              5764921                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  23                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              2089901                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1648160                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                52990                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           5099431                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             8489300                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4472264                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         4017031                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             3674094                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1425337                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              163                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3313965                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            1110924                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            440589                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          362941                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores         155793                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  5750817                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 5454289                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            5602                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1796785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       753222                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      7818639                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.697601                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.145002                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4479359     57.29%     57.29% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2214561     28.32%     85.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            691386      8.84%     94.46% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            199069      2.55%     97.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             94890      1.21%     98.22% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             50654      0.65%     98.87% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             31804      0.41%     99.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             19233      0.25%     99.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             37683      0.48%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       7818639                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  2284      8.36%      8.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      8.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      8.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      8.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      8.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      8.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult               8233     30.12%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     38.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                16027     58.64%     97.12% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 786      2.88%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1473639     27.02%     27.02% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  6      0.00%     27.02% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     27.02% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           1712125     31.39%     58.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           852341     15.63%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.04% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1092023     20.02%     94.06% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            324151      5.94%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              5454289                       # Type of FU issued
system.cpu07.iq.rate                         0.697488                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     27330                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.005011                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         13032706                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         4686317                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2422084                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads           5727443                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          2861524                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      2859574                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2613776                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               2867839                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2748                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       580257                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       306751                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        89168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                18625                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                971151                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              761972                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           5751876                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             104                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             1110924                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             440589                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                44246                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              611992                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           59                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          302                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                361                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             5451406                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1090163                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2883                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                         889                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1413618                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218319                       # Number of branches executed
system.cpu07.iew.exec_stores                   323455                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.697119                       # Inst execution rate
system.cpu07.iew.wb_sent                      5347880                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     5281658                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4320452                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5624767                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.675412                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.768112                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts       1789854                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             287                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      7516332                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.526138                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.219998                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      5399810     71.84%     71.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1307490     17.40%     89.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       478050      6.36%     95.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       131363      1.75%     97.34% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4        10455      0.14%     97.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        75382      1.00%     98.49% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         6353      0.08%     98.57% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19333      0.26%     98.83% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        88096      1.17%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      7516332                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            3954626                       # Number of instructions committed
system.cpu07.commit.committedOps              3954626                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       664505                       # Number of memory references committed
system.cpu07.commit.loads                      530667                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                   181272                       # Number of branches committed
system.cpu07.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1397308                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              65794                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         725747     18.35%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      1711691     43.28%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       852233     21.55%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        530687     13.42%     96.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       133838      3.38%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         3954626                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               88096                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   12935128                       # The number of ROB reads
system.cpu07.rob.rob_writes                  11723086                       # The number of ROB writes
system.cpu07.timesIdled                            57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     966207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   3954202                       # Number of Instructions Simulated
system.cpu07.committedOps                     3954202                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.977618                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.977618                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.505659                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.505659                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3929917                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1962049                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                2835834                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   307                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           52670                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.709786                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1024431                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           52732                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           19.427122                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       659422458                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.709786                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.932965                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.932965                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         2318288                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        2318288                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       933146                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        933146                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        91221                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        91221                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1024367                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1024367                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1024367                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1024367                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        65708                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        65708                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        42593                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        42593                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       108301                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       108301                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       108301                       # number of overall misses
system.cpu07.dcache.overall_misses::total       108301                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   6349211784                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   6349211784                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   5733197380                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   5733197380                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        15093                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        34830                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  12082409164                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  12082409164                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  12082409164                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  12082409164                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       998854                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       998854                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      1132668                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1132668                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      1132668                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1132668                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.065783                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.065783                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.318300                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.318300                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.095616                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.095616                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.095616                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.095616                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 96627.682839                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 96627.682839                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 134604.216186                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 134604.216186                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 111563.228077                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 111563.228077                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 111563.228077                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 111563.228077                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       184684                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            6447                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    28.646502                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     7.846154                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        49679                       # number of writebacks
system.cpu07.dcache.writebacks::total           49679                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        44746                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        44746                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        10686                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        10686                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        55432                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        55432                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        55432                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        55432                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        20962                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        20962                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        31907                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        31907                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        52869                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        52869                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        52869                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        52869                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2360416329                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2360416329                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   3797136154                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   3797136154                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   6157552483                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   6157552483                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   6157552483                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   6157552483                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020986                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020986                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.238443                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.238443                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.046677                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.046677                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.046677                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.046677                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 112604.538164                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 112604.538164                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 119006.367067                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 119006.367067                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 116468.109535                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 116468.109535                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 116468.109535                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 116468.109535                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              86                       # number of replacements
system.cpu07.icache.tags.tagsinuse         328.766941                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            682943                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             460                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1484.658696                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   328.766941                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.642123                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.642123                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1367354                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1367354                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       682943                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        682943                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       682943                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         682943                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       682943                       # number of overall hits
system.cpu07.icache.overall_hits::total        682943                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          504                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          504                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          504                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          504                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          504                       # number of overall misses
system.cpu07.icache.overall_misses::total          504                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      9571284                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      9571284                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      9571284                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      9571284                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      9571284                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      9571284                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       683447                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       683447                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       683447                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       683447                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       683447                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       683447                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000737                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000737                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000737                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000737                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000737                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000737                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 18990.642857                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 18990.642857                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 18990.642857                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 18990.642857                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 18990.642857                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 18990.642857                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu07.icache.writebacks::total              86                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           44                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           44                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           44                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          460                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          460                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          460                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      7726455                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      7726455                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      7726455                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      7726455                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      7726455                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      7726455                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000673                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000673                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 16796.641304                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 16796.641304                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 16796.641304                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 16796.641304                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 16796.641304                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 16796.641304                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                250614                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          117292                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             490                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             178146                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                169766                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.295993                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 66426                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1247482                       # DTB read hits
system.cpu08.dtb.read_misses                     6991                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                1254473                       # DTB read accesses
system.cpu08.dtb.write_hits                    280985                       # DTB write hits
system.cpu08.dtb.write_misses                   58668                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                339653                       # DTB write accesses
system.cpu08.dtb.data_hits                    1528467                       # DTB hits
system.cpu08.dtb.data_misses                    65659                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                1594126                       # DTB accesses
system.cpu08.itb.fetch_hits                    689680                       # ITB hits
system.cpu08.itb.fetch_misses                      67                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                689747                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        7962658                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10776                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      6819479                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    250614                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           236192                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     7857643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 37323                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        71870                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1927                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  689680                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 194                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          7960908                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.856621                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.215216                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                6716067     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  26187      0.33%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 245716      3.09%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  20716      0.26%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 252289      3.17%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  42234      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  79854      1.00%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82498      1.04%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 495347      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            7960908                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.031474                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.856432                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 184783                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             6924078                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  264172                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              497569                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                18436                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              66363                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 233                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              5999104                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 940                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                18436                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 300914                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               3123155                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         9774                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  567524                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             3869235                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              5851641                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 328                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              2106434                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1680529                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                64062                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           5165322                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             8603248                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4586180                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         4017064                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             3754244                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1411078                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              233                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3349964                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            1141944                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            451911                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          362077                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         177187                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  5837906                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               228                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 5685374                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5986                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1779208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       730198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      7960908                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.714162                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.178825                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4559585     57.27%     57.27% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2227144     27.98%     85.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            696390      8.75%     94.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            201420      2.53%     96.53% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            117294      1.47%     98.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             62922      0.79%     98.79% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             35626      0.45%     99.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             20568      0.26%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             39959      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       7960908                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2530      4.12%      4.12% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      4.12% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      4.12% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      4.12% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      4.12% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      4.12% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult               8235     13.42%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     17.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                49016     79.86%     97.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1593      2.60%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1523144     26.79%     26.79% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  6      0.00%     26.79% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     26.79% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           1713173     30.13%     56.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     56.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     56.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           852353     14.99%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1256371     22.10%     94.01% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            340323      5.99%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              5685374                       # Type of FU issued
system.cpu08.iq.rate                         0.714005                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     61374                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.010795                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         13669458                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         4754861                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2523502                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads           5729558                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          2862561                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      2860620                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2877847                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               2868897                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2921                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       574517                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       303788                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       222536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                18436                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               1009822                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              788916                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           5839028                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              92                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             1141944                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             451911                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              210                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                44837                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              638039                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           64                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          251                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                315                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             5682441                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1254473                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2933                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                         894                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1594126                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 226311                       # Number of branches executed
system.cpu08.iew.exec_stores                   339653                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.713636                       # Inst execution rate
system.cpu08.iew.wb_sent                      5450380                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     5384122                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 4386600                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 5691283                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.676171                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.770758                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts       1774893                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             265                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      7656827                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.530163                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.237698                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      5511903     71.99%     71.99% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1318174     17.22%     89.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       482455      6.30%     95.50% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       132103      1.73%     97.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        12460      0.16%     97.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        76831      1.00%     98.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         8667      0.11%     98.51% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        19897      0.26%     98.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        94337      1.23%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      7656827                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            4059365                       # Number of instructions committed
system.cpu08.commit.committedOps              4059365                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       715550                       # Number of memory references committed
system.cpu08.commit.loads                      567427                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                   189516                       # Number of branches committed
system.cpu08.commit.fp_insts                  2859995                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1501952                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              65853                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          443      0.01%      0.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         778373     19.17%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      1712738     42.19%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       852245     20.99%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        567441     13.98%     96.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       148123      3.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         4059365                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               94337                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   13161500                       # The number of ROB reads
system.cpu08.rob.rob_writes                  11900701                       # The number of ROB writes
system.cpu08.timesIdled                            62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     823452                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   4058926                       # Number of Instructions Simulated
system.cpu08.committedOps                     4058926                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.961765                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.961765                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.509745                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.509745                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                4196513                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2039193                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 4016021                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                2835872                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   189                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           62550                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.642257                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1049076                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           62611                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.755458                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       816419844                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.642257                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.931910                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.931910                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2427928                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2427928                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       952742                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        952742                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        96291                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        96291                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           14                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1049033                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1049033                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1049033                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1049033                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        81710                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        81710                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        51816                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        51816                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       133526                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       133526                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       133526                       # number of overall misses
system.cpu08.dcache.overall_misses::total       133526                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   6921553437                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   6921553437                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   6948273246                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   6948273246                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        11610                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  13869826683                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  13869826683                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  13869826683                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  13869826683                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1034452                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1034452                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       148107                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       148107                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1182559                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1182559                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1182559                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1182559                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.078989                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.078989                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.349855                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.349855                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.112913                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.112913                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.112913                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.112913                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 84708.768046                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 84708.768046                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 134095.129805                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 134095.129805                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 103873.602767                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 103873.602767                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 103873.602767                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 103873.602767                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       269937                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          348                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           14745                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            16                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    18.307019                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    21.750000                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        59056                       # number of writebacks
system.cpu08.dcache.writebacks::total           59056                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        52097                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        52097                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        18670                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        18670                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        70767                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        70767                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        70767                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        70767                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        29613                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        29613                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33146                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33146                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        62759                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        62759                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        62759                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        62759                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2651937624                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2651937624                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   4036547175                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   4036547175                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   6688484799                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   6688484799                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   6688484799                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   6688484799                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.028627                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.028627                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.223798                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.223798                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.053071                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.053071                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.053071                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.053071                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 89553.156519                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 89553.156519                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 121780.823478                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 121780.823478                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 106574.113657                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 106574.113657                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 106574.113657                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 106574.113657                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              46                       # number of replacements
system.cpu08.icache.tags.tagsinuse         307.040821                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            689242                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1714.532338                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   307.040821                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.599689                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.599689                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1379762                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1379762                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       689242                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        689242                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       689242                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         689242                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       689242                       # number of overall hits
system.cpu08.icache.overall_hits::total        689242                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          438                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          438                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          438                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          438                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          438                       # number of overall misses
system.cpu08.icache.overall_misses::total          438                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     10147140                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     10147140                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     10147140                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     10147140                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     10147140                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     10147140                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       689680                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       689680                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       689680                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       689680                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       689680                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       689680                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000635                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000635                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000635                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000635                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000635                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000635                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 23166.986301                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 23166.986301                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 23166.986301                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 23166.986301                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 23166.986301                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 23166.986301                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu08.icache.writebacks::total              46                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           36                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           36                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           36                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          402                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          402                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          402                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      7965621                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      7965621                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      7965621                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      7965621                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      7965621                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      7965621                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000583                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 19814.977612                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 19814.977612                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 19814.977612                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 19814.977612                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 19814.977612                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 19814.977612                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                239497                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          106502                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             529                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             169907                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                163958                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.498673                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 66252                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1069891                       # DTB read hits
system.cpu09.dtb.read_misses                     6573                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                1076464                       # DTB read accesses
system.cpu09.dtb.write_hits                    262474                       # DTB write hits
system.cpu09.dtb.write_misses                   57624                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                320098                       # DTB write accesses
system.cpu09.dtb.data_hits                    1332365                       # DTB hits
system.cpu09.dtb.data_misses                    64197                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                1396562                       # DTB accesses
system.cpu09.itb.fetch_hits                    677804                       # ITB hits
system.cpu09.itb.fetch_misses                      69                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                677873                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        7820613                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      6674921                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    239497                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           230211                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     7719739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 37151                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        67614                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2120                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  677804                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 220                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          7819362                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.853640                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.211150                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                6600282     84.41%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  23933      0.31%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 243306      3.11%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18701      0.24%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 249309      3.19%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  40879      0.52%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78784      1.01%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  79406      1.02%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 484762      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            7819362                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.030624                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.853504                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 182167                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             6807499                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  254467                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              489282                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                18333                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              66250                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              5860649                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1034                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                18333                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 295356                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               3088291                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         9782                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  552969                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             3787017                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              5714133                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  14                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              2086835                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1621503                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                49539                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           5061032                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             8417646                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4400614                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         4017027                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             3658737                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1402295                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3299254                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            1095481                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            433716                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          360790                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores         165363                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  5700326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               169                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 5413813                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5805                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1767789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       732995                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      7819362                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.692360                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.138188                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4490733     57.43%     57.43% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2214236     28.32%     85.75% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            689549      8.82%     94.57% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            196165      2.51%     97.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             92695      1.19%     98.26% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             48786      0.62%     98.88% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             30679      0.39%     99.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             18952      0.24%     99.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             37567      0.48%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       7819362                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2589      9.56%      9.56% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      9.56% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      9.56% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      9.56% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      9.56% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      9.56% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult               8232     30.39%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     39.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                15522     57.31%     97.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 743      2.74%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1451335     26.81%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  6      0.00%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           1711059     31.61%     58.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     58.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     58.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           852341     15.74%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1078295     19.92%     94.07% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            320773      5.93%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              5413813                       # Type of FU issued
system.cpu09.iq.rate                         0.692249                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     27086                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.005003                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         12954583                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         4607968                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2385688                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads           5725296                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          2860388                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      2858504                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2574130                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               2866765                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2752                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       570956                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       301925                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked        88105                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                18333                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                994037                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              776006                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           5701359                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             100                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             1095481                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             433716                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              142                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                44175                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              626131                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          294                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                346                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             5411020                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1076464                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2793                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                         864                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1396562                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 215569                       # Number of branches executed
system.cpu09.iew.exec_stores                   320098                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.691892                       # Inst execution rate
system.cpu09.iew.wb_sent                      5308999                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     5244192                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4295628                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5592340                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.670560                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.768127                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts       1765181                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             287                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      7520845                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.522964                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.214223                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      5409448     71.93%     71.93% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1306518     17.37%     89.30% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       476689      6.34%     95.64% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       131225      1.74%     97.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        10642      0.14%     97.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        75192      1.00%     98.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4326      0.06%     98.58% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        19365      0.26%     98.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        87440      1.16%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      7520845                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            3933130                       # Number of instructions committed
system.cpu09.commit.committedOps              3933130                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       656316                       # Number of memory references committed
system.cpu09.commit.loads                      524525                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                   179229                       # Number of branches committed
system.cpu09.commit.fp_insts                  2857912                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1375806                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              65796                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         713460     18.14%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      1710671     43.49%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       852233     21.67%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        524545     13.34%     96.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         3933130                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               87440                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   12897950                       # The number of ROB reads
system.cpu09.rob.rob_writes                  11627503                       # The number of ROB writes
system.cpu09.timesIdled                            57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     965497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   3932706                       # Number of Instructions Simulated
system.cpu09.committedOps                     3932706                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.988609                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.988609                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.502864                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.502864                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3875457                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1932778                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                2835838                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   313                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           52468                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.485078                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1011346                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           52530                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.252732                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       696006729                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.485078                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.929454                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.929454                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2290495                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2290495                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       921345                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        921345                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        89939                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        89939                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           24                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1011284                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1011284                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1011284                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1011284                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        65761                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        65761                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        41828                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        41828                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       107589                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       107589                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       107589                       # number of overall misses
system.cpu09.dcache.overall_misses::total       107589                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   6699068685                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   6699068685                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   5597278604                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   5597278604                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        20898                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        45279                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        45279                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  12296347289                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  12296347289                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  12296347289                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  12296347289                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       987106                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       987106                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1118873                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1118873                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1118873                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1118873                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.066620                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.066620                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.317439                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.317439                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.096158                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.096158                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.096158                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.096158                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 101869.933319                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 101869.933319                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 133816.548819                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 133816.548819                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         6966                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  7546.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 114290.004452                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 114290.004452                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 114290.004452                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 114290.004452                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       198435                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          211                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            6645                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    29.862302                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    30.142857                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        49412                       # number of writebacks
system.cpu09.dcache.writebacks::total           49412                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        45073                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        45073                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         9849                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         9849                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        54922                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        54922                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        54922                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        54922                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        20688                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        20688                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        31979                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        31979                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        52667                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        52667                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        52667                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        52667                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2412660168                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2412660168                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   3824836017                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   3824836017                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        38313                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        38313                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   6237496185                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   6237496185                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   6237496185                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   6237496185                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020958                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020958                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.242694                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.242694                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.047071                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.047071                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.047071                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.047071                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 116621.237819                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 116621.237819                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 119604.616061                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 119604.616061                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 118432.722293                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 118432.722293                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 118432.722293                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 118432.722293                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              85                       # number of replacements
system.cpu09.icache.tags.tagsinuse         326.208020                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            677301                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1482.059081                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   326.208020                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.637125                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.637125                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1356065                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1356065                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       677301                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        677301                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       677301                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         677301                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       677301                       # number of overall hits
system.cpu09.icache.overall_hits::total        677301                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          503                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          503                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          503                       # number of overall misses
system.cpu09.icache.overall_misses::total          503                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      9097596                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      9097596                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      9097596                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      9097596                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      9097596                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      9097596                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       677804                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       677804                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       677804                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       677804                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       677804                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       677804                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000742                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000742                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000742                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000742                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000742                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000742                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 18086.671968                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 18086.671968                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 18086.671968                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 18086.671968                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 18086.671968                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 18086.671968                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu09.icache.writebacks::total              85                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           46                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           46                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           46                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          457                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          457                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          457                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      7588296                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      7588296                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      7588296                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      7588296                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      7588296                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      7588296                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 16604.586433                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 16604.586433                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 16604.586433                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 16604.586433                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 16604.586433                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 16604.586433                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                243415                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          110488                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             472                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             172735                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                166008                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.105595                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 66253                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            51                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             51                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1112923                       # DTB read hits
system.cpu10.dtb.read_misses                     6761                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                1119684                       # DTB read accesses
system.cpu10.dtb.write_hits                    268378                       # DTB write hits
system.cpu10.dtb.write_misses                   57871                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                326249                       # DTB write accesses
system.cpu10.dtb.data_hits                    1381301                       # DTB hits
system.cpu10.dtb.data_misses                    64632                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                1445933                       # DTB accesses
system.cpu10.itb.fetch_hits                    681562                       # ITB hits
system.cpu10.itb.fetch_misses                      73                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                681635                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        7885691                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10821                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      6723311                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    243415                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           232261                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     7783243                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 37055                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        69608                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2113                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  681562                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 194                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          7884343                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.852742                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.210099                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                6656110     84.42%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  24746      0.31%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 244505      3.10%     87.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19467      0.25%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 250418      3.18%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  41569      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78879      1.00%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  80829      1.03%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 487820      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            7884343                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.030868                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.852596                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 182835                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             6864105                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  256582                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              492911                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                18302                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              66233                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 233                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              5908329                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 969                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                18302                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 297295                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               3100595                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         9017                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  557267                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3832259                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              5762756                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  33                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              2100070                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1644133                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                69444                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           5097519                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             8482298                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4465181                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         4017113                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             3695387                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1402132                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              168                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          154                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3321394                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1111837                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            439894                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          363095                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores         147059                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  5749566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 5489816                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            5852                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1768234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       734144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      7884343                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.696293                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.145950                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4529407     57.45%     57.45% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2222960     28.19%     85.64% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            694802      8.81%     94.46% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            197043      2.50%     96.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             97654      1.24%     98.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             53086      0.67%     98.87% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             32909      0.42%     99.28% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             19233      0.24%     99.53% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             37249      0.47%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       7884343                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  2561      7.58%      7.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      7.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      7.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      7.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      7.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      7.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult               8234     24.38%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     31.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                22177     65.66%     97.62% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 804      2.38%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1476750     26.90%     26.90% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  6      0.00%     26.90% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     26.90% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           1712143     31.19%     58.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           852353     15.53%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1121574     20.43%     94.04% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            326986      5.96%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              5489816                       # Type of FU issued
system.cpu10.iq.rate                         0.696174                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     33776                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.006152                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         13176101                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         4656458                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2433342                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads           5727502                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          2861577                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      2859589                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2655720                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               2867868                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2931                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       571086                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       302044                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       115997                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                18302                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                993869                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              786421                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           5750591                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              77                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1111837                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             439894                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              153                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                44478                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              636140                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          235                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                287                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             5486877                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1119684                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2939                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                         854                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1445933                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 219682                       # Number of branches executed
system.cpu10.iew.exec_stores                   326249                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.695802                       # Inst execution rate
system.cpu10.iew.wb_sent                      5358109                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     5292931                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 4325516                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 5622887                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.671207                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.769270                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts       1764642                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             247                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      7583901                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.525048                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.222543                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      5460260     72.00%     72.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1310135     17.28%     89.27% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       478656      6.31%     95.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       131382      1.73%     97.32% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        11219      0.15%     97.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        76728      1.01%     98.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         6441      0.08%     98.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        19481      0.26%     98.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        89599      1.18%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      7583901                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            3981914                       # Number of instructions committed
system.cpu10.commit.committedOps              3981914                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       678601                       # Number of memory references committed
system.cpu10.commit.loads                      540751                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                   183259                       # Number of branches committed
system.cpu10.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1424561                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              65808                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         738919     18.56%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      1711718     42.99%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       852245     21.40%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        540765     13.58%     96.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       137850      3.46%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         3981914                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               89599                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   13006923                       # The number of ROB reads
system.cpu10.rob.rob_writes                  11723920                       # The number of ROB writes
system.cpu10.timesIdled                            69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     900419                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   3981503                       # Number of Instructions Simulated
system.cpu10.committedOps                     3981503                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.980581                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.980581                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.504902                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.504902                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3967089                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1969283                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   170                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           54198                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.401402                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1025976                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           54259                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.908863                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       714437604                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.401402                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.928147                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.928147                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2336110                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2336110                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       932235                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        932235                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        93698                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        93698                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1025933                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1025933                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1025933                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1025933                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        70764                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        70764                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        44136                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        44136                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       114900                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       114900                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       114900                       # number of overall misses
system.cpu10.dcache.overall_misses::total       114900                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   6914095173                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   6914095173                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   6002390305                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   6002390305                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  12916485478                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  12916485478                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  12916485478                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  12916485478                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1002999                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1002999                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       137834                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       137834                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1140833                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1140833                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1140833                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1140833                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.070552                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.070552                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.320211                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.320211                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.100716                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.100716                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.100716                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.100716                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 97706.392700                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 97706.392700                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 135997.605243                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 135997.605243                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 112415.017215                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 112415.017215                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 112415.017215                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 112415.017215                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       218414                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7746                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    28.197005                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    13.285714                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        50819                       # number of writebacks
system.cpu10.dcache.writebacks::total           50819                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        48535                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        48535                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        11974                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        11974                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        60509                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        60509                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        60509                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        60509                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        22229                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        22229                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        32162                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        32162                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        54391                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        54391                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        54391                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        54391                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2505592413                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2505592413                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   3877447506                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   3877447506                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   6383039919                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   6383039919                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   6383039919                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   6383039919                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.022163                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.022163                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.233339                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.233339                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.047677                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.047677                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.047677                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.047677                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 112717.279815                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 112717.279815                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 120559.900068                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 120559.900068                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 117354.707930                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 117354.707930                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 117354.707930                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 117354.707930                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              47                       # number of replacements
system.cpu10.icache.tags.tagsinuse         305.876233                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            681119                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             403                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1690.121588                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   305.876233                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.597415                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.597415                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1363527                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1363527                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       681119                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        681119                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       681119                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         681119                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       681119                       # number of overall hits
system.cpu10.icache.overall_hits::total        681119                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          443                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          443                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          443                       # number of overall misses
system.cpu10.icache.overall_misses::total          443                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      9492336                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      9492336                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      9492336                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      9492336                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      9492336                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      9492336                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       681562                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       681562                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       681562                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       681562                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       681562                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       681562                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000650                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000650                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000650                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000650                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000650                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000650                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 21427.395034                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 21427.395034                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 21427.395034                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 21427.395034                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 21427.395034                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 21427.395034                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu10.icache.writebacks::total              47                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           40                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           40                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           40                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          403                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          403                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          403                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      7307334                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7307334                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      7307334                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7307334                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      7307334                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7307334                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000591                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000591                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000591                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000591                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 18132.342432                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 18132.342432                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 18132.342432                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 18132.342432                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 18132.342432                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 18132.342432                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                241879                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          108808                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             532                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             171727                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165246                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.225987                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 66280                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            90                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1081455                       # DTB read hits
system.cpu11.dtb.read_misses                     7431                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                1088886                       # DTB read accesses
system.cpu11.dtb.write_hits                    266689                       # DTB write hits
system.cpu11.dtb.write_misses                   58564                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                325253                       # DTB write accesses
system.cpu11.dtb.data_hits                    1348144                       # DTB hits
system.cpu11.dtb.data_misses                    65995                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                1414139                       # DTB accesses
system.cpu11.itb.fetch_hits                    681156                       # ITB hits
system.cpu11.itb.fetch_misses                      74                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                681230                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        7834688                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      6712230                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    241879                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           231527                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     7732677                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 37365                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        68523                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2330                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  681156                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 227                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          7833305                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.856884                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.214857                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                6607314     84.35%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  24595      0.31%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 244174      3.12%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19521      0.25%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 249596      3.19%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  41505      0.53%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  78915      1.01%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  80155      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 487530      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            7833305                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.030873                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.856732                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 183159                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             6815113                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  256670                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              491402                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                18438                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              66281                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 252                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              5893573                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1059                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                18438                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 296833                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               3073394                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        10731                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  556673                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             3808713                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              5745886                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  55                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              2086299                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1625654                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                65272                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           5084473                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             8460459                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4443360                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         4017094                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             3674160                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1410313                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              168                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3307544                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            1104924                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            437380                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          360669                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         153540                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  5732147                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               176                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 5450843                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            5696                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1778045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       729686                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      7833305                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.695855                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.146992                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4500011     57.45%     57.45% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2213718     28.26%     85.71% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            684876      8.74%     94.45% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            197508      2.52%     96.97% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             96167      1.23%     98.20% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             51802      0.66%     98.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             31414      0.40%     99.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             19785      0.25%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             38024      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       7833305                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2779      9.67%      9.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      9.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      9.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      9.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      9.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult               8234     28.65%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     38.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                17121     59.57%     97.88% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 609      2.12%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1469776     26.96%     26.96% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  6      0.00%     26.96% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     26.96% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           1712136     31.41%     58.37% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.37% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.37% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           852353     15.64%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1090588     20.01%     94.02% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            325980      5.98%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              5450843                       # Type of FU issued
system.cpu11.iq.rate                         0.695732                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     28743                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.005273                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         13041944                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         4648905                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2418983                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads           5727486                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          2861531                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      2859587                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2611721                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               2867861                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2889                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       574249                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       303541                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        89110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                18438                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                992441                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              763036                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           5733225                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             115                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             1104924                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             437380                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                44101                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              613193                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          291                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                348                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             5448074                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1088886                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2769                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                         902                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1414139                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217906                       # Number of branches executed
system.cpu11.iew.exec_stores                   325253                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.695379                       # Inst execution rate
system.cpu11.iew.wb_sent                      5345193                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     5278570                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4317493                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5618971                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.673743                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.768378                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts       1772858                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             288                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      7532820                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.524996                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.219926                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      5418301     71.93%     71.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1305518     17.33%     89.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       477853      6.34%     95.60% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       131200      1.74%     97.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        10471      0.14%     97.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        74845      0.99%     98.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         6582      0.09%     98.57% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        20123      0.27%     98.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        87927      1.17%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      7532820                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            3954702                       # Number of instructions committed
system.cpu11.commit.committedOps              3954702                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       664514                       # Number of memory references committed
system.cpu11.commit.loads                      530675                       # Number of loads committed
system.cpu11.commit.membars                        20                       # Number of memory barriers committed
system.cpu11.commit.branches                   181283                       # Number of branches committed
system.cpu11.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1397343                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65797                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         725775     18.35%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      1711718     43.28%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        530695     13.42%     96.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         3954702                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               87927                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   12937296                       # The number of ROB reads
system.cpu11.rob.rob_writes                  11687060                       # The number of ROB writes
system.cpu11.timesIdled                            65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     951422                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   3954278                       # Number of Instructions Simulated
system.cpu11.committedOps                     3954278                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.981319                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.981319                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.504714                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.504714                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3925220                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1958306                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   295                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           52289                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.251290                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1023983                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           52351                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.559951                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       732990384                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.251290                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.925801                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.925801                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         2315087                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        2315087                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       932079                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        932079                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        91842                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        91842                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           25                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           18                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1023921                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1023921                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1023921                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1023921                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        65370                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        65370                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        41973                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        41973                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       107343                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       107343                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       107343                       # number of overall misses
system.cpu11.dcache.overall_misses::total       107343                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   6669337797                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   6669337797                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   5645760727                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   5645760727                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        18576                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        34830                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  12315098524                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  12315098524                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  12315098524                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  12315098524                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       997449                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       997449                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1131264                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1131264                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1131264                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1131264                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.065537                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.065537                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.313664                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.313664                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.094888                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.094888                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.094888                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.094888                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 102024.442359                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 102024.442359                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 134509.344745                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 134509.344745                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         9288                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 114726.610249                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 114726.610249                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 114726.610249                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 114726.610249                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       198731                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          171                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            6606                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    30.083409                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    21.375000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        49061                       # number of writebacks
system.cpu11.dcache.writebacks::total           49061                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        44782                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        44782                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        10086                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        10086                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        54868                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        54868                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        54868                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        54868                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        20588                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        20588                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        31887                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        31887                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        52475                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        52475                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        52475                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        52475                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2405598966                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2405598966                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   3772340984                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   3772340984                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   6177939950                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   6177939950                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   6177939950                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   6177939950                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020641                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020641                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.238292                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.238292                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.046386                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.046386                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.046386                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.046386                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 116844.713717                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 116844.713717                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 118303.414683                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 118303.414683                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 117731.109100                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 117731.109100                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 117731.109100                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 117731.109100                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              85                       # number of replacements
system.cpu11.icache.tags.tagsinuse         324.450764                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            680658                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1489.404814                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   324.450764                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.633693                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.633693                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1362769                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1362769                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       680658                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        680658                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       680658                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         680658                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       680658                       # number of overall hits
system.cpu11.icache.overall_hits::total        680658                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          498                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          498                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          498                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          498                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          498                       # number of overall misses
system.cpu11.icache.overall_misses::total          498                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      9062766                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      9062766                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      9062766                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      9062766                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      9062766                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      9062766                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       681156                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       681156                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       681156                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       681156                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       681156                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       681156                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000731                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000731                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000731                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000731                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000731                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000731                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 18198.325301                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 18198.325301                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 18198.325301                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 18198.325301                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 18198.325301                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 18198.325301                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu11.icache.writebacks::total              85                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           41                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           41                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           41                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          457                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          457                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          457                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      7202844                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      7202844                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      7202844                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      7202844                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      7202844                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      7202844                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000671                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000671                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000671                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 15761.146608                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 15761.146608                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 15761.146608                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 15761.146608                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 15761.146608                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 15761.146608                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                248687                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          115277                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             598                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             176708                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                168428                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.314304                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 66414                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1202761                       # DTB read hits
system.cpu12.dtb.read_misses                     6884                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                1209645                       # DTB read accesses
system.cpu12.dtb.write_hits                    277863                       # DTB write hits
system.cpu12.dtb.write_misses                   58768                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                336631                       # DTB write accesses
system.cpu12.dtb.data_hits                    1480624                       # DTB hits
system.cpu12.dtb.data_misses                    65652                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                1546276                       # DTB accesses
system.cpu12.itb.fetch_hits                    686596                       # ITB hits
system.cpu12.itb.fetch_misses                      75                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                686671                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7963494                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11748                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      6779215                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    248687                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           234844                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     7856569                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 37335                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        71102                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1980                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  686596                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 255                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7960104                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.851649                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.209096                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                6721767     84.44%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25524      0.32%     84.76% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 245428      3.08%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  20848      0.26%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 251230      3.16%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  42161      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  79385      1.00%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81832      1.03%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 491929      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7960104                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.031228                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.851287                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 184848                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             6928672                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  260637                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              496438                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                18407                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              66444                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 270                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              5962645                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1105                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                18407                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 300591                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               3119898                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        10464                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  563204                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3876438                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              5815530                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 118                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              2102988                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1681524                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                69232                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           5136954                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             8552249                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4535053                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         4017191                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             3733337                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1403617                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              230                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          213                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3343218                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1128795                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            446334                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          363943                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores         190763                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  5801773                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               239                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 5621936                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5574                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1769883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       720470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7960104                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.706264                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.165626                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4570041     57.41%     57.41% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2230106     28.02%     85.43% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            695764      8.74%     94.17% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            198869      2.50%     96.67% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            114084      1.43%     98.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             57979      0.73%     98.83% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             34345      0.43%     99.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             19934      0.25%     99.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             38982      0.49%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7960104                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  3082      5.90%      5.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      5.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      5.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      5.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      5.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      5.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult               8237     15.78%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     21.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                40137     76.90%     98.58% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 740      1.42%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1507452     26.81%     26.81% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  6      0.00%     26.81% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     26.81% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           1713206     30.47%     57.29% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.29% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.29% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           852366     15.16%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1211542     21.55%     94.00% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            337360      6.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              5621936                       # Type of FU issued
system.cpu12.iq.rate                         0.705963                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     52196                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.009284                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         13532034                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         4709240                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2493765                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads           5729712                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          2862734                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      2860682                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2805154                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               2868974                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2785                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       571377                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       302179                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       186736                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                18407                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               1027734                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              766568                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           5802986                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              99                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1128795                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             446334                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              203                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                44793                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              615626                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           75                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          336                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                411                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             5618901                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1209645                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            3035                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                         974                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1546276                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 224282                       # Number of branches executed
system.cpu12.iew.exec_stores                   336631                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.705582                       # Inst execution rate
system.cpu12.iew.wb_sent                      5420711                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     5354447                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4365018                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5665043                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.672374                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.770518                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts       1766976                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             338                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      7657783                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.526602                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.230011                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      5520048     72.08%     72.08% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1315238     17.18%     89.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       481046      6.28%     95.54% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       131896      1.72%     97.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        11775      0.15%     97.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        77576      1.01%     98.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         8620      0.11%     98.54% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        19783      0.26%     98.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        91801      1.20%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      7657783                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            4032607                       # Number of instructions committed
system.cpu12.commit.committedOps              4032607                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       701573                       # Number of memory references committed
system.cpu12.commit.loads                      557418                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                   187615                       # Number of branches committed
system.cpu12.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1475114                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              65852                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          482      0.01%      0.01% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         765506     18.98%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      1712765     42.47%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       852257     21.13%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        557440     13.82%     96.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       144155      3.57%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         4032607                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               91801                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   13131643                       # The number of ROB reads
system.cpu12.rob.rob_writes                  11830367                       # The number of ROB writes
system.cpu12.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          3390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     822616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   4032129                       # Number of Instructions Simulated
system.cpu12.committedOps                     4032129                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.975010                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.975010                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.506327                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.506327                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                4121402                       # number of integer regfile reads
system.cpu12.int_regfile_writes               2014832                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 4016090                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                2835917                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   351                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           58401                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.176867                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1042274                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           58463                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.827925                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       754052085                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.176867                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.924639                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.924639                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2394755                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2394755                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       946485                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        946485                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        95721                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        95721                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           27                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1042206                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1042206                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1042206                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1042206                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        77410                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        77410                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        48407                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        48407                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       125817                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       125817                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       125817                       # number of overall misses
system.cpu12.dcache.overall_misses::total       125817                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   7242935652                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   7242935652                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   6725431130                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   6725431130                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        26703                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        26703                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        41796                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        41796                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  13968366782                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  13968366782                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  13968366782                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  13968366782                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1023895                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1023895                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       144128                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       144128                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1168023                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1168023                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1168023                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1168023                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.075603                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.075603                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.335861                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.335861                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.107718                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.107718                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.107718                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.107718                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 93565.891384                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 93565.891384                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 138935.094718                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 138935.094718                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  5340.600000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  5340.600000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  5970.857143                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  5970.857143                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 111021.299045                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 111021.299045                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 111021.299045                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 111021.299045                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       264063                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           11324                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            16                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.318880                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    18.312500                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        54719                       # number of writebacks
system.cpu12.dcache.writebacks::total           54719                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        51662                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        51662                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        15542                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        15542                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        67204                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        67204                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        67204                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        67204                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        25748                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        25748                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        32865                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        32865                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        58613                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        58613                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        58613                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        58613                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2653857918                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2653857918                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   3995391533                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   3995391533                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   6649249451                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   6649249451                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   6649249451                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   6649249451                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.025147                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025147                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.228026                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.228026                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050181                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050181                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050181                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050181                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 103070.448889                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 103070.448889                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 121569.801704                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 121569.801704                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         5418                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5418                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  4809.857143                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  4809.857143                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 113443.254073                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 113443.254073                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 113443.254073                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 113443.254073                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             107                       # number of replacements
system.cpu12.icache.tags.tagsinuse         340.075367                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            686048                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             495                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1385.955556                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   340.075367                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.664210                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.664210                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1373687                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1373687                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       686048                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        686048                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       686048                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         686048                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       686048                       # number of overall hits
system.cpu12.icache.overall_hits::total        686048                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          548                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          548                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          548                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          548                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          548                       # number of overall misses
system.cpu12.icache.overall_misses::total          548                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     16609266                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     16609266                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     16609266                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     16609266                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     16609266                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     16609266                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       686596                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       686596                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       686596                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       686596                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       686596                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       686596                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000798                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000798                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000798                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000798                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000798                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000798                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 30308.879562                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 30308.879562                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 30308.879562                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 30308.879562                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 30308.879562                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 30308.879562                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          107                       # number of writebacks
system.cpu12.icache.writebacks::total             107                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           53                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           53                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           53                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          495                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          495                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          495                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          495                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     12106908                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     12106908                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     12106908                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     12106908                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     12106908                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     12106908                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000721                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000721                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000721                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000721                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000721                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000721                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 24458.400000                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 24458.400000                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 24458.400000                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 24458.400000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 24458.400000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 24458.400000                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                240683                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          107860                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             465                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170608                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                164470                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.402279                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 66206                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1073698                       # DTB read hits
system.cpu13.dtb.read_misses                     6780                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                1080478                       # DTB read accesses
system.cpu13.dtb.write_hits                    265577                       # DTB write hits
system.cpu13.dtb.write_misses                   57929                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                323506                       # DTB write accesses
system.cpu13.dtb.data_hits                    1339275                       # DTB hits
system.cpu13.dtb.data_misses                    64709                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                1403984                       # DTB accesses
system.cpu13.itb.fetch_hits                    677967                       # ITB hits
system.cpu13.itb.fetch_misses                      73                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                678040                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        7806111                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      6677454                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    240683                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           230676                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     7704693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 36803                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        69248                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2048                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  677967                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 192                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          7804822                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.855555                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.212699                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                6584108     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  24376      0.31%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 243865      3.12%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19344      0.25%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 249458      3.20%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  40997      0.53%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78850      1.01%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  79193      1.01%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 484631      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            7804822                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.030833                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.855414                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 181900                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             6790712                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  253727                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              491053                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                18182                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              66184                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              5868555                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 940                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                18182                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 295421                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               3065664                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         9299                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  553596                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             3793412                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              5723824                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  48                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              2084772                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1608807                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                69541                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           5067266                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             8427633                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4410511                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         4017118                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             3673581                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1393685                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              145                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          131                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3307081                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1098027                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            433873                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          357078                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores         156095                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  5710555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               147                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 5431644                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5557                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1757233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       719606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      7804822                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.695934                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.143415                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4472587     57.31%     57.31% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2215217     28.38%     85.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            688578      8.82%     94.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            196900      2.52%     97.03% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             93228      1.19%     98.23% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             49794      0.64%     98.87% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             31309      0.40%     99.27% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             18837      0.24%     99.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             38372      0.49%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       7804822                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2413      8.73%      8.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      8.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      8.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      8.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      8.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      8.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult               8234     29.78%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                16394     59.30%     97.81% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 606      2.19%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1460766     26.89%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  6      0.00%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           1712127     31.52%     58.42% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.42% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.42% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           852353     15.69%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1082219     19.92%     94.03% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            324169      5.97%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              5431644                       # Type of FU issued
system.cpu13.iq.rate                         0.695819                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     27647                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.005090                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         12973797                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         4606420                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2403894                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads           5727517                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          2861579                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      2859597                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2591413                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               2867874                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           3014                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       567550                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       300139                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        86528                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                18182                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                970151                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              779981                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           5711538                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             101                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1098027                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             433873                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              129                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                44252                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              629998                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          244                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                294                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             5428956                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1080478                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2688                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                         836                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1403984                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 217246                       # Number of branches executed
system.cpu13.iew.exec_stores                   323506                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.695475                       # Inst execution rate
system.cpu13.iew.wb_sent                      5328748                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     5263491                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 4305270                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 5600428                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.674278                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.768739                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts       1755040                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             246                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      7506023                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.526759                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.221154                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      5390919     71.82%     71.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1306525     17.41%     89.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       477450      6.36%     95.59% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       131272      1.75%     97.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        10427      0.14%     97.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        75496      1.01%     98.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         6322      0.08%     98.57% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        19395      0.26%     98.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        88217      1.18%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      7506023                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            3953862                       # Number of instructions committed
system.cpu13.commit.committedOps              3953862                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       664211                       # Number of memory references committed
system.cpu13.commit.loads                      530477                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                   181139                       # Number of branches committed
system.cpu13.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1396549                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              65780                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          397      0.01%      0.01% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         725275     18.34%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      1711718     43.29%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        530491     13.42%     96.62% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       133734      3.38%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         3953862                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               88217                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   12894268                       # The number of ROB reads
system.cpu13.rob.rob_writes                  11647328                       # The number of ROB writes
system.cpu13.timesIdled                            65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     979999                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   3953469                       # Number of Instructions Simulated
system.cpu13.committedOps                     3953469                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.974497                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.974497                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.506458                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.506458                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3898442                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1945261                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 4016044                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   164                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           52314                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.056811                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1019215                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           52376                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.459581                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       909331191                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.056811                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.922763                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.922763                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2304389                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2304389                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       928421                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        928421                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        90750                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        90750                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           16                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           15                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1019171                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1019171                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1019171                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1019171                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        63779                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        63779                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        42968                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        42968                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       106747                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       106747                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       106747                       # number of overall misses
system.cpu13.dcache.overall_misses::total       106747                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   6344049978                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   6344049978                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   6008982376                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   6008982376                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        16254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  12353032354                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  12353032354                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  12353032354                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  12353032354                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       992200                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       992200                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1125918                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1125918                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1125918                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1125918                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.064280                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.064280                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.321333                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.321333                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.094809                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.094809                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.094809                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.094809                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 99469.260697                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 99469.260697                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 139847.849004                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 139847.849004                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         5418                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         5418                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 115722.524792                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 115722.524792                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 115722.524792                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 115722.524792                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       199612                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            6697                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    29.806182                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    21.875000                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        49328                       # number of writebacks
system.cpu13.dcache.writebacks::total           49328                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        43207                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        43207                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        11040                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        11040                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        54247                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        54247                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        54247                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        54247                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        20572                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        20572                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        31928                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        31928                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        52500                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        52500                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        52500                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        52500                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2382677343                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2382677343                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   3820005886                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   3820005886                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   6202683229                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   6202683229                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   6202683229                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   6202683229                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020734                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020734                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.238771                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.238771                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046629                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046629                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046629                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046629                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 115821.375802                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 115821.375802                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 119644.383801                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 119644.383801                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 118146.347219                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 118146.347219                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 118146.347219                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 118146.347219                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              47                       # number of replacements
system.cpu13.icache.tags.tagsinuse         303.913321                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            677526                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             401                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1689.591022                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   303.913321                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.593581                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.593581                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1356335                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1356335                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       677526                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        677526                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       677526                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         677526                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       677526                       # number of overall hits
system.cpu13.icache.overall_hits::total        677526                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          441                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          441                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          441                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          441                       # number of overall misses
system.cpu13.icache.overall_misses::total          441                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      8029476                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8029476                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      8029476                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8029476                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      8029476                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8029476                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       677967                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       677967                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       677967                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       677967                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       677967                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       677967                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000650                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000650                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000650                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000650                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000650                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000650                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 18207.428571                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 18207.428571                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 18207.428571                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 18207.428571                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 18207.428571                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 18207.428571                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu13.icache.writebacks::total              47                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           40                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           40                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           40                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          401                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          401                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          401                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      6618861                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      6618861                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      6618861                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      6618861                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      6618861                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      6618861                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000591                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000591                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000591                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000591                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 16505.887781                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 16505.887781                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 16505.887781                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 16505.887781                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 16505.887781                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 16505.887781                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                245378                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          112281                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             536                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             174109                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                166449                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.600457                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 66283                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1122930                       # DTB read hits
system.cpu14.dtb.read_misses                     6847                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                1129777                       # DTB read accesses
system.cpu14.dtb.write_hits                    270474                       # DTB write hits
system.cpu14.dtb.write_misses                   56852                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                327326                       # DTB write accesses
system.cpu14.dtb.data_hits                    1393404                       # DTB hits
system.cpu14.dtb.data_misses                    63699                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                1457103                       # DTB accesses
system.cpu14.itb.fetch_hits                    681369                       # ITB hits
system.cpu14.itb.fetch_misses                      85                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                681454                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        7895850                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            10872                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      6717888                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    245378                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           232733                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     7791437                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 36805                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        70355                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2551                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  681369                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 218                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          7893651                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.851050                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.207318                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                6664880     84.43%     84.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  25043      0.32%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 244501      3.10%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  20829      0.26%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 250855      3.18%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  41313      0.52%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  79214      1.00%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  80041      1.01%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 486975      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            7893651                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.031077                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.850813                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 184033                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             6870586                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  255224                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              495297                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                18156                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              66318                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 257                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              5911668                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1069                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                18156                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 298691                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               3108965                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         8789                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  557812                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             3830883                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              5767505                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                  19                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              2090258                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1647898                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                63079                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           5099517                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             8484027                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4466815                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         4017207                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             3711393                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1388124                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              182                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3328921                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            1112195                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            438888                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads          359857                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores         149036                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  5754036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               190                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 5508185                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            5808                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1750338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       722247                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      7893651                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.697799                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.149542                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4534938     57.45%     57.45% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2223141     28.16%     85.61% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            693643      8.79%     94.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            198384      2.51%     96.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            100788      1.28%     98.19% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             52704      0.67%     98.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             32610      0.41%     99.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             19270      0.24%     99.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             38173      0.48%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       7893651                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  2578      7.10%      7.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      7.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      7.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      7.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      7.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      7.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult               8237     22.70%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     29.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                24781     68.28%     98.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 696      1.92%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1483013     26.92%     26.92% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  6      0.00%     26.92% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     26.92% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           1713224     31.10%     58.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           852365     15.47%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1131573     20.54%     94.05% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            328000      5.95%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              5508185                       # Type of FU issued
system.cpu14.iq.rate                         0.697605                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     36292                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006589                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         13222371                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         4641845                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2443958                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads           5729750                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          2862788                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      2860701                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2675481                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               2868992                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2714                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       565096                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       298885                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       124056                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                18156                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               1004430                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              784961                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           5755122                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              65                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             1112195                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             438888                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              163                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                44516                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              634425                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          299                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                357                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             5505350                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1129777                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2835                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                         896                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1457103                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 221631                       # Number of branches executed
system.cpu14.iew.exec_stores                   327326                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.697246                       # Inst execution rate
system.cpu14.iew.wb_sent                      5368952                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     5304659                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 4328977                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 5622879                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.671829                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.769886                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts       1747127                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             290                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      7594712                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.527252                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.227274                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      5465874     71.97%     71.97% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1311088     17.26%     89.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       479745      6.32%     95.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       131330      1.73%     97.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        11251      0.15%     97.43% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        77283      1.02%     98.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         8536      0.11%     98.56% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        19713      0.26%     98.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        89892      1.18%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      7594712                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            4004330                       # Number of instructions committed
system.cpu14.commit.committedOps              4004330                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       687102                       # Number of memory references committed
system.cpu14.commit.loads                      547099                       # Number of loads committed
system.cpu14.commit.membars                        20                       # Number of memory barriers committed
system.cpu14.commit.branches                   185457                       # Number of branches committed
system.cpu14.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1446896                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              65826                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          446      0.01%      0.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         751738     18.77%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      1712765     42.77%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       852257     21.28%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        547119     13.66%     96.50% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       140003      3.50%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         4004330                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               89892                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   13024825                       # The number of ROB reads
system.cpu14.rob.rob_writes                  11731475                       # The number of ROB writes
system.cpu14.timesIdled                            80                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          2199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     890260                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   4003888                       # Number of Instructions Simulated
system.cpu14.committedOps                     4003888                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.972046                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.972046                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.507088                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.507088                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3986030                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1975352                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 4016098                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                2835916                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   297                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           55074                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          58.939678                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1030843                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           55136                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.696369                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       788235408                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    58.939678                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.920932                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.920932                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2346165                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2346165                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       935278                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        935278                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        95501                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        95501                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           25                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           19                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1030779                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1030779                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1030779                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1030779                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        70151                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        70151                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        44478                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        44478                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       114629                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       114629                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       114629                       # number of overall misses
system.cpu14.dcache.overall_misses::total       114629                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   6711030468                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   6711030468                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   6616206546                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   6616206546                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        15093                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  13327237014                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  13327237014                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  13327237014                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  13327237014                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1005429                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1005429                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       139979                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       139979                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1145408                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1145408                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1145408                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1145408                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.069772                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.069772                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.317748                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.317748                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.100077                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.100077                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.100077                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.100077                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 95665.499679                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 95665.499679                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 148752.339269                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 148752.339269                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 116264.095595                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 116264.095595                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 116264.095595                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 116264.095595                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       217923                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8204                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    26.563018                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        51485                       # number of writebacks
system.cpu14.dcache.writebacks::total           51485                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        47060                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        47060                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        12302                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        12302                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        59362                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        59362                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        59362                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        59362                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        23091                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        23091                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        32176                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        32176                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        55267                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        55267                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        55267                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        55267                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2516946993                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2516946993                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   3909021189                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   3909021189                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   6425968182                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   6425968182                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   6425968182                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   6425968182                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022966                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022966                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.229863                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.229863                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048251                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048251                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048251                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048251                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 109001.212291                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 109001.212291                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 121488.724173                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 121488.724173                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 116271.340619                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 116271.340619                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 116271.340619                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 116271.340619                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              86                       # number of replacements
system.cpu14.icache.tags.tagsinuse         326.909440                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            680864                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             464                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1467.379310                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   326.909440                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.638495                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.638495                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1363202                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1363202                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       680864                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        680864                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       680864                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         680864                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       680864                       # number of overall hits
system.cpu14.icache.overall_hits::total        680864                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          505                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          505                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          505                       # number of overall misses
system.cpu14.icache.overall_misses::total          505                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     11250090                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     11250090                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     11250090                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     11250090                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     11250090                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     11250090                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       681369                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       681369                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       681369                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       681369                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       681369                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       681369                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000741                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000741                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 22277.405941                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 22277.405941                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 22277.405941                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 22277.405941                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 22277.405941                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 22277.405941                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu14.icache.writebacks::total              86                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           41                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           41                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           41                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          464                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          464                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          464                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      9099918                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      9099918                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      9099918                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      9099918                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      9099918                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      9099918                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000681                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000681                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000681                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 19611.892241                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 19611.892241                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 19611.892241                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 19611.892241                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 19611.892241                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 19611.892241                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                252493                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          118983                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             553                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             179418                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                170196                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.860047                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 66485                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            90                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1109725                       # DTB read hits
system.cpu15.dtb.read_misses                     6691                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                1116416                       # DTB read accesses
system.cpu15.dtb.write_hits                    274451                       # DTB write hits
system.cpu15.dtb.write_misses                   57479                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                331930                       # DTB write accesses
system.cpu15.dtb.data_hits                    1384176                       # DTB hits
system.cpu15.dtb.data_misses                    64170                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                1448346                       # DTB accesses
system.cpu15.itb.fetch_hits                    689327                       # ITB hits
system.cpu15.itb.fetch_misses                      68                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                689395                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7890082                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11495                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      6801945                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    252493                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           236682                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7784100                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 37001                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        72233                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2096                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  689327                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 222                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7888458                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.862265                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.221126                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                6647548     84.27%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  24777      0.31%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 245256      3.11%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  21312      0.27%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 250861      3.18%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  41676      0.53%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  79425      1.01%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  86478      1.10%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 491125      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7888458                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.032001                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.862088                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 184848                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             6853178                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  262796                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              497148                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                18255                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              66438                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              5991326                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1037                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                18255                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 301095                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               3068790                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        14836                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  565950                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             3847299                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              5844944                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              2086372                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1639821                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                90555                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           5151896                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             8581953                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4564698                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         4017250                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             3757054                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1394842                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              258                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          246                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3346630                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            1131190                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            444381                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads          364181                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores         180194                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  5831113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               260                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 5551565                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5898                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1759162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       726559                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7888458                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.703758                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.164408                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4522663     57.33%     57.33% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2222931     28.18%     85.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            696708      8.83%     94.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            201689      2.56%     96.90% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             94373      1.20%     98.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             52211      0.66%     98.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             34832      0.44%     99.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             21796      0.28%     99.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             41255      0.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7888458                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2600      9.24%      9.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      9.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      9.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      9.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      9.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      9.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult               8239     29.29%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     38.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                16662     59.24%     97.77% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 627      2.23%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1530913     27.58%     27.58% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  6      0.00%     27.58% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     27.58% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           1717482     30.94%     58.51% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     58.51% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     58.51% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           852377     15.35%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1118158     20.14%     94.01% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            332625      5.99%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              5551565                       # Type of FU issued
system.cpu15.iq.rate                         0.703613                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     28128                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.005067                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         13287318                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         4723420                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2514138                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads           5738296                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          2867185                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      2864971                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2706423                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               2873266                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2933                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       567637                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       300244                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        91756                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                18255                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                967340                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              786367                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           5832331                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             110                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             1131190                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             444381                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              233                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                44116                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              636663                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           72                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          300                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                372                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             5548771                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1116416                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2794                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                         958                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1448346                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 228231                       # Number of branches executed
system.cpu15.iew.exec_stores                   331930                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.703259                       # Inst execution rate
system.cpu15.iew.wb_sent                      5443923                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     5379109                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 4374049                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5675996                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.681756                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.770622                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts       1755708                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           176                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             308                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7586589                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.536828                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.246344                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      5442930     71.74%     71.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1314446     17.33%     89.07% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       480513      6.33%     95.40% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       133351      1.76%     97.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        11438      0.15%     97.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        79572      1.05%     98.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        10921      0.14%     98.51% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        19316      0.25%     98.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        94102      1.24%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7586589                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            4072691                       # Number of instructions committed
system.cpu15.commit.committedOps              4072691                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       707690                       # Number of memory references committed
system.cpu15.commit.loads                      563553                       # Number of loads committed
system.cpu15.commit.membars                        20                       # Number of memory barriers committed
system.cpu15.commit.branches                   191709                       # Number of branches committed
system.cpu15.commit.fp_insts                  2864173                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1515156                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              65876                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          484      0.01%      0.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         795342     19.53%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      1716884     42.16%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       852269     20.93%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        563573     13.84%     96.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       144137      3.54%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         4072691                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               94102                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   13088368                       # The number of ROB reads
system.cpu15.rob.rob_writes                  11886416                       # The number of ROB writes
system.cpu15.timesIdled                            56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     896028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   4072211                       # Number of Instructions Simulated
system.cpu15.committedOps                     4072211                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.937543                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.937543                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.516118                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.516118                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                4048924                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2026593                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 4016152                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                2835955                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   357                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           54396                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          58.922402                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1051401                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           54458                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.306640                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       806400414                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    58.922402                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.920663                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.920663                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         2390285                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        2390285                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       955736                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        955736                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        95603                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        95603                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           25                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           18                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1051339                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1051339                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1051339                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1051339                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        67944                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        67944                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        48510                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        48510                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       116454                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       116454                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       116454                       # number of overall misses
system.cpu15.dcache.overall_misses::total       116454                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   6298790715                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   6298790715                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   7458060220                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   7458060220                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        13932                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  13756850935                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  13756850935                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  13756850935                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  13756850935                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1023680                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1023680                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       144113                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       144113                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1167793                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1167793                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1167793                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1167793                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.066372                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.066372                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.336611                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.336611                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.099721                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.099721                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.099721                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.099721                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 92705.621026                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 92705.621026                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 153742.737992                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 153742.737992                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         6966                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 118131.201462                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 118131.201462                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 118131.201462                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 118131.201462                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       193087                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          160                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            7055                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    27.368816                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        51471                       # number of writebacks
system.cpu15.dcache.writebacks::total           51471                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        45665                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        45665                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        16173                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        16173                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        61838                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        61838                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        61838                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        61838                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        22279                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        22279                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        32337                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        32337                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        54616                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        54616                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        54616                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        54616                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2377361124                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2377361124                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   3940011963                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3940011963                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   6317373087                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   6317373087                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   6317373087                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   6317373087                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021764                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021764                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.224386                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.224386                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.046769                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.046769                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.046769                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.046769                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 106708.610081                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 106708.610081                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 121842.222933                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 121842.222933                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 115668.908140                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 115668.908140                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 115668.908140                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 115668.908140                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              85                       # number of replacements
system.cpu15.icache.tags.tagsinuse         324.638122                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            688821                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             461                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1494.188720                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   324.638122                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.634059                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.634059                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1379115                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1379115                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       688821                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        688821                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       688821                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         688821                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       688821                       # number of overall hits
system.cpu15.icache.overall_hits::total        688821                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          506                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          506                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          506                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          506                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          506                       # number of overall misses
system.cpu15.icache.overall_misses::total          506                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     12733848                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     12733848                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     12733848                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     12733848                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     12733848                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     12733848                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       689327                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       689327                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       689327                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       689327                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       689327                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       689327                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000734                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000734                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000734                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000734                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000734                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000734                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 25165.707510                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 25165.707510                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 25165.707510                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 25165.707510                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 25165.707510                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 25165.707510                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu15.icache.writebacks::total              85                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           45                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           45                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           45                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          461                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          461                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          461                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          461                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      9521361                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      9521361                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      9521361                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      9521361                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      9521361                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      9521361                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000669                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000669                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 20653.711497                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 20653.711497                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 20653.711497                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 20653.711497                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 20653.711497                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 20653.711497                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    130803                       # number of replacements
system.l2.tags.tagsinuse                 13198.451354                       # Cycle average of tags in use
system.l2.tags.total_refs                     1115687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    147051                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.587075                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6030267669                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10860.044595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      667.699781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      256.440875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       76.035188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      106.633000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        4.616645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      123.339702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.301927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      107.029370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.026936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       81.778992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.047715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       93.509587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.139657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       96.903115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.397369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       86.260399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.027397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       88.398124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       77.133612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       91.245745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.038840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       77.390188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        4.994934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       91.840125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.013235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       56.474546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.180165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       75.947712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.316254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       72.245623                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.662845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.040753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.015652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.004641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.006508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.007528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.006533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.004991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.005707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.005914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.005265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.005395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.004708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.005569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.004724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.005605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.003447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.004635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.004410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.805570                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991699                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57810009                       # Number of tag accesses
system.l2.tags.data_accesses                 57810009                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       826567                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           826567                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6568                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6568                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            28500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            26012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            26022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            26004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            26289                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            25938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            26023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            25907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            26371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            26055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            25969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            25907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            26343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            26006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            25936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            25918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                419200                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5659                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           436                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11761                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data        26871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        16600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        17901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        17288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        22593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        17581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        19470                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        18374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        26759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        18048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        19331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        17781                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        22720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        17967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        20127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        19808                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            319219                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5659                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               55371                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 275                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               42612                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 384                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               43923                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 436                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               43292                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 384                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               48882                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 437                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               43519                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 377                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               45493                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 440                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               44281                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               53130                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               44103                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 379                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               45300                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 442                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               43688                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 459                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               49063                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 387                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               43973                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 443                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               46063                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 438                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               45726                       # number of demand (read+write) hits
system.l2.demand_hits::total                   750180                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5659                       # number of overall hits
system.l2.overall_hits::cpu00.data              55371                       # number of overall hits
system.l2.overall_hits::cpu01.inst                275                       # number of overall hits
system.l2.overall_hits::cpu01.data              42612                       # number of overall hits
system.l2.overall_hits::cpu02.inst                384                       # number of overall hits
system.l2.overall_hits::cpu02.data              43923                       # number of overall hits
system.l2.overall_hits::cpu03.inst                436                       # number of overall hits
system.l2.overall_hits::cpu03.data              43292                       # number of overall hits
system.l2.overall_hits::cpu04.inst                384                       # number of overall hits
system.l2.overall_hits::cpu04.data              48882                       # number of overall hits
system.l2.overall_hits::cpu05.inst                437                       # number of overall hits
system.l2.overall_hits::cpu05.data              43519                       # number of overall hits
system.l2.overall_hits::cpu06.inst                377                       # number of overall hits
system.l2.overall_hits::cpu06.data              45493                       # number of overall hits
system.l2.overall_hits::cpu07.inst                440                       # number of overall hits
system.l2.overall_hits::cpu07.data              44281                       # number of overall hits
system.l2.overall_hits::cpu08.inst                380                       # number of overall hits
system.l2.overall_hits::cpu08.data              53130                       # number of overall hits
system.l2.overall_hits::cpu09.inst                441                       # number of overall hits
system.l2.overall_hits::cpu09.data              44103                       # number of overall hits
system.l2.overall_hits::cpu10.inst                379                       # number of overall hits
system.l2.overall_hits::cpu10.data              45300                       # number of overall hits
system.l2.overall_hits::cpu11.inst                442                       # number of overall hits
system.l2.overall_hits::cpu11.data              43688                       # number of overall hits
system.l2.overall_hits::cpu12.inst                459                       # number of overall hits
system.l2.overall_hits::cpu12.data              49063                       # number of overall hits
system.l2.overall_hits::cpu13.inst                387                       # number of overall hits
system.l2.overall_hits::cpu13.data              43973                       # number of overall hits
system.l2.overall_hits::cpu14.inst                443                       # number of overall hits
system.l2.overall_hits::cpu14.data              46063                       # number of overall hits
system.l2.overall_hits::cpu15.inst                438                       # number of overall hits
system.l2.overall_hits::cpu15.data              45726                       # number of overall hits
system.l2.overall_hits::total                  750180                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          10490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data           5856                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data           6038                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data           5789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data           6353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data           5831                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data           6024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data           5876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data           6622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data           5811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data           6066                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data           5860                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data           6400                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data           5811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data           6107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data           6293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101227                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           23                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2544                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data         3148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data         3407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data         3789                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data         2927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data         2601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data         2733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data         2796                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data         2374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data         2449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data         2548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data         2537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data         2579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data         2637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data         2399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data         2448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data         2404                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           43776                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2028                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             13638                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               206                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              9263                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              9827                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              8716                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              8954                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              8564                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              8820                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              8250                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              9071                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              8359                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              8603                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              8439                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              9037                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              8210                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              8555                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              8697                       # number of demand (read+write) misses
system.l2.demand_misses::total                 147547                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2028                       # number of overall misses
system.l2.overall_misses::cpu00.data            13638                       # number of overall misses
system.l2.overall_misses::cpu01.inst              206                       # number of overall misses
system.l2.overall_misses::cpu01.data             9263                       # number of overall misses
system.l2.overall_misses::cpu02.inst               33                       # number of overall misses
system.l2.overall_misses::cpu02.data             9827                       # number of overall misses
system.l2.overall_misses::cpu03.inst               21                       # number of overall misses
system.l2.overall_misses::cpu03.data             8716                       # number of overall misses
system.l2.overall_misses::cpu04.inst               18                       # number of overall misses
system.l2.overall_misses::cpu04.data             8954                       # number of overall misses
system.l2.overall_misses::cpu05.inst               22                       # number of overall misses
system.l2.overall_misses::cpu05.data             8564                       # number of overall misses
system.l2.overall_misses::cpu06.inst               25                       # number of overall misses
system.l2.overall_misses::cpu06.data             8820                       # number of overall misses
system.l2.overall_misses::cpu07.inst               20                       # number of overall misses
system.l2.overall_misses::cpu07.data             8250                       # number of overall misses
system.l2.overall_misses::cpu08.inst               22                       # number of overall misses
system.l2.overall_misses::cpu08.data             9071                       # number of overall misses
system.l2.overall_misses::cpu09.inst               16                       # number of overall misses
system.l2.overall_misses::cpu09.data             8359                       # number of overall misses
system.l2.overall_misses::cpu10.inst               24                       # number of overall misses
system.l2.overall_misses::cpu10.data             8603                       # number of overall misses
system.l2.overall_misses::cpu11.inst               15                       # number of overall misses
system.l2.overall_misses::cpu11.data             8439                       # number of overall misses
system.l2.overall_misses::cpu12.inst               36                       # number of overall misses
system.l2.overall_misses::cpu12.data             9037                       # number of overall misses
system.l2.overall_misses::cpu13.inst               14                       # number of overall misses
system.l2.overall_misses::cpu13.data             8210                       # number of overall misses
system.l2.overall_misses::cpu14.inst               21                       # number of overall misses
system.l2.overall_misses::cpu14.data             8555                       # number of overall misses
system.l2.overall_misses::cpu15.inst               23                       # number of overall misses
system.l2.overall_misses::cpu15.data             8697                       # number of overall misses
system.l2.overall_misses::total                147547                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        13932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        27864                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        13932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       380808                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   2270225853                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   1269507703                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   1308700577                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   1254908517                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   1377836638                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   1264640516                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   1306025556                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   1273796457                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   1435335983                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   1259496216                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   1315354768                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   1270203564                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   1387930508                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   1257182991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   1324795668                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   1364785395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21940726910                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    437492664                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     44164939                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      6517854                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      3334178                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      2868831                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      3839427                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      3723327                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      3283308                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      3510864                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      2446259                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      3027888                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      2124630                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      6736122                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      2022462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      3844071                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      4404834                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    533341658                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    681897057                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data    737382778                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data    820002449                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data    633341732                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data    563317834                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data    591581260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data    605094255                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data    513992650                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data    530015988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data    551421379                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data    548965023                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data    558113481                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data    571071386                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data    519266912                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data    530255778                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data    520579412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9476299374                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    437492664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   2952122910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     44164939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   2006890481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      6517854                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   2128703026                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      3334178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   1888250249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      2868831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   1941154472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      3839427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   1856221776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      3723327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   1911119811                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      3283308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   1787789107                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      3510864                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   1965351971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      2446259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   1810917595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      3027888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   1864319791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      2124630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   1828317045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      6736122                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   1959001894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      2022462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   1776449903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      3844071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   1855051446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      4404834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   1885364807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31950367942                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    437492664                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   2952122910                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     44164939                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   2006890481                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      6517854                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   2128703026                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      3334178                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   1888250249                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      2868831                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   1941154472                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      3839427                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   1856221776                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      3723327                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   1911119811                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      3283308                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   1787789107                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      3510864                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   1965351971                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      2446259                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   1810917595                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      3027888                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   1864319791                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      2124630                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   1828317045                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      6736122                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   1959001894                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      2022462                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   1776449903                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      3844071                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   1855051446                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      4404834                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   1885364807                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31950367942                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       826567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       826567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6568                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6568                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               33                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        38990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        31868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        32060                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        31793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        32642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        31769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        32047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        31783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        32993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        31866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        32035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        31767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        32743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        31817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        32043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        32211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            520427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data        30019                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        20007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        21690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        20215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        25194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        20314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        22266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        20748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        29208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        20596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        21868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        20360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data        25357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        20366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        22575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data        22212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362995                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7687                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           69009                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             481                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           51875                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             417                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           53750                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           52008                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           57836                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           52083                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           54313                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             460                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           52531                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           62201                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           52462                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           53903                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           52127                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             495                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           58100                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             401                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           52183                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             464                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           54618                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           54423                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               897727                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7687                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          69009                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            481                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          51875                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            417                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          53750                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          52008                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          57836                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          52083                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          54313                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            460                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          52531                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          62201                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          52462                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          53903                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          52127                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            495                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          58100                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            401                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          52183                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            464                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          54618                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          54423                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              897727                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.848485                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.269043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.183758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.188334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.182084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.194627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.183544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.187974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.184879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.200709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.182357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.189355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.184468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.195462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.182638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.190588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.195368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.194508                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.263822                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.428274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.079137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.045952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.044776                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.047930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.062189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.043478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.054726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.035011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.059553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.032823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.072727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.034913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.045259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.049892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.177840                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.104867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.170290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.174689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.144793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.103239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.134538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.125573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.114421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.083847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.123713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.116014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.126670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.103995                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.117794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.108439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.108230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.120597                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.263822                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.197626                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.428274                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.178564                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.079137                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.182828                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.045952                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.167590                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.044776                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.154817                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.047930                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.164430                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.062189                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.162392                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.043478                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.157050                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.054726                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.145834                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.035011                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.159334                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.059553                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.159602                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.032823                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.161893                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.072727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.155542                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.034913                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.157331                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.045259                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.156633                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.049892                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.159804                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164356                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.263822                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.197626                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.428274                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.178564                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.079137                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.182828                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.045952                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.167590                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.044776                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.154817                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.047930                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.164430                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.062189                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.162392                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.043478                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.157050                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.054726                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.145834                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.035011                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.159334                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.059553                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.159602                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.032823                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.161893                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.072727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.155542                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.034913                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.157331                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.045259                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.156633                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.049892                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.159804                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164356                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  7546.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13600.285714                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216418.098475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 216787.517589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 216744.050513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 216774.661772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 216879.684873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 216882.269937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 216803.711155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 216779.519571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 216752.640139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 216743.454827                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 216840.548632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 216758.287372                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 216864.141875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 216345.377904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 216930.680858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 216873.573018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216747.773914                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215726.165680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 214392.907767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 197510.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 158770.380952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 159379.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 174519.409091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 148933.080000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 164165.400000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 159584.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 152891.187500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst       126162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst       141642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 187114.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 144461.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst       183051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 191514.521739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 209646.878145                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216612.788119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 216431.692985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 216416.587226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 216379.136317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 216577.406382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 216458.565679                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216414.254292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 216509.119629                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 216421.391588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 216413.414050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 216383.532913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 216406.933307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 216561.010997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 216451.401417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 216607.752451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 216547.176373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 216472.482045                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215726.165680                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216463.037835                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 214392.907767                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 216656.642664                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 197510.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 216617.790373                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 158770.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 216641.836737                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 159379.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 216791.877597                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 174519.409091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 216747.054647                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 148933.080000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 216680.250680                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 164165.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 216701.709939                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 159584.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 216663.209238                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 152891.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 216642.851418                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst       126162                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 216705.776008                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst       141642                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 216650.911838                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 187114.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 216775.688171                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 144461.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 216376.358465                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst       183051                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 216838.275395                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 191514.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 216783.351386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216543.663660                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215726.165680                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216463.037835                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 214392.907767                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 216656.642664                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 197510.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 216617.790373                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 158770.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 216641.836737                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 159379.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 216791.877597                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 174519.409091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 216747.054647                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 148933.080000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 216680.250680                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 164165.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 216701.709939                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 159584.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 216663.209238                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 152891.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 216642.851418                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst       126162                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 216705.776008                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst       141642                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 216650.911838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 187114.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 216775.688171                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 144461.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 216376.358465                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst       183051                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 216838.275395                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 191514.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 216783.351386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216543.663660                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              63141                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1118                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7063                       # number of cycles access was blocked
system.l2.blocked::no_targets                      13                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.939686                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets           86                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                91897                       # number of writebacks
system.l2.writebacks::total                     91897                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu03.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu07.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu11.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           250                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           83                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 336                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                336                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        10490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data         5856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data         6038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data         5788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data         6353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data         5831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data         6024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data         5875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data         6622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data         5811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data         6066                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data         5859                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data         6400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data         5811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data         6107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data         6293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101224                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2294                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data         3145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data         3403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data         3783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data         2918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data         2596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data         2728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data         2790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data         2370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data         2441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data         2542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data         2531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data         2573                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data         2633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data         2393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data         2446                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data         2401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        43693                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        13635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         9259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         9821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         8706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         8949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         8559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         8814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         8245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         9063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         8353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         8597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         8432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         9033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         8204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         8553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         8694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            147211                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        13635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         9259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         9821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         8706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         8949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         8559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         8814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         8245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         9063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         8353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         8597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         8432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         9033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         8204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         8553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         8694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           147211                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        12746                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        24769                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        11203                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        23748                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        24032                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        23642                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        11775                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        21958                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        23822                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        24024                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        23286                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        24576                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        23388                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        23360                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        24290                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        10645                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       331264                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        12266                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        12160                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        24426                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   2239347243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   1252298484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   1290932012                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   1237862794                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   1359152823                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   1247503426                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   1288302900                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   1256400713                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   1415827187                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   1242365401                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   1297523058                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   1252799016                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   1369106082                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   1240078127                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   1306831823                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   1346242833                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21642573922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    429872141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     42251951                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4489227                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst       852512                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       213152                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       854843                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1283157                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       425570                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       212586                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst       214035                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4072093                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       218475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      1290993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2997758                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    489248493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    672132263                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data    726916647                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data    807989022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data    623548787                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data    554882766                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data    582910305                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data    596214869                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data    506515311                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data    521687470                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data    543192644                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data    540912017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data    549895404                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data    562785066                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data    511423785                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data    522826920                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data    513120996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9336954272                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    429872141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   2911479506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     42251951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   1979215131                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4489227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   2098921034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       852512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   1861411581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       213152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   1914035589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       854843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   1830413731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1283157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   1884517769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       425570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   1762916024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       212586                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   1937514657                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   1785558045                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   1838435075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       214035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   1802694420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4072093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   1931891148                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       218475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   1751501912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      1290993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   1829658743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2997758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   1859363829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31468776687                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    429872141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   2911479506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     42251951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   1979215131                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4489227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   2098921034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       852512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   1861411581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       213152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   1914035589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       854843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   1830413731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1283157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   1884517769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       425570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   1762916024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       212586                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   1937514657                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   1785558045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   1838435075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       214035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   1802694420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4072093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   1931891148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       218475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   1751501912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      1290993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   1829658743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2997758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   1859363829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31468776687                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.848485                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.269043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.183758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.188334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.182053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.194627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.183544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.187974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.184847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.200709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.182357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.189355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.184437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.195462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.182638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.190588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.195368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.194502                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.262261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.411642                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.050360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.008753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.002488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.008715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.014925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.004348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.002488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.002188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.038384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.002494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.012931                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.030369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.104767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.170090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.174412                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.144348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.103040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.134292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.125303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.114228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.083573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.123422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.115740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.126375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.103837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.117500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.108350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.108095                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.120368                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.262261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.197583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.411642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.178487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.050360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.182716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.008753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.167397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.002488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.154731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.008715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.164334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.014925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.162282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.004348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.156955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.002488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.145705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.159220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.159490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.002188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.161759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.038384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.155473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.002494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.157216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.012931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.156597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.030369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.159749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.163982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.262261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.197583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.411642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.178487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.050360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.182716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.008753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.167397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.002488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.154731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.008715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.164334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.014925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.162282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.004348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.156955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.002488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.145705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.159220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.159490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.002188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.161759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.038384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.155473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.002494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.157216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.012931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.156597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.030369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.159749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.163982                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        12746                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12384.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        11203                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        11874                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        12016                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        11821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        11775                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        10979                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        11911                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        12012                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        11643                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        12288                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        11694                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        11680                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        12145                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        10645                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 11830.857143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        12266                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        12160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        12213                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213474.475024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 213848.784836                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 213801.260682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 213867.103317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 213938.741225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 213943.307494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 213861.703187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 213855.440511                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 213806.582150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 213795.457064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 213900.932740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 213824.716846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 213922.825313                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 213401.845982                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 213989.163747                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 213927.035277                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213808.720481                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213230.228671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213393.691919                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213772.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       213128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       213152                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 213710.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 213859.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       212785                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst       212586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       214035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 214320.684211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst       218475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215165.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 214125.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213273.100697                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213714.551033                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213610.533941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213584.198255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213690.468472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213745.287365                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213676.798021                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213697.085663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213719.540506                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213718.750512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 213687.114083                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213714.743975                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213717.607462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213742.903912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213716.583786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 213747.718724                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213711.368596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213694.511066                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213230.228671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213529.850092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213393.691919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 213761.219462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213772.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 213717.649323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       213128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 213807.900414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       213152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 213882.622528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 213710.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 213858.363243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 213859.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 213809.594849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       212785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 213816.376471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       212586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 213782.925852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 213762.485933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 213846.117832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       214035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 213792.032732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 214320.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 213870.380604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst       218475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213493.650902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215165.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 213920.114930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 214125.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 213867.475155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213766.475922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213230.228671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213529.850092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213393.691919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 213761.219462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213772.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 213717.649323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       213128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 213807.900414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       213152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 213882.622528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 213710.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 213858.363243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 213859.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 213809.594849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       212785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 213816.376471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       212586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 213782.925852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 213762.485933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 213846.117832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       214035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 213792.032732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 214320.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 213870.380604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst       218475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213493.650902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215165.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 213920.114930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 214125.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 213867.475155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213766.475922                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              45986                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        91897                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37857                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              435                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             75                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101165                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101157                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45987                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       424559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 424559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15298560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15298560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              421                       # Total snoops (count)
system.membus.snoop_fanout::samples            321841                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  321841    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              321841                       # Request fanout histogram
system.membus.reqLayer0.occupancy           814872521                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          735715000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1804739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       895001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17853                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1053                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          455                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            381398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       918464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8265                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           98388                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           522132                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          522132                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14305                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       367094                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       207748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       155847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       156275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       174355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       156506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       163737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       158072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       187500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       157594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       162487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       156887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       175111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       156987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       164958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       163432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2696062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       951040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8336576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        37312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6390528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      6599808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      6439680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7197312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6461248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6736640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      6540928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      7759424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6519104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6701504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      6475136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        38528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7219392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      6495744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        35200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      6789888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6776384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110883712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          137020                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1038435                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077760                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.845010                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1021667     98.39%     98.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6717      0.65%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1639      0.16%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1077      0.10%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    836      0.08%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    803      0.08%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    688      0.07%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    588      0.06%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    570      0.05%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    548      0.05%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   493      0.05%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   492      0.05%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   474      0.05%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   474      0.05%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   475      0.05%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   718      0.07%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   176      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1038435                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4037408517                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             39.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27144954                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         244189717                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1706605                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         183297168                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1476533                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         190310816                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1619156                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         183651861                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1423932                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         205114678                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1631118                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        183811518                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1428958                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        192553780                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1625320                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        185704704                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1427925                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        220481170                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1619819                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        185069476                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1438425                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        191096207                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1614243                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        184382003                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1754941                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        206071943                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1420156                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        184476115                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1643898                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        194239586                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1620714                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        192057782                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
