[02/20 13:55:38      0s] 
[02/20 13:55:38      0s] Cadence Innovus(TM) Implementation System.
[02/20 13:55:38      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/20 13:55:38      0s] 
[02/20 13:55:38      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[02/20 13:55:38      0s] Options:	
[02/20 13:55:38      0s] Date:		Mon Feb 20 13:55:38 2023
[02/20 13:55:38      0s] Host:		ieng6-ece-07.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
[02/20 13:55:38      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/20 13:55:38      0s] 
[02/20 13:55:38      0s] License:
[02/20 13:55:38      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[02/20 13:55:38      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/20 13:55:55     15s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/20 13:55:55     15s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[02/20 13:55:55     15s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/20 13:55:55     15s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[02/20 13:55:55     15s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[02/20 13:55:55     15s] @(#)CDS: CPE v19.17-s044
[02/20 13:55:55     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/20 13:55:55     15s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[02/20 13:55:55     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/20 13:55:55     15s] @(#)CDS: RCDB 11.14.18
[02/20 13:55:55     15s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[02/20 13:55:56     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe.

[02/20 13:55:56     15s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[02/20 13:55:57     16s] 
[02/20 13:55:57     16s] **INFO:  MMMC transition support version v31-84 
[02/20 13:55:57     16s] 
[02/20 13:55:57     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/20 13:55:57     16s] <CMD> suppressMessage ENCEXT-2799
[02/20 13:55:57     16s] <CMD> win
[02/20 13:56:05     18s] <CMD> set init_pwr_net VDD
[02/20 13:56:05     18s] <CMD> set init_gnd_net VSS
[02/20 13:56:05     18s] <CMD> set init_verilog ./netlist/add.out.v
[02/20 13:56:05     18s] <CMD> set init_design_netlisttype Verilog
[02/20 13:56:05     18s] <CMD> set init_design_settop 1
[02/20 13:56:05     18s] <CMD> set init_top_cell add
[02/20 13:56:05     18s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[02/20 13:56:05     18s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[02/20 13:56:05     18s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[02/20 13:56:05     18s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[02/20 13:56:05     18s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[02/20 13:56:05     18s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[02/20 13:56:05     18s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[02/20 13:56:05     18s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[02/20 13:56:05     18s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[02/20 13:56:05     18s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[02/20 13:56:05     18s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[02/20 13:56:05     18s] 
[02/20 13:56:05     18s] Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[02/20 13:56:05     18s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[02/20 13:56:05     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[02/20 13:56:05     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[02/20 13:56:05     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[02/20 13:56:05     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[02/20 13:56:05     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[02/20 13:56:05     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[02/20 13:56:05     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[02/20 13:56:05     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/20 13:56:05     18s] The LEF parser will ignore this statement.
[02/20 13:56:05     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[02/20 13:56:05     18s] Set DBUPerIGU to M2 pitch 400.
[02/20 13:56:06     18s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/20 13:56:06     18s] Type 'man IMPLF-200' for more detail.
[02/20 13:56:06     18s] 
[02/20 13:56:06     18s] viaInitial starts at Mon Feb 20 13:56:06 2023
viaInitial ends at Mon Feb 20 13:56:06 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[02/20 13:56:06     18s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[02/20 13:56:07     19s] Read 811 cells in library 'tcbn65gpluswc' 
[02/20 13:56:07     19s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[02/20 13:56:08     21s] Read 811 cells in library 'tcbn65gplusbc' 
[02/20 13:56:08     21s] Ending "PreSetAnalysisView" (total cpu=0:00:02.8, real=0:00:02.0, peak res=598.9M, current mem=511.7M)
[02/20 13:56:08     21s] *** End library_loading (cpu=0.05min, real=0.03min, mem=29.0M, fe_cpu=0.35min, fe_real=0.50min, fe_mem=741.5M) ***
[02/20 13:56:08     21s] #% Begin Load netlist data ... (date=02/20 13:56:08, mem=511.7M)
[02/20 13:56:08     21s] *** Begin netlist parsing (mem=741.5M) ***
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/20 13:56:08     21s] Type 'man IMPVL-159' for more detail.
[02/20 13:56:08     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/20 13:56:08     21s] To increase the message display limit, refer to the product command reference manual.
[02/20 13:56:08     21s] Created 811 new cells from 2 timing libraries.
[02/20 13:56:08     21s] Reading netlist ...
[02/20 13:56:08     21s] Backslashed names will retain backslash and a trailing blank character.
[02/20 13:56:08     21s] Reading verilog netlist './netlist/add.out.v'
[02/20 13:56:08     21s] 
[02/20 13:56:08     21s] *** Memory Usage v#1 (Current mem = 741.535M, initial mem = 283.785M) ***
[02/20 13:56:08     21s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=741.5M) ***
[02/20 13:56:09     21s] #% End Load netlist data ... (date=02/20 13:56:08, total cpu=0:00:00.1, real=0:00:01.0, peak res=526.3M, current mem=526.3M)
[02/20 13:56:09     21s] Set top cell to add.
[02/20 13:56:09     21s] Hooked 1622 DB cells to tlib cells.
[02/20 13:56:09     21s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=559.9M, current mem=559.9M)
[02/20 13:56:09     21s] Starting recursive module instantiation check.
[02/20 13:56:09     21s] No recursion found.
[02/20 13:56:09     21s] Building hierarchical netlist for Cell add ...
[02/20 13:56:09     21s] *** Netlist is unique.
[02/20 13:56:09     21s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[02/20 13:56:09     21s] ** info: there are 1658 modules.
[02/20 13:56:09     21s] ** info: there are 28 stdCell insts.
[02/20 13:56:09     21s] 
[02/20 13:56:09     21s] *** Memory Usage v#1 (Current mem = 803.961M, initial mem = 283.785M) ***
[02/20 13:56:09     21s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/20 13:56:09     21s] Type 'man IMPFP-3961' for more detail.
[02/20 13:56:09     21s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/20 13:56:09     21s] Type 'man IMPFP-3961' for more detail.
[02/20 13:56:09     21s] Set Default Net Delay as 1000 ps.
[02/20 13:56:09     21s] Set Default Net Load as 0.5 pF. 
[02/20 13:56:09     21s] Set Default Input Pin Transition as 0.1 ps.
[02/20 13:56:09     21s] Extraction setup Started 
[02/20 13:56:09     21s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/20 13:56:09     21s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[02/20 13:56:09     21s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/20 13:56:09     21s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/20 13:56:09     21s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/20 13:56:09     21s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/20 13:56:09     21s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[02/20 13:56:09     21s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/20 13:56:09     21s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/20 13:56:09     21s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/20 13:56:09     21s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/20 13:56:09     21s] Importing multi-corner RC tables ... 
[02/20 13:56:09     21s] Summary of Active RC-Corners : 
[02/20 13:56:09     21s]  
[02/20 13:56:09     21s]  Analysis View: WC_VIEW
[02/20 13:56:09     21s]     RC-Corner Name        : Cmax
[02/20 13:56:09     21s]     RC-Corner Index       : 0
[02/20 13:56:09     21s]     RC-Corner Temperature : 125 Celsius
[02/20 13:56:09     21s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[02/20 13:56:09     21s]     RC-Corner PreRoute Res Factor         : 1
[02/20 13:56:09     21s]     RC-Corner PreRoute Cap Factor         : 1
[02/20 13:56:09     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/20 13:56:09     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/20 13:56:09     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/20 13:56:09     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/20 13:56:09     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/20 13:56:09     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/20 13:56:09     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/20 13:56:09     21s]  
[02/20 13:56:09     21s]  Analysis View: BC_VIEW
[02/20 13:56:09     21s]     RC-Corner Name        : Cmin
[02/20 13:56:09     21s]     RC-Corner Index       : 1
[02/20 13:56:09     21s]     RC-Corner Temperature : -40 Celsius
[02/20 13:56:09     21s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[02/20 13:56:09     21s]     RC-Corner PreRoute Res Factor         : 1
[02/20 13:56:09     21s]     RC-Corner PreRoute Cap Factor         : 1
[02/20 13:56:09     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/20 13:56:09     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/20 13:56:09     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/20 13:56:09     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/20 13:56:09     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/20 13:56:09     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/20 13:56:09     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/20 13:56:09     21s] LayerId::1 widthSet size::4
[02/20 13:56:09     21s] LayerId::2 widthSet size::4
[02/20 13:56:09     21s] LayerId::3 widthSet size::4
[02/20 13:56:09     21s] LayerId::4 widthSet size::4
[02/20 13:56:09     21s] LayerId::5 widthSet size::4
[02/20 13:56:09     21s] LayerId::6 widthSet size::4
[02/20 13:56:09     21s] LayerId::7 widthSet size::4
[02/20 13:56:09     21s] LayerId::8 widthSet size::4
[02/20 13:56:09     21s] Updating RC grid for preRoute extraction ...
[02/20 13:56:09     21s] Initializing multi-corner capacitance tables ... 
[02/20 13:56:09     21s] Initializing multi-corner resistance tables ...
[02/20 13:56:09     22s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[02/20 13:56:09     22s] *Info: initialize multi-corner CTS.
[02/20 13:56:10     22s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=736.7M, current mem=556.4M)
[02/20 13:56:10     22s] Reading timing constraints file './constraints/add.sdc' ...
[02/20 13:56:10     22s] Current (total cpu=0:00:22.3, real=0:00:32.0, peak res=747.0M, current mem=747.0M)
[02/20 13:56:10     22s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/add.sdc, Line 9).
[02/20 13:56:10     22s] 
[02/20 13:56:10     22s] INFO (CTE): Reading of timing constraints file ./constraints/add.sdc completed, with 1 WARNING
[02/20 13:56:10     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=764.8M, current mem=764.8M)
[02/20 13:56:10     22s] Current (total cpu=0:00:22.4, real=0:00:32.0, peak res=764.8M, current mem=764.8M)
[02/20 13:56:10     22s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:56:10     22s] Creating Cell Server ...(0, 1, 1, 1)
[02/20 13:56:10     22s] Summary for sequential cells identification: 
[02/20 13:56:10     22s]   Identified SBFF number: 199
[02/20 13:56:10     22s]   Identified MBFF number: 0
[02/20 13:56:10     22s]   Identified SB Latch number: 0
[02/20 13:56:10     22s]   Identified MB Latch number: 0
[02/20 13:56:10     22s]   Not identified SBFF number: 0
[02/20 13:56:10     22s]   Not identified MBFF number: 0
[02/20 13:56:10     22s]   Not identified SB Latch number: 0
[02/20 13:56:10     22s]   Not identified MB Latch number: 0
[02/20 13:56:10     22s]   Number of sequential cells which are not FFs: 104
[02/20 13:56:10     22s] Total number of combinational cells: 497
[02/20 13:56:10     22s] Total number of sequential cells: 303
[02/20 13:56:10     22s] Total number of tristate cells: 11
[02/20 13:56:10     22s] Total number of level shifter cells: 0
[02/20 13:56:10     22s] Total number of power gating cells: 0
[02/20 13:56:10     22s] Total number of isolation cells: 0
[02/20 13:56:10     22s] Total number of power switch cells: 0
[02/20 13:56:10     22s] Total number of pulse generator cells: 0
[02/20 13:56:10     22s] Total number of always on buffers: 0
[02/20 13:56:10     22s] Total number of retention cells: 0
[02/20 13:56:10     22s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/20 13:56:10     22s] Total number of usable buffers: 18
[02/20 13:56:10     22s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/20 13:56:10     22s] Total number of unusable buffers: 9
[02/20 13:56:10     22s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/20 13:56:10     22s] Total number of usable inverters: 18
[02/20 13:56:10     22s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/20 13:56:10     22s] Total number of unusable inverters: 9
[02/20 13:56:10     22s] List of identified usable delay cells:
[02/20 13:56:10     22s] Total number of identified usable delay cells: 0
[02/20 13:56:10     22s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/20 13:56:10     22s] Total number of identified unusable delay cells: 9
[02/20 13:56:10     22s] Creating Cell Server, finished. 
[02/20 13:56:10     22s] 
[02/20 13:56:10     22s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/20 13:56:10     22s] Deleting Cell Server ...
[02/20 13:56:10     22s] 
[02/20 13:56:10     22s] *** Summary of all messages that are not suppressed in this session:
[02/20 13:56:10     22s] Severity  ID               Count  Summary                                  
[02/20 13:56:10     22s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/20 13:56:10     22s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[02/20 13:56:10     22s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[02/20 13:56:10     22s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[02/20 13:56:10     22s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[02/20 13:56:10     22s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[02/20 13:56:10     22s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[02/20 13:56:10     22s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[02/20 13:56:10     22s] *** Message Summary: 1634 warning(s), 0 error(s)
[02/20 13:56:10     22s] 
[02/20 13:56:10     22s] <CMD> set_interactive_constraint_modes {CON}
[02/20 13:56:10     22s] <CMD> setDesignMode -process 65
[02/20 13:56:10     22s] ##  Process: 65            (User Set)               
[02/20 13:56:10     22s] ##     Node: (not set)                           
[02/20 13:56:10     22s] 
##  Check design process and node:  
##  Design tech node is not set.

[02/20 13:56:10     22s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/20 13:56:10     22s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/20 13:56:10     22s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/20 13:56:10     22s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/20 13:56:10     22s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/20 13:56:10     22s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[02/20 13:56:10     22s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/20 13:56:10     22s] Type 'man IMPFP-3961' for more detail.
[02/20 13:56:10     22s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/20 13:56:10     22s] Type 'man IMPFP-3961' for more detail.
[02/20 13:56:10     22s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/20 13:56:10     22s] <CMD> timeDesign -preplace -prefix preplace
[02/20 13:56:10     22s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/20 13:56:10     22s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/20 13:56:10     22s] Set Using Default Delay Limit as 101.
[02/20 13:56:10     22s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/20 13:56:10     22s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[02/20 13:56:10     22s] Set Default Net Delay as 0 ps.
[02/20 13:56:10     22s] Set Default Net Load as 0 pF. 
[02/20 13:56:10     22s] Effort level <high> specified for reg2reg path_group
[02/20 13:56:10     22s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1055.0M
[02/20 13:56:10     22s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1055.0M
[02/20 13:56:10     22s] Use non-trimmed site array because memory saving is not enough.
[02/20 13:56:10     22s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1055.0M
[02/20 13:56:10     22s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1055.0M
[02/20 13:56:10     22s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1055.0M
[02/20 13:56:10     22s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:1055.0M
[02/20 13:56:10     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1055.0M
[02/20 13:56:10     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1055.0M
[02/20 13:56:10     22s] Starting delay calculation for Setup views
[02/20 13:56:11     23s] AAE DB initialization (MEM=1077.91 CPU=0:00:00.3 REAL=0:00:00.0) 
[02/20 13:56:11     23s] #################################################################################
[02/20 13:56:11     23s] # Design Stage: PreRoute
[02/20 13:56:11     23s] # Design Name: add
[02/20 13:56:11     23s] # Design Mode: 65nm
[02/20 13:56:11     23s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:56:11     23s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:56:11     23s] # Signoff Settings: SI Off 
[02/20 13:56:11     23s] #################################################################################
[02/20 13:56:11     23s] Calculate delays in BcWc mode...
[02/20 13:56:11     23s] Topological Sorting (REAL = 0:00:00.0, MEM = 1078.9M, InitMEM = 1078.9M)
[02/20 13:56:11     23s] Start delay calculation (fullDC) (1 T). (MEM=1078.91)
[02/20 13:56:11     23s] Start AAE Lib Loading. (MEM=1090.42)
[02/20 13:56:11     24s] End AAE Lib Loading. (MEM=1119.04 CPU=0:00:00.1 Real=0:00:00.0)
[02/20 13:56:11     24s] End AAE Lib Interpolated Model. (MEM=1119.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:56:12     24s] First Iteration Infinite Tw... 
[02/20 13:56:12     24s] Total number of fetched objects 47
[02/20 13:56:12     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:56:12     24s] End delay calculation. (MEM=1193.8 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:56:12     24s] End delay calculation (fullDC). (MEM=1166.72 CPU=0:00:00.6 REAL=0:00:01.0)
[02/20 13:56:12     24s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1166.7M) ***
[02/20 13:56:12     24s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:00:24.3 mem=1166.7M)
[02/20 13:56:12     24s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.481  |  0.481  |  0.880  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

Density: 49.808%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[02/20 13:56:12     24s] Resetting back High Fanout Nets as non-ideal
[02/20 13:56:12     24s] Set Default Net Delay as 1000 ps.
[02/20 13:56:12     24s] Set Default Net Load as 0.5 pF. 
[02/20 13:56:12     24s] Reported timing to dir ./timingReports
[02/20 13:56:12     24s] Total CPU time: 1.72 sec
[02/20 13:56:12     24s] Total Real time: 2.0 sec
[02/20 13:56:12     24s] Total Memory Usage: 1104.199219 Mbytes
[02/20 13:56:12     24s] 
[02/20 13:56:12     24s] =============================================================================================
[02/20 13:56:12     24s]  Final TAT Report for timeDesign
[02/20 13:56:12     24s] =============================================================================================
[02/20 13:56:12     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:56:12     24s] ---------------------------------------------------------------------------------------------
[02/20 13:56:12     24s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:12     24s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[02/20 13:56:12     24s] [ FullDelayCalc          ]      1   0:00:01.3  (  75.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/20 13:56:12     24s] [ OptSummaryReport       ]      1   0:00:00.2  (  12.1 % )     0:00:01.6 /  0:00:01.6    1.0
[02/20 13:56:12     24s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/20 13:56:12     24s] [ GenerateReports        ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.0    0.6
[02/20 13:56:12     24s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[02/20 13:56:12     24s] [ MISC                   ]          0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/20 13:56:12     24s] ---------------------------------------------------------------------------------------------
[02/20 13:56:12     24s]  timeDesign TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[02/20 13:56:12     24s] ---------------------------------------------------------------------------------------------
[02/20 13:56:12     24s] 
[02/20 13:56:12     24s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[02/20 13:56:12     24s] 28 new pwr-pin connections were made to global net 'VDD'.
[02/20 13:56:12     24s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[02/20 13:56:12     24s] 28 new gnd-pin connections were made to global net 'VSS'.
[02/20 13:56:12     24s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[02/20 13:56:12     24s] #% Begin addRing (date=02/20 13:56:12, mem=829.1M)
[02/20 13:56:12     24s] 
[02/20 13:56:12     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
[02/20 13:56:12     24s] Ring generation is complete.
[02/20 13:56:12     24s] vias are now being generated.
[02/20 13:56:12     24s] addRing created 8 wires.
[02/20 13:56:12     24s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/20 13:56:12     24s] +--------+----------------+----------------+
[02/20 13:56:12     24s] |  Layer |     Created    |     Deleted    |
[02/20 13:56:12     24s] +--------+----------------+----------------+
[02/20 13:56:12     24s] |   M1   |        4       |       NA       |
[02/20 13:56:12     24s] |  VIA1  |        8       |        0       |
[02/20 13:56:12     24s] |   M2   |        4       |       NA       |
[02/20 13:56:12     24s] +--------+----------------+----------------+
[02/20 13:56:12     24s] #% End addRing (date=02/20 13:56:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=831.0M, current mem=831.0M)
[02/20 13:56:12     24s] <CMD> setAddStripeMode -break_at block_ring
[02/20 13:56:12     24s] Stripe will break at block ring.
[02/20 13:56:12     24s] <CMD> addStripe -number_of_sets 2 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
[02/20 13:56:12     24s] #% Begin addStripe (date=02/20 13:56:12, mem=831.0M)
[02/20 13:56:12     24s] 
[02/20 13:56:12     24s] Initialize fgc environment(mem: 1104.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
[02/20 13:56:12     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
[02/20 13:56:12     24s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
[02/20 13:56:12     24s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
[02/20 13:56:12     24s] Starting stripe generation ...
[02/20 13:56:12     24s] Non-Default Mode Option Settings :
[02/20 13:56:12     24s]   NONE
[02/20 13:56:12     24s] Stripe generation is complete.
[02/20 13:56:12     24s] vias are now being generated.
[02/20 13:56:12     24s] addStripe created 4 wires.
[02/20 13:56:12     24s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[02/20 13:56:12     24s] +--------+----------------+----------------+
[02/20 13:56:12     24s] |  Layer |     Created    |     Deleted    |
[02/20 13:56:12     24s] +--------+----------------+----------------+
[02/20 13:56:12     24s] |  VIA1  |        8       |        0       |
[02/20 13:56:12     24s] |  VIA2  |        8       |        0       |
[02/20 13:56:12     24s] |  VIA3  |        8       |        0       |
[02/20 13:56:12     24s] |   M4   |        4       |       NA       |
[02/20 13:56:12     24s] +--------+----------------+----------------+
[02/20 13:56:12     24s] #% End addStripe (date=02/20 13:56:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=832.1M, current mem=832.1M)
[02/20 13:56:12     24s] <CMD> sroute
[02/20 13:56:12     24s] #% Begin sroute (date=02/20 13:56:12, mem=832.1M)
[02/20 13:56:12     24s] *** Begin SPECIAL ROUTE on Mon Feb 20 13:56:12 2023 ***
[02/20 13:56:12     24s] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/s1ding/HW5/Q1/pnr
[02/20 13:56:12     24s] SPECIAL ROUTE ran on machine: ieng6-ece-07.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.60Ghz)
[02/20 13:56:12     24s] 
[02/20 13:56:12     24s] Begin option processing ...
[02/20 13:56:12     24s] srouteConnectPowerBump set to false
[02/20 13:56:12     24s] routeSpecial set to true
[02/20 13:56:12     24s] srouteConnectConverterPin set to false
[02/20 13:56:12     24s] srouteFollowCorePinEnd set to 3
[02/20 13:56:12     24s] srouteJogControl set to "preferWithChanges differentLayer"
[02/20 13:56:12     24s] sroutePadPinAllPorts set to true
[02/20 13:56:12     24s] sroutePreserveExistingRoutes set to true
[02/20 13:56:12     24s] srouteRoutePowerBarPortOnBothDir set to true
[02/20 13:56:12     24s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2143.00 megs.
[02/20 13:56:12     24s] 
[02/20 13:56:12     24s] Reading DB technology information...
[02/20 13:56:12     24s] Finished reading DB technology information.
[02/20 13:56:12     24s] Reading floorplan and netlist information...
[02/20 13:56:12     24s] Finished reading floorplan and netlist information.
[02/20 13:56:12     24s] Read in 17 layers, 8 routing layers, 1 overlap layer
[02/20 13:56:12     24s] Read in 846 macros, 6 used
[02/20 13:56:12     24s] Read in 6 components
[02/20 13:56:12     24s]   6 core components: 6 unplaced, 0 placed, 0 fixed
[02/20 13:56:12     24s] Read in 19 logical pins
[02/20 13:56:12     24s] Read in 19 nets
[02/20 13:56:12     24s] Read in 2 special nets, 2 routed
[02/20 13:56:12     24s] Read in 12 terminals
[02/20 13:56:12     24s] Begin power routing ...
[02/20 13:56:12     24s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[02/20 13:56:12     24s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[02/20 13:56:12     24s] Type 'man IMPSR-1256' for more detail.
[02/20 13:56:12     24s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/20 13:56:12     24s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[02/20 13:56:12     24s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[02/20 13:56:12     24s] Type 'man IMPSR-1256' for more detail.
[02/20 13:56:12     24s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/20 13:56:12     24s] CPU time for FollowPin 0 seconds
[02/20 13:56:12     24s] CPU time for FollowPin 0 seconds
[02/20 13:56:12     24s]   Number of IO ports routed: 0
[02/20 13:56:12     24s]   Number of Block ports routed: 0
[02/20 13:56:12     24s]   Number of Stripe ports routed: 0
[02/20 13:56:12     24s]   Number of Core ports routed: 22
[02/20 13:56:12     24s]   Number of Pad ports routed: 0
[02/20 13:56:12     24s]   Number of Power Bump ports routed: 0
[02/20 13:56:12     24s]   Number of Followpin connections: 11
[02/20 13:56:12     24s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2160.00 megs.
[02/20 13:56:12     24s] 
[02/20 13:56:12     24s] 
[02/20 13:56:12     24s] 
[02/20 13:56:12     24s]  Begin updating DB with routing results ...
[02/20 13:56:12     24s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/20 13:56:12     24s] Pin and blockage extraction finished
[02/20 13:56:12     24s] 
[02/20 13:56:12     24s] sroute created 33 wires.
[02/20 13:56:12     24s] ViaGen created 88 vias, deleted 0 via to avoid violation.
[02/20 13:56:12     24s] +--------+----------------+----------------+
[02/20 13:56:12     24s] |  Layer |     Created    |     Deleted    |
[02/20 13:56:12     24s] +--------+----------------+----------------+
[02/20 13:56:12     24s] |   M1   |       33       |       NA       |
[02/20 13:56:12     24s] |  VIA1  |       44       |        0       |
[02/20 13:56:12     24s] |  VIA2  |       22       |        0       |
[02/20 13:56:12     24s] |  VIA3  |       22       |        0       |
[02/20 13:56:12     24s] +--------+----------------+----------------+
[02/20 13:56:12     24s] #% End sroute (date=02/20 13:56:12, total cpu=0:00:00.3, real=0:00:00.0, peak res=842.2M, current mem=842.2M)
[02/20 13:56:12     24s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/20 13:56:12     24s] <CMD> setPinAssignMode -pinEditInBatch true
[02/20 13:56:12     24s] <CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.5 -pin {clk {x[0]} {x[1]} {x[2]} {x[3]} {y[0]} {y[1]} {y[2]} {y[3]} {z[0]} {z[1]} {z[2]} {z[3]}}
[02/20 13:56:13     25s] Successfully spread [13] pins.
[02/20 13:56:13     25s] editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1135.5M).
[02/20 13:56:13     25s] <CMD> setPinAssignMode -pinEditInBatch false
[02/20 13:56:13     25s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/20 13:56:13     25s] <CMD> setPinAssignMode -pinEditInBatch true
[02/20 13:56:13     25s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 1.6 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]}}
[02/20 13:56:13     25s] Successfully spread [6] pins.
[02/20 13:56:13     25s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1136.5M).
[02/20 13:56:13     25s] <CMD> setPinAssignMode -pinEditInBatch false
[02/20 13:56:13     25s] <CMD> saveDesign floorplan.enc
[02/20 13:56:13     25s] #% Begin save design ... (date=02/20 13:56:13, mem=869.2M)
[02/20 13:56:13     26s] % Begin Save ccopt configuration ... (date=02/20 13:56:13, mem=872.2M)
[02/20 13:56:13     26s] % End Save ccopt configuration ... (date=02/20 13:56:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=873.1M, current mem=873.1M)
[02/20 13:56:13     26s] % Begin Save netlist data ... (date=02/20 13:56:13, mem=873.1M)
[02/20 13:56:13     26s] Writing Binary DB to floorplan.enc.dat.tmp/add.v.bin in single-threaded mode...
[02/20 13:56:13     26s] % End Save netlist data ... (date=02/20 13:56:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=873.2M, current mem=873.2M)
[02/20 13:56:14     26s] Saving congestion map file floorplan.enc.dat.tmp/add.route.congmap.gz ...
[02/20 13:56:14     26s] % Begin Save AAE data ... (date=02/20 13:56:14, mem=873.3M)
[02/20 13:56:14     26s] Saving AAE Data ...
[02/20 13:56:14     26s] % End Save AAE data ... (date=02/20 13:56:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=873.3M, current mem=873.3M)
[02/20 13:56:14     26s] % Begin Save clock tree data ... (date=02/20 13:56:14, mem=873.8M)
[02/20 13:56:14     26s] % End Save clock tree data ... (date=02/20 13:56:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=873.8M, current mem=873.8M)
[02/20 13:56:14     26s] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[02/20 13:56:14     26s] Saving mode setting ...
[02/20 13:56:14     26s] Saving global file ...
[02/20 13:56:14     26s] % Begin Save floorplan data ... (date=02/20 13:56:14, mem=874.3M)
[02/20 13:56:14     26s] Saving floorplan file ...
[02/20 13:56:14     26s] % End Save floorplan data ... (date=02/20 13:56:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=874.4M, current mem=874.3M)
[02/20 13:56:14     26s] Saving PG file floorplan.enc.dat.tmp/add.pg.gz
[02/20 13:56:15     26s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1135.5M) ***
[02/20 13:56:15     26s] Saving Drc markers ...
[02/20 13:56:15     26s] ... No Drc file written since there is no markers found.
[02/20 13:56:15     26s] % Begin Save placement data ... (date=02/20 13:56:15, mem=874.4M)
[02/20 13:56:15     26s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/20 13:56:15     26s] Save Adaptive View Pruing View Names to Binary file
[02/20 13:56:15     26s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1139.6M) ***
[02/20 13:56:15     26s] % End Save placement data ... (date=02/20 13:56:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=874.5M, current mem=874.5M)
[02/20 13:56:15     26s] % Begin Save routing data ... (date=02/20 13:56:15, mem=874.5M)
[02/20 13:56:15     26s] Saving route file ...
[02/20 13:56:15     26s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1136.6M) ***
[02/20 13:56:15     26s] % End Save routing data ... (date=02/20 13:56:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=875.6M, current mem=874.6M)
[02/20 13:56:15     26s] Saving property file floorplan.enc.dat.tmp/add.prop
[02/20 13:56:15     26s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1139.6M) ***
[02/20 13:56:15     26s] % Begin Save power constraints data ... (date=02/20 13:56:15, mem=875.1M)
[02/20 13:56:15     26s] % End Save power constraints data ... (date=02/20 13:56:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=875.2M, current mem=875.2M)
[02/20 13:56:18     28s] Generated self-contained design floorplan.enc.dat.tmp
[02/20 13:56:18     28s] #% End save design ... (date=02/20 13:56:18, total cpu=0:00:02.2, real=0:00:05.0, peak res=878.5M, current mem=877.1M)
[02/20 13:56:18     28s] *** Message Summary: 0 warning(s), 0 error(s)
[02/20 13:56:18     28s] 
[02/20 13:56:18     28s] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[02/20 13:56:18     28s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[02/20 13:56:18     28s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[02/20 13:56:18     28s] <CMD> place_opt_design
[02/20 13:56:18     28s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/20 13:56:18     28s] *** Starting GigaPlace ***
[02/20 13:56:18     28s] **INFO: user set placement options
[02/20 13:56:18     28s] setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
[02/20 13:56:18     28s] **INFO: user set opt options
[02/20 13:56:18     28s] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[02/20 13:56:18     28s] #optDebug: fT-E <X 2 3 1 0>
[02/20 13:56:18     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1172.9M
[02/20 13:56:18     28s] z: 2, totalTracks: 1
[02/20 13:56:18     28s] z: 4, totalTracks: 1
[02/20 13:56:18     28s] z: 6, totalTracks: 1
[02/20 13:56:18     28s] z: 8, totalTracks: 1
[02/20 13:56:18     28s] #spOpts: N=65 
[02/20 13:56:18     28s] All LLGs are deleted
[02/20 13:56:18     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1176.9M
[02/20 13:56:18     28s] # Building add llgBox search-tree.
[02/20 13:56:18     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1176.9M
[02/20 13:56:18     28s] Core basic site is core
[02/20 13:56:18     28s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:56:18     28s] SiteArray: use 12,288 bytes
[02/20 13:56:18     28s] SiteArray: current memory after site array memory allocation 1176.9M
[02/20 13:56:18     28s] SiteArray: FP blocked sites are writable
[02/20 13:56:18     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:56:18     28s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1176.9M
[02/20 13:56:18     28s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:56:18     28s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.076, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF:     Starting CMU at level 3, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.077, MEM:1176.9M
[02/20 13:56:18     28s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1176.9MB).
[02/20 13:56:18     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.092, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1176.9M
[02/20 13:56:18     28s] All LLGs are deleted
[02/20 13:56:18     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1176.9M
[02/20 13:56:18     28s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1176.9M
[02/20 13:56:18     28s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/20 13:56:18     28s] -place_design_floorplan_mode false         # bool, default=false
[02/20 13:56:18     28s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 18, percentage of missing scan cell = 0.00% (0 / 18)
[02/20 13:56:18     28s] no activity file in design. spp won't run.
[02/20 13:56:18     28s] ### Time Record (colorize_geometry) is installed.
[02/20 13:56:18     28s] #Start colorize_geometry on Mon Feb 20 13:56:18 2023
[02/20 13:56:18     28s] #
[02/20 13:56:18     28s] ### Time Record (Pre Callback) is installed.
[02/20 13:56:18     28s] ### Time Record (Pre Callback) is uninstalled.
[02/20 13:56:18     28s] ### Time Record (DB Import) is installed.
[02/20 13:56:18     28s] ### Time Record (DB Import) is uninstalled.
[02/20 13:56:18     28s] ### Time Record (Post Callback) is installed.
[02/20 13:56:18     28s] ### Time Record (Post Callback) is uninstalled.
[02/20 13:56:18     28s] #Cpu time = 00:00:00
[02/20 13:56:18     28s] #Elapsed time = 00:00:00
[02/20 13:56:18     28s] #Increased memory = -1.52 (MB)
[02/20 13:56:18     28s] #Total memory = 883.06 (MB)
[02/20 13:56:18     28s] #Peak memory = 884.58 (MB)
[02/20 13:56:18     28s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Mon Feb 20 13:56:18 2023
[02/20 13:56:18     28s] #
[02/20 13:56:18     28s] ### Time Record (colorize_geometry) is uninstalled.
[02/20 13:56:18     28s] ### 
[02/20 13:56:18     28s] ###   Scalability Statistics
[02/20 13:56:18     28s] ### 
[02/20 13:56:18     28s] ### ------------------------+----------------+----------------+----------------+
[02/20 13:56:18     28s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/20 13:56:18     28s] ### ------------------------+----------------+----------------+----------------+
[02/20 13:56:18     28s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/20 13:56:18     28s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/20 13:56:18     28s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/20 13:56:18     28s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[02/20 13:56:18     28s] ### ------------------------+----------------+----------------+----------------+
[02/20 13:56:18     28s] ### 
[02/20 13:56:18     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.6 mem=1178.9M
[02/20 13:56:18     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.6 mem=1178.9M
[02/20 13:56:18     28s] *** Start deleteBufferTree ***
[02/20 13:56:18     28s] *info: Marking 0 level shifter instances dont touch
[02/20 13:56:18     28s] *info: Marking 0 always on instances dont touch
[02/20 13:56:18     28s] Info: Detect buffers to remove automatically.
[02/20 13:56:18     28s] Analyzing netlist ...
[02/20 13:56:18     28s] Updating netlist
[02/20 13:56:18     28s] 
[02/20 13:56:18     28s] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 0 instances (buffers/inverters) removed
[02/20 13:56:18     28s] *** Finish deleteBufferTree (0:00:00.0) ***
[02/20 13:56:18     28s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/20 13:56:18     28s] **INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
[02/20 13:56:18     28s] 
[02/20 13:56:18     28s] Power Net Detected:
[02/20 13:56:18     28s]         Voltage	    Name
[02/20 13:56:18     28s]              0V	    VSS
[02/20 13:56:18     28s]            0.9V	    VDD
[02/20 13:56:18     28s] #################################################################################
[02/20 13:56:18     28s] # Design Stage: PreRoute
[02/20 13:56:18     28s] # Design Name: add
[02/20 13:56:18     28s] # Design Mode: 65nm
[02/20 13:56:18     28s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:56:18     28s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:56:18     28s] # Signoff Settings: SI Off 
[02/20 13:56:18     28s] #################################################################################
[02/20 13:56:18     28s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1194.2M) ***
[02/20 13:56:18     28s]              0V	    VSS
[02/20 13:56:18     28s]            0.9V	    VDD
[02/20 13:56:18     28s] clk(833.333MHz) Processing average sequential pin duty cycle 
[02/20 13:56:18     28s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:56:18     28s] Summary for sequential cells identification: 
[02/20 13:56:18     28s]   Identified SBFF number: 199
[02/20 13:56:18     28s]   Identified MBFF number: 0
[02/20 13:56:18     28s]   Identified SB Latch number: 0
[02/20 13:56:18     28s]   Identified MB Latch number: 0
[02/20 13:56:18     28s]   Not identified SBFF number: 0
[02/20 13:56:18     28s]   Not identified MBFF number: 0
[02/20 13:56:18     28s]   Not identified SB Latch number: 0
[02/20 13:56:18     28s]   Not identified MB Latch number: 0
[02/20 13:56:18     28s]   Number of sequential cells which are not FFs: 104
[02/20 13:56:18     28s]  Visiting view : WC_VIEW
[02/20 13:56:18     28s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[02/20 13:56:18     28s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:56:18     28s]  Visiting view : BC_VIEW
[02/20 13:56:18     28s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[02/20 13:56:18     28s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:56:18     28s]  Setting StdDelay to 14.50
[02/20 13:56:18     28s] Creating Cell Server, finished. 
[02/20 13:56:18     28s] 
[02/20 13:56:18     28s] Processing average sequential pin duty cycle 
[02/20 13:56:18     28s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1194.2M
[02/20 13:56:18     28s] Deleted 0 physical inst  (cell - / prefix -).
[02/20 13:56:18     28s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1194.2M
[02/20 13:56:18     28s] INFO: #ExclusiveGroups=0
[02/20 13:56:18     28s] INFO: There are no Exclusive Groups.
[02/20 13:56:18     28s] No user-set net weight.
[02/20 13:56:18     28s] Net fanout histogram:
[02/20 13:56:18     28s] 2		: 40 (85.1%) nets
[02/20 13:56:18     28s] 3		: 6 (12.8%) nets
[02/20 13:56:18     28s] 4     -	14	: 0 (0.0%) nets
[02/20 13:56:18     28s] 15    -	39	: 1 (2.1%) nets
[02/20 13:56:18     28s] 40    -	79	: 0 (0.0%) nets
[02/20 13:56:18     28s] 80    -	159	: 0 (0.0%) nets
[02/20 13:56:18     28s] 160   -	319	: 0 (0.0%) nets
[02/20 13:56:18     28s] 320   -	639	: 0 (0.0%) nets
[02/20 13:56:18     28s] 640   -	1279	: 0 (0.0%) nets
[02/20 13:56:18     28s] 1280  -	2559	: 0 (0.0%) nets
[02/20 13:56:18     28s] 2560  -	5119	: 0 (0.0%) nets
[02/20 13:56:18     28s] 5120+		: 0 (0.0%) nets
[02/20 13:56:18     28s] no activity file in design. spp won't run.
[02/20 13:56:18     28s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[02/20 13:56:18     28s] Scan chains were not defined.
[02/20 13:56:18     28s] z: 2, totalTracks: 1
[02/20 13:56:18     28s] z: 4, totalTracks: 1
[02/20 13:56:18     28s] z: 6, totalTracks: 1
[02/20 13:56:18     28s] z: 8, totalTracks: 1
[02/20 13:56:18     28s] #spOpts: N=65 minPadR=1.1 
[02/20 13:56:18     28s] #std cell=28 (0 fixed + 28 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[02/20 13:56:18     28s] #ioInst=0 #net=47 #term=117 #term/net=2.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
[02/20 13:56:18     28s] stdCell: 28 single + 0 double + 0 multi
[02/20 13:56:18     28s] Total standard cell length = 0.1036 (mm), area = 0.0002 (mm^2)
[02/20 13:56:18     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1194.2M
[02/20 13:56:18     28s] Core basic site is core
[02/20 13:56:18     28s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:56:18     28s] SiteArray: use 12,288 bytes
[02/20 13:56:18     28s] SiteArray: current memory after site array memory allocation 1194.2M
[02/20 13:56:18     28s] SiteArray: FP blocked sites are writable
[02/20 13:56:18     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:56:18     28s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1194.2M
[02/20 13:56:18     28s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:56:18     28s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.081, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF: Starting pre-place ADS at level 1, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1194.2M
[02/20 13:56:18     28s] ADSU 0.498 -> 0.502. GS 14.400
[02/20 13:56:18     28s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1194.2M
[02/20 13:56:18     28s] Average module density = 0.502.
[02/20 13:56:18     28s] Density for the design = 0.502.
[02/20 13:56:18     28s]        = stdcell_area 518 sites (186 um^2) / alloc_area 1033 sites (372 um^2).
[02/20 13:56:18     28s] Pin Density = 0.1125.
[02/20 13:56:18     28s]             = total # of pins 117 / total area 1040.
[02/20 13:56:18     28s] OPERPROF: Starting spMPad at level 1, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:   Starting spContextMPad at level 2, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1194.2M
[02/20 13:56:18     28s] Initial padding reaches pin density 0.400 for top
[02/20 13:56:18     28s] InitPadU 0.502 -> 0.519 for top
[02/20 13:56:18     28s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1194.2M
[02/20 13:56:18     28s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1194.2M
[02/20 13:56:18     28s] === lastAutoLevel = 5 
[02/20 13:56:18     28s] Init WL Bound For Global Placement... 
[02/20 13:56:18     28s] OPERPROF: Starting spInitNetWt at level 1, MEM:1194.2M
[02/20 13:56:18     28s] no activity file in design. spp won't run.
[02/20 13:56:18     28s] [spp] 0
[02/20 13:56:18     28s] [adp] 0:1:1:3
[02/20 13:56:18     28s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1194.2M
[02/20 13:56:18     28s] Clock gating cells determined by native netlist tracing.
[02/20 13:56:18     28s] no activity file in design. spp won't run.
[02/20 13:56:18     28s] no activity file in design. spp won't run.
[02/20 13:56:18     28s] OPERPROF: Starting npMain at level 1, MEM:1194.2M
[02/20 13:56:19     28s] OPERPROF:   Starting npPlace at level 2, MEM:1202.2M
[02/20 13:56:19     28s] Iteration  1: Total net bbox = 5.038e+02 (4.16e+02 8.75e+01)
[02/20 13:56:19     28s]               Est.  stn bbox = 5.283e+02 (4.33e+02 9.53e+01)
[02/20 13:56:19     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1183.2M
[02/20 13:56:19     28s] Iteration  2: Total net bbox = 5.038e+02 (4.16e+02 8.75e+01)
[02/20 13:56:19     28s]               Est.  stn bbox = 5.283e+02 (4.33e+02 9.53e+01)
[02/20 13:56:19     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1183.2M
[02/20 13:56:19     28s] OPERPROF:     Starting InitSKP at level 3, MEM:1184.7M
[02/20 13:56:23     32s] *** Finished SKP initialization (cpu=0:00:03.6, real=0:00:04.0)***
[02/20 13:56:23     32s] OPERPROF:     Finished InitSKP at level 3, CPU:3.550, REAL:3.548, MEM:1277.3M
[02/20 13:56:23     32s] exp_mt_sequential is set from setPlaceMode option to 1
[02/20 13:56:23     32s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/20 13:56:23     32s] place_exp_mt_interval set to default 32
[02/20 13:56:23     32s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/20 13:56:23     32s] Iteration  3: Total net bbox = 4.562e+02 (3.69e+02 8.76e+01)
[02/20 13:56:23     32s]               Est.  stn bbox = 4.836e+02 (3.87e+02 9.68e+01)
[02/20 13:56:23     32s]               cpu = 0:00:03.6 real = 0:00:04.0 mem = 1260.3M
[02/20 13:56:23     32s] Iteration  4: Total net bbox = 4.980e+02 (3.84e+02 1.14e+02)
[02/20 13:56:23     32s]               Est.  stn bbox = 5.291e+02 (4.04e+02 1.25e+02)
[02/20 13:56:23     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.3M
[02/20 13:56:23     32s] Iteration  5: Total net bbox = 4.980e+02 (3.84e+02 1.14e+02)
[02/20 13:56:23     32s]               Est.  stn bbox = 5.291e+02 (4.04e+02 1.25e+02)
[02/20 13:56:23     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.3M
[02/20 13:56:23     32s] OPERPROF:   Finished npPlace at level 2, CPU:3.610, REAL:3.644, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF: Finished npMain at level 1, CPU:3.630, REAL:4.649, MEM:1260.3M
[02/20 13:56:23     32s] [adp] clock
[02/20 13:56:23     32s] [adp] weight, nr nets, wire length
[02/20 13:56:23     32s] [adp]      0        1  42.510500
[02/20 13:56:23     32s] [adp] data
[02/20 13:56:23     32s] [adp] weight, nr nets, wire length
[02/20 13:56:23     32s] [adp]      0       46  389.803000
[02/20 13:56:23     32s] [adp] 0.000000|0.000000|0.000000
[02/20 13:56:23     32s] Iteration  6: Total net bbox = 4.323e+02 (3.18e+02 1.14e+02)
[02/20 13:56:23     32s]               Est.  stn bbox = 4.621e+02 (3.36e+02 1.26e+02)
[02/20 13:56:23     32s]               cpu = 0:00:03.6 real = 0:00:05.0 mem = 1260.3M
[02/20 13:56:23     32s] Clear WL Bound Manager after Global Placement... 
[02/20 13:56:23     32s] Finished Global Placement (cpu=0:00:03.6, real=0:00:05.0, mem=1260.3M)
[02/20 13:56:23     32s] 0 delay mode for cte disabled.
[02/20 13:56:23     32s] SKP cleared!
[02/20 13:56:23     32s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[02/20 13:56:23     32s] net ignore based on current view = 0
[02/20 13:56:23     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1260.3M
[02/20 13:56:23     32s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.1
[02/20 13:56:23     32s] Core Placement runtime cpu: 0:00:03.6 real: 0:00:05.0
[02/20 13:56:23     32s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1260.3M
[02/20 13:56:23     32s] z: 2, totalTracks: 1
[02/20 13:56:23     32s] z: 4, totalTracks: 1
[02/20 13:56:23     32s] z: 6, totalTracks: 1
[02/20 13:56:23     32s] z: 8, totalTracks: 1
[02/20 13:56:23     32s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:23     32s] All LLGs are deleted
[02/20 13:56:23     32s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1260.3M
[02/20 13:56:23     32s] Core basic site is core
[02/20 13:56:23     32s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:56:23     32s] SiteArray: use 12,288 bytes
[02/20 13:56:23     32s] SiteArray: current memory after site array memory allocation 1260.3M
[02/20 13:56:23     32s] SiteArray: FP blocked sites are writable
[02/20 13:56:23     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:56:23     32s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1260.3M
[02/20 13:56:23     32s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:56:23     32s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.070, REAL:0.074, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:       Starting CMU at level 4, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.076, MEM:1260.3M
[02/20 13:56:23     32s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1260.3MB).
[02/20 13:56:23     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.090, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.091, MEM:1260.3M
[02/20 13:56:23     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.1
[02/20 13:56:23     32s] OPERPROF: Starting RefinePlace at level 1, MEM:1260.3M
[02/20 13:56:23     32s] *** Starting refinePlace (0:00:32.6 mem=1260.3M) ***
[02/20 13:56:23     32s] Total net bbox length = 4.323e+02 (3.180e+02 1.143e+02) (ext = 2.552e+02)
[02/20 13:56:23     32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:23     32s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1260.3M
[02/20 13:56:23     32s] Starting refinePlace ...
[02/20 13:56:23     32s] ** Cut row section cpu time 0:00:00.0.
[02/20 13:56:23     32s]    Spread Effort: high, standalone mode, useDDP on.
[02/20 13:56:23     32s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1260.3MB) @(0:00:32.7 - 0:00:32.7).
[02/20 13:56:23     32s] Move report: preRPlace moves 28 insts, mean move: 0.99 um, max move: 3.29 um
[02/20 13:56:23     32s] 	Max move on inst (out_reg_1_): (26.07, 19.37) --> (26.00, 22.60)
[02/20 13:56:23     32s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/20 13:56:23     32s] wireLenOptFixPriorityInst 0 inst fixed
[02/20 13:56:23     32s] Placement tweakage begins.
[02/20 13:56:23     32s] wire length = 4.697e+02
[02/20 13:56:23     32s] wire length = 4.669e+02
[02/20 13:56:23     32s] Placement tweakage ends.
[02/20 13:56:23     32s] Move report: tweak moves 2 insts, mean move: 2.40 um, max move: 2.40 um
[02/20 13:56:23     32s] 	Max move on inst (out_reg_0_): (25.40, 20.80) --> (26.00, 22.60)
[02/20 13:56:23     32s] 
[02/20 13:56:23     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:56:23     32s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:23     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1260.3MB) @(0:00:32.7 - 0:00:32.7).
[02/20 13:56:23     32s] Move report: Detail placement moves 28 insts, mean move: 1.02 um, max move: 2.90 um
[02/20 13:56:23     32s] 	Max move on inst (out_reg_2_): (26.07, 19.03) --> (23.20, 19.00)
[02/20 13:56:23     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1260.3MB
[02/20 13:56:23     32s] Statistics of distance of Instance movement in refine placement:
[02/20 13:56:23     32s]   maximum (X+Y) =         2.90 um
[02/20 13:56:23     32s]   inst (out_reg_2_) with max move: (26.07, 19.029) -> (23.2, 19)
[02/20 13:56:23     32s]   mean    (X+Y) =         1.02 um
[02/20 13:56:23     32s] Summary Report:
[02/20 13:56:23     32s] Instances move: 28 (out of 28 movable)
[02/20 13:56:23     32s] Instances flipped: 0
[02/20 13:56:23     32s] Mean displacement: 1.02 um
[02/20 13:56:23     32s] Max displacement: 2.90 um (Instance: out_reg_2_) (26.07, 19.029) -> (23.2, 19)
[02/20 13:56:23     32s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/20 13:56:23     32s] Total instances moved : 28
[02/20 13:56:23     32s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.007, MEM:1260.3M
[02/20 13:56:23     32s] Total net bbox length = 4.439e+02 (3.213e+02 1.226e+02) (ext = 2.509e+02)
[02/20 13:56:23     32s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1260.3MB
[02/20 13:56:23     32s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1260.3MB) @(0:00:32.6 - 0:00:32.7).
[02/20 13:56:23     32s] *** Finished refinePlace (0:00:32.7 mem=1260.3M) ***
[02/20 13:56:23     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.1
[02/20 13:56:23     32s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.013, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1260.3M
[02/20 13:56:23     32s] All LLGs are deleted
[02/20 13:56:23     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1260.3M
[02/20 13:56:23     32s] *** Finished Initial Placement (cpu=0:00:03.9, real=0:00:05.0, mem=1260.3M) ***
[02/20 13:56:23     32s] z: 2, totalTracks: 1
[02/20 13:56:23     32s] z: 4, totalTracks: 1
[02/20 13:56:23     32s] z: 6, totalTracks: 1
[02/20 13:56:23     32s] z: 8, totalTracks: 1
[02/20 13:56:23     32s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:23     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1260.3M
[02/20 13:56:23     32s] Core basic site is core
[02/20 13:56:23     32s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:56:23     32s] SiteArray: use 12,288 bytes
[02/20 13:56:23     32s] SiteArray: current memory after site array memory allocation 1260.3M
[02/20 13:56:23     32s] SiteArray: FP blocked sites are writable
[02/20 13:56:23     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:56:23     32s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1260.3M
[02/20 13:56:23     32s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:56:23     32s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.072, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.072, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1260.3M
[02/20 13:56:23     32s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
[02/20 13:56:23     32s] Density distribution unevenness ratio = 4.002%
[02/20 13:56:23     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1260.3M
[02/20 13:56:23     32s] All LLGs are deleted
[02/20 13:56:23     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1260.3M
[02/20 13:56:23     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1260.3M
[02/20 13:56:23     32s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/20 13:56:23     32s] 
[02/20 13:56:23     32s] *** Start incrementalPlace ***
[02/20 13:56:23     32s] User Input Parameters:
[02/20 13:56:23     32s] - Congestion Driven    : On
[02/20 13:56:23     32s] - Timing Driven        : On
[02/20 13:56:23     32s] - Area-Violation Based : On
[02/20 13:56:23     32s] - Start Rollback Level : -5
[02/20 13:56:23     32s] - Legalized            : On
[02/20 13:56:23     32s] - Window Based         : Off
[02/20 13:56:23     32s] - eDen incr mode       : Off
[02/20 13:56:23     32s] - Small incr mode      : Off
[02/20 13:56:23     32s] 
[02/20 13:56:23     32s] Init WL Bound for IncrIp in placeDesign ... 
[02/20 13:56:23     32s] No Views given, use default active views for adaptive view pruning
[02/20 13:56:23     32s] SKP will enable view:
[02/20 13:56:23     32s]   WC_VIEW
[02/20 13:56:23     32s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1262.3M
[02/20 13:56:23     32s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:1262.3M
[02/20 13:56:23     32s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1262.3M
[02/20 13:56:23     32s] Starting Early Global Route congestion estimation: mem = 1262.3M
[02/20 13:56:23     32s] (I)       Started Loading and Dumping File ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Reading DB...
[02/20 13:56:23     32s] (I)       Read data from FE... (mem=1262.3M)
[02/20 13:56:23     32s] (I)       Read nodes and places... (mem=1262.3M)
[02/20 13:56:23     32s] (I)       Done Read nodes and places (cpu=0.000s, mem=1262.3M)
[02/20 13:56:23     32s] (I)       Read nets... (mem=1262.3M)
[02/20 13:56:23     32s] (I)       Done Read nets (cpu=0.000s, mem=1262.3M)
[02/20 13:56:23     32s] (I)       Done Read data from FE (cpu=0.000s, mem=1262.3M)
[02/20 13:56:23     32s] (I)       before initializing RouteDB syMemory usage = 1262.3 MB
[02/20 13:56:23     32s] (I)       Honor MSV route constraint: false
[02/20 13:56:23     32s] (I)       Maximum routing layer  : 127
[02/20 13:56:23     32s] (I)       Minimum routing layer  : 2
[02/20 13:56:23     32s] (I)       Supply scale factor H  : 1.00
[02/20 13:56:23     32s] (I)       Supply scale factor V  : 1.00
[02/20 13:56:23     32s] (I)       Tracks used by clock wire: 0
[02/20 13:56:23     32s] (I)       Reverse direction      : 
[02/20 13:56:23     32s] (I)       Honor partition pin guides: true
[02/20 13:56:23     32s] (I)       Route selected nets only: false
[02/20 13:56:23     32s] (I)       Route secondary PG pins: false
[02/20 13:56:23     32s] (I)       Second PG max fanout   : 2147483647
[02/20 13:56:23     32s] (I)       Apply function for special wires: true
[02/20 13:56:23     32s] (I)       Layer by layer blockage reading: true
[02/20 13:56:23     32s] (I)       Offset calculation fix : true
[02/20 13:56:23     32s] (I)       Route stripe layer range: 
[02/20 13:56:23     32s] (I)       Honor partition fences : 
[02/20 13:56:23     32s] (I)       Honor partition pin    : 
[02/20 13:56:23     32s] (I)       Honor partition fences with feedthrough: 
[02/20 13:56:23     32s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:56:23     32s] (I)       Use row-based GCell size
[02/20 13:56:23     32s] (I)       Use row-based GCell align
[02/20 13:56:23     32s] (I)       GCell unit size   : 3600
[02/20 13:56:23     32s] (I)       GCell multiplier  : 1
[02/20 13:56:23     32s] (I)       GCell row height  : 3600
[02/20 13:56:23     32s] (I)       Actual row height : 3600
[02/20 13:56:23     32s] (I)       GCell align ref   : 20000 20000
[02/20 13:56:23     32s] [NR-eGR] Track table information for default rule: 
[02/20 13:56:23     32s] [NR-eGR] M1 has no routable track
[02/20 13:56:23     32s] [NR-eGR] M2 has single uniform track structure
[02/20 13:56:23     32s] [NR-eGR] M3 has single uniform track structure
[02/20 13:56:23     32s] [NR-eGR] M4 has single uniform track structure
[02/20 13:56:23     32s] [NR-eGR] M5 has single uniform track structure
[02/20 13:56:23     32s] [NR-eGR] M6 has single uniform track structure
[02/20 13:56:23     32s] [NR-eGR] M7 has single uniform track structure
[02/20 13:56:23     32s] [NR-eGR] M8 has single uniform track structure
[02/20 13:56:23     32s] (I)       ===========================================================================
[02/20 13:56:23     32s] (I)       == Report All Rule Vias ==
[02/20 13:56:23     32s] (I)       ===========================================================================
[02/20 13:56:23     32s] (I)        Via Rule : (Default)
[02/20 13:56:23     32s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:56:23     32s] (I)       ---------------------------------------------------------------------------
[02/20 13:56:23     32s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:56:23     32s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:56:23     32s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:56:23     32s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:56:23     32s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:56:23     32s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:56:23     32s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:56:23     32s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:56:23     32s] (I)       ===========================================================================
[02/20 13:56:23     32s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] [NR-eGR] Read 188 PG shapes
[02/20 13:56:23     32s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:56:23     32s] [NR-eGR] #Instance Blockages : 0
[02/20 13:56:23     32s] [NR-eGR] #PG Blockages       : 188
[02/20 13:56:23     32s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:56:23     32s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:56:23     32s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:56:23     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:56:23     32s] (I)       readDataFromPlaceDB
[02/20 13:56:23     32s] (I)       Read net information..
[02/20 13:56:23     32s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[02/20 13:56:23     32s] (I)       Read testcase time = 0.000 seconds
[02/20 13:56:23     32s] 
[02/20 13:56:23     32s] (I)       early_global_route_priority property id does not exist.
[02/20 13:56:23     32s] (I)       Start initializing grid graph
[02/20 13:56:23     32s] (I)       End initializing grid graph
[02/20 13:56:23     32s] (I)       Model blockages into capacity
[02/20 13:56:23     32s] (I)       Read Num Blocks=188  Num Prerouted Wires=0  Num CS=0
[02/20 13:56:23     32s] (I)       Started Modeling ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Started Modeling Layer 1 ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Started Modeling Layer 2 ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 0
[02/20 13:56:23     32s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Started Modeling Layer 3 ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 0
[02/20 13:56:23     32s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Started Modeling Layer 4 ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 0
[02/20 13:56:23     32s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Started Modeling Layer 5 ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:23     32s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Started Modeling Layer 6 ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:23     32s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Started Modeling Layer 7 ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:23     32s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Started Modeling Layer 8 ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:23     32s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       -- layer congestion ratio --
[02/20 13:56:23     32s] (I)       Layer 1 : 0.100000
[02/20 13:56:23     32s] (I)       Layer 2 : 0.700000
[02/20 13:56:23     32s] (I)       Layer 3 : 0.700000
[02/20 13:56:23     32s] (I)       Layer 4 : 0.700000
[02/20 13:56:23     32s] (I)       Layer 5 : 0.700000
[02/20 13:56:23     32s] (I)       Layer 6 : 0.700000
[02/20 13:56:23     32s] (I)       Layer 7 : 0.700000
[02/20 13:56:23     32s] (I)       Layer 8 : 0.700000
[02/20 13:56:23     32s] (I)       ----------------------------
[02/20 13:56:23     32s] (I)       Number of ignored nets = 0
[02/20 13:56:23     32s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:56:23     32s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:56:23     32s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:56:23     32s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:56:23     32s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:56:23     32s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:56:23     32s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:56:23     32s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:56:23     32s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:56:23     32s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/20 13:56:23     32s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1262.3 MB
[02/20 13:56:23     32s] (I)       Ndr track 0 does not exist
[02/20 13:56:23     32s] (I)       Layer1  viaCost=300.00
[02/20 13:56:23     32s] (I)       Layer2  viaCost=100.00
[02/20 13:56:23     32s] (I)       Layer3  viaCost=100.00
[02/20 13:56:23     32s] (I)       Layer4  viaCost=100.00
[02/20 13:56:23     32s] (I)       Layer5  viaCost=100.00
[02/20 13:56:23     32s] (I)       Layer6  viaCost=200.00
[02/20 13:56:23     32s] (I)       Layer7  viaCost=100.00
[02/20 13:56:23     32s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:56:23     32s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:56:23     32s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:56:23     32s] (I)       Site width          :   400  (dbu)
[02/20 13:56:23     32s] (I)       Row height          :  3600  (dbu)
[02/20 13:56:23     32s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:56:23     32s] (I)       GCell width         :  3600  (dbu)
[02/20 13:56:23     32s] (I)       GCell height        :  3600  (dbu)
[02/20 13:56:23     32s] (I)       Grid                :    23    21     8
[02/20 13:56:23     32s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:56:23     32s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:56:23     32s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:56:23     32s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:56:23     32s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:56:23     32s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:23     32s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:23     32s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:56:23     32s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:56:23     32s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:56:23     32s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:56:23     32s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:56:23     32s] (I)       --------------------------------------------------------
[02/20 13:56:23     32s] 
[02/20 13:56:23     32s] [NR-eGR] ============ Routing rule table ============
[02/20 13:56:23     32s] [NR-eGR] Rule id: 0  Nets: 47 
[02/20 13:56:23     32s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:56:23     32s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:56:23     32s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:23     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:23     32s] [NR-eGR] ========================================
[02/20 13:56:23     32s] [NR-eGR] 
[02/20 13:56:23     32s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:56:23     32s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:56:23     32s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:56:23     32s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:56:23     32s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:56:23     32s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:56:23     32s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:56:23     32s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:56:23     32s] (I)       After initializing earlyGlobalRoute syMemory usage = 1262.3 MB
[02/20 13:56:23     32s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Started Global Routing ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       ============= Initialization =============
[02/20 13:56:23     32s] (I)       totalPins=117  totalGlobalPin=114 (97.44%)
[02/20 13:56:23     32s] (I)       Started Build MST ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Generate topology with single threads
[02/20 13:56:23     32s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:56:23     32s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/20 13:56:23     32s] (I)       ============  Phase 1a Route ============
[02/20 13:56:23     32s] (I)       Started Phase 1a ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:23     32s] (I)       
[02/20 13:56:23     32s] (I)       ============  Phase 1b Route ============
[02/20 13:56:23     32s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:23     32s] (I)       
[02/20 13:56:23     32s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[02/20 13:56:23     32s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:56:23     32s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:56:23     32s] (I)       ============  Phase 1c Route ============
[02/20 13:56:23     32s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:23     32s] (I)       
[02/20 13:56:23     32s] (I)       ============  Phase 1d Route ============
[02/20 13:56:23     32s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:23     32s] (I)       
[02/20 13:56:23     32s] (I)       ============  Phase 1e Route ============
[02/20 13:56:23     32s] (I)       Started Phase 1e ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:23     32s] (I)       
[02/20 13:56:23     32s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[02/20 13:56:23     32s] [NR-eGR] 
[02/20 13:56:23     32s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Running layer assignment with 1 threads
[02/20 13:56:23     32s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       ============  Phase 1l Route ============
[02/20 13:56:23     32s] (I)       
[02/20 13:56:23     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:56:23     32s] [NR-eGR]                        OverCon            
[02/20 13:56:23     32s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:56:23     32s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:56:23     32s] [NR-eGR] ----------------------------------------------
[02/20 13:56:23     32s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:23     32s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:23     32s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:23     32s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:23     32s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:23     32s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:23     32s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:23     32s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:23     32s] [NR-eGR] ----------------------------------------------
[02/20 13:56:23     32s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:56:23     32s] [NR-eGR] 
[02/20 13:56:23     32s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:56:23     32s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:56:23     32s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:56:23     32s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1262.3M
[02/20 13:56:23     32s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.015, MEM:1262.3M
[02/20 13:56:23     32s] OPERPROF: Starting HotSpotCal at level 1, MEM:1262.3M
[02/20 13:56:23     32s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:23     32s] [hotspot] |            |   max hotspot | total hotspot |
[02/20 13:56:23     32s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:23     32s] [hotspot] | normalized |          0.00 |          0.00 |
[02/20 13:56:23     32s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:23     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:56:23     32s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:56:23     32s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.001, MEM:1262.3M
[02/20 13:56:23     32s] Skipped repairing congestion.
[02/20 13:56:23     32s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1262.3M
[02/20 13:56:23     32s] Starting Early Global Route wiring: mem = 1262.3M
[02/20 13:56:23     32s] (I)       ============= track Assignment ============
[02/20 13:56:23     32s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Started Greedy Track Assignment ( Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:56:23     32s] (I)       Running track assignment with 1 threads
[02/20 13:56:23     32s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] (I)       Run Multi-thread track assignment
[02/20 13:56:23     32s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.29 MB )
[02/20 13:56:23     32s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:23     32s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[02/20 13:56:23     32s] [NR-eGR]     M2  (2V) length: 1.391000e+02um, number of vias: 164
[02/20 13:56:23     32s] [NR-eGR]     M3  (3H) length: 3.412000e+02um, number of vias: 2
[02/20 13:56:23     32s] [NR-eGR]     M4  (4V) length: 8.000000e-01um, number of vias: 0
[02/20 13:56:23     32s] [NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:23     32s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:23     32s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:23     32s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:23     32s] [NR-eGR] Total length: 4.811000e+02um, number of vias: 283
[02/20 13:56:23     32s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:23     32s] [NR-eGR] Total eGR-routed clock nets wire length: 6.990000e+01um 
[02/20 13:56:23     32s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:23     32s] Early Global Route wiring runtime: 0.01 seconds, mem = 1258.3M
[02/20 13:56:23     32s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.009, MEM:1258.3M
[02/20 13:56:23     32s] Tdgp not successfully inited but do clear!
[02/20 13:56:23     32s] 0 delay mode for cte disabled.
[02/20 13:56:23     32s] SKP cleared!
[02/20 13:56:23     32s] 
[02/20 13:56:23     32s] *** Finished incrementalPlace (cpu=0:00:00.0, real=0:00:00.0)***
[02/20 13:56:23     32s] Tdgp not successfully inited but do clear!
[02/20 13:56:23     32s] 0 delay mode for cte disabled.
[02/20 13:56:23     32s] SKP cleared!
[02/20 13:56:24     32s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 1258.3M **
[02/20 13:56:24     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/20 13:56:24     33s] VSMManager cleared!
[02/20 13:56:24     33s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 923.0M, totSessionCpu=0:00:33 **
[02/20 13:56:24     33s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/20 13:56:24     33s] GigaOpt running with 1 threads.
[02/20 13:56:24     33s] Info: 1 threads available for lower-level modules during optimization.
[02/20 13:56:24     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1258.3M
[02/20 13:56:24     33s] z: 2, totalTracks: 1
[02/20 13:56:24     33s] z: 4, totalTracks: 1
[02/20 13:56:24     33s] z: 6, totalTracks: 1
[02/20 13:56:24     33s] z: 8, totalTracks: 1
[02/20 13:56:24     33s] #spOpts: N=65 minPadR=1.1 
[02/20 13:56:24     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1258.3M
[02/20 13:56:24     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1258.3M
[02/20 13:56:24     33s] Core basic site is core
[02/20 13:56:24     33s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:56:24     33s] SiteArray: use 12,288 bytes
[02/20 13:56:24     33s] SiteArray: current memory after site array memory allocation 1258.3M
[02/20 13:56:24     33s] SiteArray: FP blocked sites are writable
[02/20 13:56:24     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:56:24     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1258.3M
[02/20 13:56:24     33s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:56:24     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.000, MEM:1258.3M
[02/20 13:56:24     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.073, MEM:1258.3M
[02/20 13:56:24     33s] OPERPROF:     Starting CMU at level 3, MEM:1258.3M
[02/20 13:56:24     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1258.3M
[02/20 13:56:24     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.074, MEM:1258.3M
[02/20 13:56:24     33s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1258.3MB).
[02/20 13:56:24     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:1258.3M
[02/20 13:56:24     33s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:56:24     33s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[02/20 13:56:24     33s] 	Cell FILL1_LL, site bcore.
[02/20 13:56:24     33s] 	Cell FILL_NW_HH, site bcore.
[02/20 13:56:24     33s] 	Cell FILL_NW_LL, site bcore.
[02/20 13:56:24     33s] 	Cell LVLLHCD1, site bcore.
[02/20 13:56:24     33s] 	Cell LVLLHCD2, site bcore.
[02/20 13:56:24     33s] 	Cell LVLLHCD4, site bcore.
[02/20 13:56:24     33s] 	Cell LVLLHCD8, site bcore.
[02/20 13:56:24     33s] 	Cell LVLLHD1, site bcore.
[02/20 13:56:24     33s] 	Cell LVLLHD2, site bcore.
[02/20 13:56:24     33s] 	Cell LVLLHD4, site bcore.
[02/20 13:56:24     33s] 	Cell LVLLHD8, site bcore.
[02/20 13:56:24     33s] .
[02/20 13:56:24     33s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1258.3M
[02/20 13:56:24     33s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1258.3M
[02/20 13:56:24     33s] LayerId::1 widthSet size::4
[02/20 13:56:24     33s] LayerId::2 widthSet size::4
[02/20 13:56:24     33s] LayerId::3 widthSet size::4
[02/20 13:56:24     33s] LayerId::4 widthSet size::4
[02/20 13:56:24     33s] LayerId::5 widthSet size::4
[02/20 13:56:24     33s] LayerId::6 widthSet size::4
[02/20 13:56:24     33s] LayerId::7 widthSet size::4
[02/20 13:56:24     33s] LayerId::8 widthSet size::4
[02/20 13:56:24     33s] Updating RC grid for preRoute extraction ...
[02/20 13:56:24     33s] Initializing multi-corner capacitance tables ... 
[02/20 13:56:24     33s] Initializing multi-corner resistance tables ...
[02/20 13:56:24     33s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.001663 ; aWlH: 0.000000 ; Pmax: 0.806900 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[02/20 13:56:24     33s] 
[02/20 13:56:24     33s] Creating Lib Analyzer ...
[02/20 13:56:24     33s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:56:24     33s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:56:24     33s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:56:24     33s] 
[02/20 13:56:25     34s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:34.5 mem=1282.3M
[02/20 13:56:25     34s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:34.5 mem=1282.3M
[02/20 13:56:25     34s] Creating Lib Analyzer, finished. 
[02/20 13:56:25     34s] #optDebug: fT-S <1 2 3 1 0>
[02/20 13:56:25     34s] Initializing cpe interface
[02/20 13:56:27     36s] Processing average sequential pin duty cycle 
[02/20 13:56:30     39s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1017.5M, totSessionCpu=0:00:39 **
[02/20 13:56:30     39s] *** optDesign -preCTS ***
[02/20 13:56:30     39s] DRC Margin: user margin 0.0; extra margin 0.2
[02/20 13:56:30     39s] Setup Target Slack: user slack 0; extra slack 0.0
[02/20 13:56:30     39s] Hold Target Slack: user slack 0
[02/20 13:56:30     39s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/20 13:56:30     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1334.9M
[02/20 13:56:30     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.076, MEM:1335.9M
[02/20 13:56:30     39s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1335.9M
[02/20 13:56:30     39s] All LLGs are deleted
[02/20 13:56:30     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1335.9M
[02/20 13:56:30     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1335.9M
[02/20 13:56:30     39s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:1335.9M
[02/20 13:56:30     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.5 mem=1335.9M
[02/20 13:56:30     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.5 mem=1335.9M
[02/20 13:56:30     39s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Loading and Dumping File ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Reading DB...
[02/20 13:56:30     39s] (I)       Read data from FE... (mem=1335.9M)
[02/20 13:56:30     39s] (I)       Read nodes and places... (mem=1335.9M)
[02/20 13:56:30     39s] (I)       Number of ignored instance 0
[02/20 13:56:30     39s] (I)       Number of inbound cells 0
[02/20 13:56:30     39s] (I)       numMoveCells=28, numMacros=0  numPads=19  numMultiRowHeightInsts=0
[02/20 13:56:30     39s] (I)       cell height: 3600, count: 28
[02/20 13:56:30     39s] (I)       Done Read nodes and places (cpu=0.000s, mem=1335.9M)
[02/20 13:56:30     39s] (I)       Read nets... (mem=1335.9M)
[02/20 13:56:30     39s] (I)       numNets=47  ignoredNets=0
[02/20 13:56:30     39s] (I)       Done Read nets (cpu=0.000s, mem=1335.9M)
[02/20 13:56:30     39s] (I)       Read rows... (mem=1335.9M)
[02/20 13:56:30     39s] (I)       Done Read rows (cpu=0.000s, mem=1335.9M)
[02/20 13:56:30     39s] (I)       Identified Clock instances: Flop 18, Clock buffer/inverter 0, Gate 0, Logic 0
[02/20 13:56:30     39s] (I)       Read module constraints... (mem=1335.9M)
[02/20 13:56:30     39s] (I)       Done Read module constraints (cpu=0.000s, mem=1335.9M)
[02/20 13:56:30     39s] (I)       Done Read data from FE (cpu=0.000s, mem=1335.9M)
[02/20 13:56:30     39s] (I)       before initializing RouteDB syMemory usage = 1335.9 MB
[02/20 13:56:30     39s] (I)       Honor MSV route constraint: false
[02/20 13:56:30     39s] (I)       Maximum routing layer  : 127
[02/20 13:56:30     39s] (I)       Minimum routing layer  : 2
[02/20 13:56:30     39s] (I)       Supply scale factor H  : 1.00
[02/20 13:56:30     39s] (I)       Supply scale factor V  : 1.00
[02/20 13:56:30     39s] (I)       Tracks used by clock wire: 0
[02/20 13:56:30     39s] (I)       Reverse direction      : 
[02/20 13:56:30     39s] (I)       Honor partition pin guides: true
[02/20 13:56:30     39s] (I)       Route selected nets only: false
[02/20 13:56:30     39s] (I)       Route secondary PG pins: false
[02/20 13:56:30     39s] (I)       Second PG max fanout   : 2147483647
[02/20 13:56:30     39s] (I)       Buffering-aware routing: true
[02/20 13:56:30     39s] (I)       Spread congestion away from blockages: true
[02/20 13:56:30     39s] (I)       Overflow penalty cost  : 10
[02/20 13:56:30     39s] (I)       punchThroughDistance   : 729.08
[02/20 13:56:30     39s] (I)       source-to-sink ratio   : 0.30
[02/20 13:56:30     39s] (I)       Apply function for special wires: true
[02/20 13:56:30     39s] (I)       Layer by layer blockage reading: true
[02/20 13:56:30     39s] (I)       Offset calculation fix : true
[02/20 13:56:30     39s] (I)       Route stripe layer range: 
[02/20 13:56:30     39s] (I)       Honor partition fences : 
[02/20 13:56:30     39s] (I)       Honor partition pin    : 
[02/20 13:56:30     39s] (I)       Honor partition fences with feedthrough: 
[02/20 13:56:30     39s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:56:30     39s] (I)       Use row-based GCell size
[02/20 13:56:30     39s] (I)       Use row-based GCell align
[02/20 13:56:30     39s] (I)       GCell unit size   : 3600
[02/20 13:56:30     39s] (I)       GCell multiplier  : 1
[02/20 13:56:30     39s] (I)       GCell row height  : 3600
[02/20 13:56:30     39s] (I)       Actual row height : 3600
[02/20 13:56:30     39s] (I)       GCell align ref   : 20000 20000
[02/20 13:56:30     39s] [NR-eGR] Track table information for default rule: 
[02/20 13:56:30     39s] [NR-eGR] M1 has no routable track
[02/20 13:56:30     39s] [NR-eGR] M2 has single uniform track structure
[02/20 13:56:30     39s] [NR-eGR] M3 has single uniform track structure
[02/20 13:56:30     39s] [NR-eGR] M4 has single uniform track structure
[02/20 13:56:30     39s] [NR-eGR] M5 has single uniform track structure
[02/20 13:56:30     39s] [NR-eGR] M6 has single uniform track structure
[02/20 13:56:30     39s] [NR-eGR] M7 has single uniform track structure
[02/20 13:56:30     39s] [NR-eGR] M8 has single uniform track structure
[02/20 13:56:30     39s] (I)       ===========================================================================
[02/20 13:56:30     39s] (I)       == Report All Rule Vias ==
[02/20 13:56:30     39s] (I)       ===========================================================================
[02/20 13:56:30     39s] (I)        Via Rule : (Default)
[02/20 13:56:30     39s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:56:30     39s] (I)       ---------------------------------------------------------------------------
[02/20 13:56:30     39s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:56:30     39s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:56:30     39s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:56:30     39s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:56:30     39s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:56:30     39s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:56:30     39s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:56:30     39s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:56:30     39s] (I)       ===========================================================================
[02/20 13:56:30     39s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] [NR-eGR] Read 188 PG shapes
[02/20 13:56:30     39s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:56:30     39s] [NR-eGR] #Instance Blockages : 0
[02/20 13:56:30     39s] [NR-eGR] #PG Blockages       : 188
[02/20 13:56:30     39s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:56:30     39s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:56:30     39s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:56:30     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:56:30     39s] (I)       readDataFromPlaceDB
[02/20 13:56:30     39s] (I)       Read net information..
[02/20 13:56:30     39s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[02/20 13:56:30     39s] (I)       Read testcase time = 0.000 seconds
[02/20 13:56:30     39s] 
[02/20 13:56:30     39s] (I)       early_global_route_priority property id does not exist.
[02/20 13:56:30     39s] (I)       Start initializing grid graph
[02/20 13:56:30     39s] (I)       End initializing grid graph
[02/20 13:56:30     39s] (I)       Model blockages into capacity
[02/20 13:56:30     39s] (I)       Read Num Blocks=188  Num Prerouted Wires=0  Num CS=0
[02/20 13:56:30     39s] (I)       Started Modeling ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Modeling Layer 1 ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Modeling Layer 2 ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 0
[02/20 13:56:30     39s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Modeling Layer 3 ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 0
[02/20 13:56:30     39s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Modeling Layer 4 ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 0
[02/20 13:56:30     39s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Modeling Layer 5 ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:30     39s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Modeling Layer 6 ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:30     39s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Modeling Layer 7 ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:30     39s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Modeling Layer 8 ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:30     39s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       -- layer congestion ratio --
[02/20 13:56:30     39s] (I)       Layer 1 : 0.100000
[02/20 13:56:30     39s] (I)       Layer 2 : 0.700000
[02/20 13:56:30     39s] (I)       Layer 3 : 0.700000
[02/20 13:56:30     39s] (I)       Layer 4 : 0.700000
[02/20 13:56:30     39s] (I)       Layer 5 : 0.700000
[02/20 13:56:30     39s] (I)       Layer 6 : 0.700000
[02/20 13:56:30     39s] (I)       Layer 7 : 0.700000
[02/20 13:56:30     39s] (I)       Layer 8 : 0.700000
[02/20 13:56:30     39s] (I)       ----------------------------
[02/20 13:56:30     39s] (I)       Number of ignored nets = 0
[02/20 13:56:30     39s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:56:30     39s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:56:30     39s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:56:30     39s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:56:30     39s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:56:30     39s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:56:30     39s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:56:30     39s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:56:30     39s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:56:30     39s] (I)       Constructing bin map
[02/20 13:56:30     39s] (I)       Initialize bin information with width=7200 height=7200
[02/20 13:56:30     39s] (I)       Done constructing bin map
[02/20 13:56:30     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/20 13:56:30     39s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1335.9 MB
[02/20 13:56:30     39s] (I)       Ndr track 0 does not exist
[02/20 13:56:30     39s] (I)       Layer1  viaCost=300.00
[02/20 13:56:30     39s] (I)       Layer2  viaCost=100.00
[02/20 13:56:30     39s] (I)       Layer3  viaCost=100.00
[02/20 13:56:30     39s] (I)       Layer4  viaCost=100.00
[02/20 13:56:30     39s] (I)       Layer5  viaCost=100.00
[02/20 13:56:30     39s] (I)       Layer6  viaCost=200.00
[02/20 13:56:30     39s] (I)       Layer7  viaCost=100.00
[02/20 13:56:30     39s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:56:30     39s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:56:30     39s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:56:30     39s] (I)       Site width          :   400  (dbu)
[02/20 13:56:30     39s] (I)       Row height          :  3600  (dbu)
[02/20 13:56:30     39s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:56:30     39s] (I)       GCell width         :  3600  (dbu)
[02/20 13:56:30     39s] (I)       GCell height        :  3600  (dbu)
[02/20 13:56:30     39s] (I)       Grid                :    23    21     8
[02/20 13:56:30     39s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:56:30     39s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:56:30     39s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:56:30     39s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:56:30     39s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:56:30     39s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:30     39s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:30     39s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:56:30     39s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:56:30     39s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:56:30     39s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:56:30     39s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:56:30     39s] (I)       --------------------------------------------------------
[02/20 13:56:30     39s] 
[02/20 13:56:30     39s] [NR-eGR] ============ Routing rule table ============
[02/20 13:56:30     39s] [NR-eGR] Rule id: 0  Nets: 47 
[02/20 13:56:30     39s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:56:30     39s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:56:30     39s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:30     39s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:30     39s] [NR-eGR] ========================================
[02/20 13:56:30     39s] [NR-eGR] 
[02/20 13:56:30     39s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:56:30     39s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:56:30     39s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:56:30     39s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:56:30     39s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:56:30     39s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:56:30     39s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:56:30     39s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:56:30     39s] (I)       After initializing earlyGlobalRoute syMemory usage = 1335.9 MB
[02/20 13:56:30     39s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Global Routing ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       ============= Initialization =============
[02/20 13:56:30     39s] (I)       totalPins=117  totalGlobalPin=114 (97.44%)
[02/20 13:56:30     39s] (I)       Started Build MST ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Generate topology with single threads
[02/20 13:56:30     39s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:56:30     39s] (I)       #blocked areas for congestion spreading : 0
[02/20 13:56:30     39s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/20 13:56:30     39s] (I)       ============  Phase 1a Route ============
[02/20 13:56:30     39s] (I)       Started Phase 1a ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:30     39s] (I)       
[02/20 13:56:30     39s] (I)       ============  Phase 1b Route ============
[02/20 13:56:30     39s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:30     39s] (I)       
[02/20 13:56:30     39s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[02/20 13:56:30     39s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:56:30     39s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:56:30     39s] (I)       ============  Phase 1c Route ============
[02/20 13:56:30     39s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:30     39s] (I)       
[02/20 13:56:30     39s] (I)       ============  Phase 1d Route ============
[02/20 13:56:30     39s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:30     39s] (I)       
[02/20 13:56:30     39s] (I)       ============  Phase 1e Route ============
[02/20 13:56:30     39s] (I)       Started Phase 1e ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:30     39s] (I)       
[02/20 13:56:30     39s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[02/20 13:56:30     39s] [NR-eGR] 
[02/20 13:56:30     39s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Running layer assignment with 1 threads
[02/20 13:56:30     39s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       ============  Phase 1l Route ============
[02/20 13:56:30     39s] (I)       
[02/20 13:56:30     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:56:30     39s] [NR-eGR]                        OverCon            
[02/20 13:56:30     39s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:56:30     39s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:56:30     39s] [NR-eGR] ----------------------------------------------
[02/20 13:56:30     39s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:30     39s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:30     39s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:30     39s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:30     39s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:30     39s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:30     39s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:30     39s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:30     39s] [NR-eGR] ----------------------------------------------
[02/20 13:56:30     39s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:56:30     39s] [NR-eGR] 
[02/20 13:56:30     39s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:56:30     39s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:56:30     39s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:56:30     39s] (I)       ============= track Assignment ============
[02/20 13:56:30     39s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Started Greedy Track Assignment ( Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:56:30     39s] (I)       Running track assignment with 1 threads
[02/20 13:56:30     39s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] (I)       Run Multi-thread track assignment
[02/20 13:56:30     39s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1335.94 MB )
[02/20 13:56:30     39s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:30     39s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[02/20 13:56:30     39s] [NR-eGR]     M2  (2V) length: 1.391000e+02um, number of vias: 162
[02/20 13:56:30     39s] [NR-eGR]     M3  (3H) length: 3.408000e+02um, number of vias: 2
[02/20 13:56:30     39s] [NR-eGR]     M4  (4V) length: 8.000000e-01um, number of vias: 0
[02/20 13:56:30     39s] [NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:30     39s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:30     39s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:30     39s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:30     39s] [NR-eGR] Total length: 4.807000e+02um, number of vias: 281
[02/20 13:56:30     39s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:30     39s] [NR-eGR] Total eGR-routed clock nets wire length: 6.830000e+01um 
[02/20 13:56:30     39s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:30     39s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1333.94 MB )
[02/20 13:56:30     39s] Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
[02/20 13:56:30     39s] PreRoute RC Extraction called for design add.
[02/20 13:56:30     39s] RC Extraction called in multi-corner(2) mode.
[02/20 13:56:30     39s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:56:30     39s] RCMode: PreRoute
[02/20 13:56:30     39s]       RC Corner Indexes            0       1   
[02/20 13:56:30     39s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:56:30     39s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:56:30     39s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:56:30     39s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:56:30     39s] Shrink Factor                : 1.00000
[02/20 13:56:30     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/20 13:56:30     39s] Using capacitance table file ...
[02/20 13:56:30     39s] LayerId::1 widthSet size::4
[02/20 13:56:30     39s] LayerId::2 widthSet size::4
[02/20 13:56:30     39s] LayerId::3 widthSet size::4
[02/20 13:56:30     39s] LayerId::4 widthSet size::4
[02/20 13:56:30     39s] LayerId::5 widthSet size::4
[02/20 13:56:30     39s] LayerId::6 widthSet size::4
[02/20 13:56:30     39s] LayerId::7 widthSet size::4
[02/20 13:56:30     39s] LayerId::8 widthSet size::4
[02/20 13:56:30     39s] Updating RC grid for preRoute extraction ...
[02/20 13:56:30     39s] Initializing multi-corner capacitance tables ... 
[02/20 13:56:30     39s] Initializing multi-corner resistance tables ...
[02/20 13:56:30     39s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.001664 ; aWlH: 0.000000 ; Pmax: 0.806900 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[02/20 13:56:30     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1333.938M)
[02/20 13:56:30     39s] ** Profile ** Start :  cpu=0:00:00.0, mem=1333.9M
[02/20 13:56:30     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1333.9M
[02/20 13:56:30     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1333.9M
[02/20 13:56:30     39s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1333.9M
[02/20 13:56:30     39s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1333.9M
[02/20 13:56:30     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.073, MEM:1333.9M
[02/20 13:56:30     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.074, MEM:1333.9M
[02/20 13:56:30     39s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1333.9M
[02/20 13:56:30     39s] Starting delay calculation for Setup views
[02/20 13:56:30     39s] #################################################################################
[02/20 13:56:30     39s] # Design Stage: PreRoute
[02/20 13:56:30     39s] # Design Name: add
[02/20 13:56:30     39s] # Design Mode: 65nm
[02/20 13:56:30     39s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:56:30     39s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:56:30     39s] # Signoff Settings: SI Off 
[02/20 13:56:30     39s] #################################################################################
[02/20 13:56:30     39s] Calculate delays in BcWc mode...
[02/20 13:56:30     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1350.5M, InitMEM = 1350.5M)
[02/20 13:56:30     39s] Start delay calculation (fullDC) (1 T). (MEM=1350.54)
[02/20 13:56:31     40s] End AAE Lib Interpolated Model. (MEM=1362.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:56:31     40s] Total number of fetched objects 47
[02/20 13:56:31     40s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:56:31     40s] End delay calculation. (MEM=1417.74 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:56:31     40s] End delay calculation (fullDC). (MEM=1417.74 CPU=0:00:00.3 REAL=0:00:01.0)
[02/20 13:56:31     40s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1417.7M) ***
[02/20 13:56:31     40s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:40.2 mem=1417.7M)
[02/20 13:56:31     40s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1417.7M
[02/20 13:56:31     40s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1417.7M
[02/20 13:56:31     40s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.443  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1417.7M
[02/20 13:56:31     40s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1064.7M, totSessionCpu=0:00:40 **
[02/20 13:56:31     40s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/20 13:56:31     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:56:31     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.2 mem=1377.7M
[02/20 13:56:31     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1377.7M
[02/20 13:56:31     40s] z: 2, totalTracks: 1
[02/20 13:56:31     40s] z: 4, totalTracks: 1
[02/20 13:56:31     40s] z: 6, totalTracks: 1
[02/20 13:56:31     40s] z: 8, totalTracks: 1
[02/20 13:56:31     40s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:31     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1377.7M
[02/20 13:56:31     40s] OPERPROF:     Starting CMU at level 3, MEM:1377.7M
[02/20 13:56:31     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1377.7M
[02/20 13:56:31     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.072, MEM:1377.7M
[02/20 13:56:31     40s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1377.7MB).
[02/20 13:56:31     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.085, MEM:1377.7M
[02/20 13:56:31     40s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:56:31     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.3 mem=1377.7M
[02/20 13:56:31     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1377.7M
[02/20 13:56:31     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1377.7M
[02/20 13:56:31     40s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:56:31     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:56:31     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.3 mem=1377.7M
[02/20 13:56:31     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1377.7M
[02/20 13:56:31     40s] z: 2, totalTracks: 1
[02/20 13:56:31     40s] z: 4, totalTracks: 1
[02/20 13:56:31     40s] z: 6, totalTracks: 1
[02/20 13:56:31     40s] z: 8, totalTracks: 1
[02/20 13:56:31     40s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:31     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1377.7M
[02/20 13:56:31     40s] OPERPROF:     Starting CMU at level 3, MEM:1377.7M
[02/20 13:56:31     40s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1377.7M
[02/20 13:56:31     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.073, MEM:1377.7M
[02/20 13:56:31     40s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1377.7MB).
[02/20 13:56:31     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:1377.7M
[02/20 13:56:31     40s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:56:31     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.4 mem=1377.7M
[02/20 13:56:31     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1377.7M
[02/20 13:56:31     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1377.7M
[02/20 13:56:31     40s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:56:31     40s] *** Starting optimizing excluded clock nets MEM= 1377.7M) ***
[02/20 13:56:31     40s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1377.7M) ***
[02/20 13:56:31     40s] FDS started ...
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Begin Power Analysis
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s]              0V	    VSS
[02/20 13:56:31     40s]            0.9V	    VDD
[02/20 13:56:31     40s] Begin Processing Timing Library for Power Calculation
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Begin Processing Timing Library for Power Calculation
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Begin Processing Power Net/Grid for Power Calculation
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.72MB/2520.19MB/1065.73MB)
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Begin Processing Timing Window Data for Power Calculation
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.73MB/2520.19MB/1065.73MB)
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Begin Processing User Attributes
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.74MB/2520.19MB/1065.74MB)
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Begin Processing Signal Activity
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.76MB/2520.19MB/1065.76MB)
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Begin Power Computation
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s]       ----------------------------------------------------------
[02/20 13:56:31     40s]       # of cell(s) missing both power/leakage table: 0
[02/20 13:56:31     40s]       # of cell(s) missing power table: 0
[02/20 13:56:31     40s]       # of cell(s) missing leakage table: 0
[02/20 13:56:31     40s]       # of MSMV cell(s) missing power_level: 0
[02/20 13:56:31     40s]       ----------------------------------------------------------
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1066.10MB/2520.19MB/1066.10MB)
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Begin Processing User Attributes
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1066.10MB/2520.19MB/1066.16MB)
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1066.16MB/2520.19MB/1066.16MB)
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] *



[02/20 13:56:31     40s] Total Power
[02/20 13:56:31     40s] -----------------------------------------------------------------------------------------
[02/20 13:56:31     40s] Total Internal Power:        0.12467992 	   93.8040%
[02/20 13:56:31     40s] Total Switching Power:       0.00656454 	    4.9389%
[02/20 13:56:31     40s] Total Leakage Power:         0.00167096 	    1.2572%
[02/20 13:56:31     40s] Total Power:                 0.13291542
[02/20 13:56:31     40s] -----------------------------------------------------------------------------------------
[02/20 13:56:31     40s] Processing average sequential pin duty cycle 
[02/20 13:56:31     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:56:31     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.6 mem=1378.7M
[02/20 13:56:31     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1378.7M
[02/20 13:56:31     40s] z: 2, totalTracks: 1
[02/20 13:56:31     40s] z: 4, totalTracks: 1
[02/20 13:56:31     40s] z: 6, totalTracks: 1
[02/20 13:56:31     40s] z: 8, totalTracks: 1
[02/20 13:56:31     40s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:31     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1378.7M
[02/20 13:56:31     40s] OPERPROF:     Starting CMU at level 3, MEM:1378.7M
[02/20 13:56:31     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1378.7M
[02/20 13:56:31     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.074, MEM:1378.7M
[02/20 13:56:31     40s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1378.7MB).
[02/20 13:56:31     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.087, MEM:1378.7M
[02/20 13:56:31     40s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:56:31     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.7 mem=1378.7M
[02/20 13:56:31     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1378.7M
[02/20 13:56:31     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1378.7M
[02/20 13:56:31     40s] Finished cut-off ROI computation ...
[02/20 13:56:31     40s] Completed resizing move eval ...
[02/20 13:56:31     40s] Committed moves ...
[02/20 13:56:31     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1378.7M
[02/20 13:56:31     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1378.7M
[02/20 13:56:31     40s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s]  0 instances changed cell type
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s]                        UpSize    DownSize   SameSize   Total
[02/20 13:56:31     40s]                        ------    --------   --------   -----
[02/20 13:56:31     40s]     Sequential            0          0          0          0
[02/20 13:56:31     40s]  Combinational            0          0          0          0
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s]  0 instances resized during new FDS.
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] Number of insts committed for which the initial cell was dont use = 0
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] *** FDS finished (cpu=0:00:00.3 real=0:00:00.0 mem=1378.7M) ***
[02/20 13:56:31     40s] 
[02/20 13:56:31     40s] The useful skew maximum allowed delay is: 0.24
[02/20 13:56:31     40s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:56:31     40s] optDesignOneStep: Power Flow
[02/20 13:56:31     40s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:56:31     40s] Deleting Lib Analyzer.
[02/20 13:56:31     40s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:56:31     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.8 mem=1379.7M
[02/20 13:56:31     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.8 mem=1379.7M
[02/20 13:56:31     40s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/20 13:56:31     40s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:40.8/0:00:51.7 (0.8), mem = 1379.7M
[02/20 13:56:31     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.1
[02/20 13:56:31     40s] (I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277
[02/20 13:56:31     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:56:31     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.8 mem=1387.7M
[02/20 13:56:31     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1387.7M
[02/20 13:56:31     40s] z: 2, totalTracks: 1
[02/20 13:56:31     40s] z: 4, totalTracks: 1
[02/20 13:56:31     40s] z: 6, totalTracks: 1
[02/20 13:56:31     40s] z: 8, totalTracks: 1
[02/20 13:56:31     40s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:31     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1387.7M
[02/20 13:56:32     40s] OPERPROF:     Starting CMU at level 3, MEM:1387.7M
[02/20 13:56:32     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1387.7M
[02/20 13:56:32     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1387.7M
[02/20 13:56:32     40s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1387.7MB).
[02/20 13:56:32     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.079, MEM:1387.7M
[02/20 13:56:32     40s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:56:32     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.9 mem=1387.7M
[02/20 13:56:32     40s] ### Creating TopoMgr, started
[02/20 13:56:32     40s] ### Creating TopoMgr, finished
[02/20 13:56:32     40s] 
[02/20 13:56:32     40s] Footprint cell information for calculating maxBufDist
[02/20 13:56:32     40s] *info: There are 18 candidate Buffer cells
[02/20 13:56:32     40s] *info: There are 18 candidate Inverter cells
[02/20 13:56:32     40s] 
[02/20 13:56:32     41s] ### Creating RouteCongInterface, started
[02/20 13:56:32     41s] 
[02/20 13:56:32     41s] Creating Lib Analyzer ...
[02/20 13:56:32     41s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:56:32     41s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:56:32     41s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:56:32     41s] 
[02/20 13:56:33     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.6 mem=1501.8M
[02/20 13:56:33     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.6 mem=1501.8M
[02/20 13:56:33     42s] Creating Lib Analyzer, finished. 
[02/20 13:56:33     42s] 
[02/20 13:56:33     42s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[02/20 13:56:33     42s] 
[02/20 13:56:33     42s] #optDebug: {0, 1.200}
[02/20 13:56:33     42s] ### Creating RouteCongInterface, finished
[02/20 13:56:34     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1520.9M
[02/20 13:56:34     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1520.9M
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Netlist preparation processing... 
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Constant propagation run...
[02/20 13:56:34     43s] CPU of constant propagation run : 0:00:00.0 (mem :1520.9M)
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Dangling output instance removal run...
[02/20 13:56:34     43s] CPU of dangling output instance removal run : 0:00:00.0 (mem :1520.9M)
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Dont care observability instance removal run...
[02/20 13:56:34     43s] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1520.9M)
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Removed instances... 
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Replaced instances... 
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Removed 0 instance
[02/20 13:56:34     43s] 	CPU for removing db instances : 0:00:00.0 (mem :1520.9M)
[02/20 13:56:34     43s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1520.9M)
[02/20 13:56:34     43s] CPU of: netlist preparation :0:00:00.0 (mem :1520.9M)
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Mark undriven nets with IPOIgnored run...
[02/20 13:56:34     43s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1520.9M)
[02/20 13:56:34     43s] *info: Marking 0 isolation instances dont touch
[02/20 13:56:34     43s] *info: Marking 0 level shifter instances dont touch
[02/20 13:56:34     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1501.8M
[02/20 13:56:34     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1501.8M
[02/20 13:56:34     43s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:56:34     43s] (I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277
[02/20 13:56:34     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.1
[02/20 13:56:34     43s] *** AreaOpt [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:00:43.5/0:00:54.3 (0.8), mem = 1501.8M
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] =============================================================================================
[02/20 13:56:34     43s]  Step TAT Report for SimplifyNetlist #1
[02/20 13:56:34     43s] =============================================================================================
[02/20 13:56:34     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:56:34     43s] ---------------------------------------------------------------------------------------------
[02/20 13:56:34     43s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  40.3 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:56:34     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:34     43s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:56:34     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:56:34     43s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (  21.4 % )     0:00:00.6 /  0:00:00.6    1.0
[02/20 13:56:34     43s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:34     43s] [ MISC                   ]          0:00:00.9  (  34.8 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:56:34     43s] ---------------------------------------------------------------------------------------------
[02/20 13:56:34     43s]  SimplifyNetlist #1 TOTAL           0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[02/20 13:56:34     43s] ---------------------------------------------------------------------------------------------
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] skipped the cell partition in DRV
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Active setup views:
[02/20 13:56:34     43s]  WC_VIEW
[02/20 13:56:34     43s]   Dominating endpoints: 0
[02/20 13:56:34     43s]   Dominating TNS: -0.000
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Leakage Power Opt: re-selecting buf/inv list 
[02/20 13:56:34     43s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:56:34     43s] optDesignOneStep: Power Flow
[02/20 13:56:34     43s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:56:34     43s] Deleting Lib Analyzer.
[02/20 13:56:34     43s] Begin: GigaOpt Global Optimization
[02/20 13:56:34     43s] *info: use new DP (enabled)
[02/20 13:56:34     43s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[02/20 13:56:34     43s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:56:34     43s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:43.5/0:00:54.4 (0.8), mem = 1437.8M
[02/20 13:56:34     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.2
[02/20 13:56:34     43s] (I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277
[02/20 13:56:34     43s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:56:34     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.5 mem=1437.8M
[02/20 13:56:34     43s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/20 13:56:34     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1437.8M
[02/20 13:56:34     43s] z: 2, totalTracks: 1
[02/20 13:56:34     43s] z: 4, totalTracks: 1
[02/20 13:56:34     43s] z: 6, totalTracks: 1
[02/20 13:56:34     43s] z: 8, totalTracks: 1
[02/20 13:56:34     43s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:34     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1437.8M
[02/20 13:56:34     43s] OPERPROF:     Starting CMU at level 3, MEM:1437.8M
[02/20 13:56:34     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1437.8M
[02/20 13:56:34     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1437.8M
[02/20 13:56:34     43s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1437.8MB).
[02/20 13:56:34     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:1437.8M
[02/20 13:56:34     43s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:56:34     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.6 mem=1437.8M
[02/20 13:56:34     43s] ### Creating RouteCongInterface, started
[02/20 13:56:34     43s] 
[02/20 13:56:34     43s] Creating Lib Analyzer ...
[02/20 13:56:34     43s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:56:34     43s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:56:34     43s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:56:34     43s] 
[02/20 13:56:35     44s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.7 mem=1437.8M
[02/20 13:56:35     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.7 mem=1437.8M
[02/20 13:56:35     44s] Creating Lib Analyzer, finished. 
[02/20 13:56:35     44s] 
[02/20 13:56:35     44s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[02/20 13:56:35     44s] 
[02/20 13:56:35     44s] #optDebug: {0, 1.200}
[02/20 13:56:35     44s] ### Creating RouteCongInterface, finished
[02/20 13:56:41     50s] *info: 1 clock net excluded
[02/20 13:56:41     50s] *info: 2 special nets excluded.
[02/20 13:56:41     50s] *info: 2 no-driver nets excluded.
[02/20 13:56:43     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1466.9M
[02/20 13:56:43     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1466.9M
[02/20 13:56:43     52s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/20 13:56:43     52s] +--------+--------+----------+------------+--------+----------+---------+--------------+
[02/20 13:56:43     52s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
[02/20 13:56:43     52s] +--------+--------+----------+------------+--------+----------+---------+--------------+
[02/20 13:56:43     52s] |   0.000|   0.000|    49.81%|   0:00:00.0| 1483.9M|   WC_VIEW|       NA| NA           |
[02/20 13:56:43     52s] +--------+--------+----------+------------+--------+----------+---------+--------------+
[02/20 13:56:43     52s] 
[02/20 13:56:43     52s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1483.9M) ***
[02/20 13:56:43     52s] 
[02/20 13:56:43     52s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1483.9M) ***
[02/20 13:56:43     52s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:56:43     52s] 0 Ndr or Layer constraints added by optimization 
[02/20 13:56:43     52s] **** End NDR-Layer Usage Statistics ****
[02/20 13:56:43     52s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/20 13:56:43     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1448.8M
[02/20 13:56:43     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1448.8M
[02/20 13:56:43     52s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:56:43     52s] (I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277
[02/20 13:56:43     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.2
[02/20 13:56:43     52s] *** SetupOpt [finish] : cpu/real = 0:00:08.7/0:00:08.6 (1.0), totSession cpu/real = 0:00:52.2/0:01:03.0 (0.8), mem = 1448.8M
[02/20 13:56:43     52s] 
[02/20 13:56:43     52s] =============================================================================================
[02/20 13:56:43     52s]  Step TAT Report for GlobalOpt #1
[02/20 13:56:43     52s] =============================================================================================
[02/20 13:56:43     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:56:43     52s] ---------------------------------------------------------------------------------------------
[02/20 13:56:43     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:43     52s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  12.6 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:56:43     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:43     52s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:56:43     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:56:43     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:43     52s] [ TransformInit          ]      1   0:00:07.3  (  84.8 % )     0:00:07.3 /  0:00:07.3    1.0
[02/20 13:56:43     52s] [ MISC                   ]          0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    1.2
[02/20 13:56:43     52s] ---------------------------------------------------------------------------------------------
[02/20 13:56:43     52s]  GlobalOpt #1 TOTAL                 0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.7    1.0
[02/20 13:56:43     52s] ---------------------------------------------------------------------------------------------
[02/20 13:56:43     52s] 
[02/20 13:56:43     52s] End: GigaOpt Global Optimization
[02/20 13:56:43     52s] Leakage Power Opt: resetting the buf/inv selection
[02/20 13:56:43     52s] *** Timing Is met
[02/20 13:56:43     52s] *** Check timing (0:00:00.0)
[02/20 13:56:43     52s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:56:43     52s] optDesignOneStep: Power Flow
[02/20 13:56:43     52s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:56:43     52s] Deleting Lib Analyzer.
[02/20 13:56:43     52s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/20 13:56:43     52s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:56:43     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.2 mem=1444.8M
[02/20 13:56:43     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.2 mem=1444.8M
[02/20 13:56:43     52s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/20 13:56:43     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1444.8M
[02/20 13:56:43     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.084, MEM:1444.8M
[02/20 13:56:43     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1440.8M
[02/20 13:56:43     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:1440.8M
[02/20 13:56:43     52s] 
[02/20 13:56:43     52s] *** Start incrementalPlace ***
[02/20 13:56:43     52s] User Input Parameters:
[02/20 13:56:43     52s] - Congestion Driven    : On
[02/20 13:56:43     52s] - Timing Driven        : On
[02/20 13:56:43     52s] - Area-Violation Based : On
[02/20 13:56:43     52s] - Start Rollback Level : -5
[02/20 13:56:43     52s] - Legalized            : On
[02/20 13:56:43     52s] - Window Based         : Off
[02/20 13:56:43     52s] - eDen incr mode       : Off
[02/20 13:56:43     52s] - Small incr mode      : Off
[02/20 13:56:43     52s] 
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] Effort level <high> specified for reg2reg path_group
[02/20 13:56:43     52s] Collecting buffer chain nets ...
[02/20 13:56:43     52s] No Views given, use default active views for adaptive view pruning
[02/20 13:56:43     52s] SKP will enable view:
[02/20 13:56:43     52s]   WC_VIEW
[02/20 13:56:43     52s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1442.8M
[02/20 13:56:43     52s] Starting Early Global Route congestion estimation: mem = 1442.8M
[02/20 13:56:43     52s] (I)       Started Loading and Dumping File ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Reading DB...
[02/20 13:56:43     52s] (I)       Read data from FE... (mem=1442.8M)
[02/20 13:56:43     52s] (I)       Read nodes and places... (mem=1442.8M)
[02/20 13:56:43     52s] (I)       Done Read nodes and places (cpu=0.000s, mem=1442.8M)
[02/20 13:56:43     52s] (I)       Read nets... (mem=1442.8M)
[02/20 13:56:43     52s] (I)       Done Read nets (cpu=0.000s, mem=1442.8M)
[02/20 13:56:43     52s] (I)       Done Read data from FE (cpu=0.000s, mem=1442.8M)
[02/20 13:56:43     52s] (I)       before initializing RouteDB syMemory usage = 1442.8 MB
[02/20 13:56:43     52s] (I)       Honor MSV route constraint: false
[02/20 13:56:43     52s] (I)       Maximum routing layer  : 127
[02/20 13:56:43     52s] (I)       Minimum routing layer  : 2
[02/20 13:56:43     52s] (I)       Supply scale factor H  : 1.00
[02/20 13:56:43     52s] (I)       Supply scale factor V  : 1.00
[02/20 13:56:43     52s] (I)       Tracks used by clock wire: 0
[02/20 13:56:43     52s] (I)       Reverse direction      : 
[02/20 13:56:43     52s] (I)       Honor partition pin guides: true
[02/20 13:56:43     52s] (I)       Route selected nets only: false
[02/20 13:56:43     52s] (I)       Route secondary PG pins: false
[02/20 13:56:43     52s] (I)       Second PG max fanout   : 2147483647
[02/20 13:56:43     52s] (I)       Apply function for special wires: true
[02/20 13:56:43     52s] (I)       Layer by layer blockage reading: true
[02/20 13:56:43     52s] (I)       Offset calculation fix : true
[02/20 13:56:43     52s] (I)       Route stripe layer range: 
[02/20 13:56:43     52s] (I)       Honor partition fences : 
[02/20 13:56:43     52s] (I)       Honor partition pin    : 
[02/20 13:56:43     52s] (I)       Honor partition fences with feedthrough: 
[02/20 13:56:43     52s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:56:43     52s] (I)       Use row-based GCell size
[02/20 13:56:43     52s] (I)       Use row-based GCell align
[02/20 13:56:43     52s] (I)       GCell unit size   : 3600
[02/20 13:56:43     52s] (I)       GCell multiplier  : 1
[02/20 13:56:43     52s] (I)       GCell row height  : 3600
[02/20 13:56:43     52s] (I)       Actual row height : 3600
[02/20 13:56:43     52s] (I)       GCell align ref   : 20000 20000
[02/20 13:56:43     52s] [NR-eGR] Track table information for default rule: 
[02/20 13:56:43     52s] [NR-eGR] M1 has no routable track
[02/20 13:56:43     52s] [NR-eGR] M2 has single uniform track structure
[02/20 13:56:43     52s] [NR-eGR] M3 has single uniform track structure
[02/20 13:56:43     52s] [NR-eGR] M4 has single uniform track structure
[02/20 13:56:43     52s] [NR-eGR] M5 has single uniform track structure
[02/20 13:56:43     52s] [NR-eGR] M6 has single uniform track structure
[02/20 13:56:43     52s] [NR-eGR] M7 has single uniform track structure
[02/20 13:56:43     52s] [NR-eGR] M8 has single uniform track structure
[02/20 13:56:43     52s] (I)       ===========================================================================
[02/20 13:56:43     52s] (I)       == Report All Rule Vias ==
[02/20 13:56:43     52s] (I)       ===========================================================================
[02/20 13:56:43     52s] (I)        Via Rule : (Default)
[02/20 13:56:43     52s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:56:43     52s] (I)       ---------------------------------------------------------------------------
[02/20 13:56:43     52s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:56:43     52s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:56:43     52s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:56:43     52s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:56:43     52s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:56:43     52s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:56:43     52s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:56:43     52s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:56:43     52s] (I)       ===========================================================================
[02/20 13:56:43     52s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] [NR-eGR] Read 188 PG shapes
[02/20 13:56:43     52s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:56:43     52s] [NR-eGR] #Instance Blockages : 0
[02/20 13:56:43     52s] [NR-eGR] #PG Blockages       : 188
[02/20 13:56:43     52s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:56:43     52s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:56:43     52s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:56:43     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:56:43     52s] (I)       readDataFromPlaceDB
[02/20 13:56:43     52s] (I)       Read net information..
[02/20 13:56:43     52s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[02/20 13:56:43     52s] (I)       Read testcase time = 0.000 seconds
[02/20 13:56:43     52s] 
[02/20 13:56:43     52s] (I)       early_global_route_priority property id does not exist.
[02/20 13:56:43     52s] (I)       Start initializing grid graph
[02/20 13:56:43     52s] (I)       End initializing grid graph
[02/20 13:56:43     52s] (I)       Model blockages into capacity
[02/20 13:56:43     52s] (I)       Read Num Blocks=188  Num Prerouted Wires=0  Num CS=0
[02/20 13:56:43     52s] (I)       Started Modeling ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Started Modeling Layer 1 ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Started Modeling Layer 2 ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 0
[02/20 13:56:43     52s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Started Modeling Layer 3 ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 0
[02/20 13:56:43     52s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Started Modeling Layer 4 ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 0
[02/20 13:56:43     52s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Started Modeling Layer 5 ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:43     52s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Started Modeling Layer 6 ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:43     52s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Started Modeling Layer 7 ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:43     52s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Started Modeling Layer 8 ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:43     52s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       -- layer congestion ratio --
[02/20 13:56:43     52s] (I)       Layer 1 : 0.100000
[02/20 13:56:43     52s] (I)       Layer 2 : 0.700000
[02/20 13:56:43     52s] (I)       Layer 3 : 0.700000
[02/20 13:56:43     52s] (I)       Layer 4 : 0.700000
[02/20 13:56:43     52s] (I)       Layer 5 : 0.700000
[02/20 13:56:43     52s] (I)       Layer 6 : 0.700000
[02/20 13:56:43     52s] (I)       Layer 7 : 0.700000
[02/20 13:56:43     52s] (I)       Layer 8 : 0.700000
[02/20 13:56:43     52s] (I)       ----------------------------
[02/20 13:56:43     52s] (I)       Number of ignored nets = 0
[02/20 13:56:43     52s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:56:43     52s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:56:43     52s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:56:43     52s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:56:43     52s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:56:43     52s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:56:43     52s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:56:43     52s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:56:43     52s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:56:43     52s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/20 13:56:43     52s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1442.8 MB
[02/20 13:56:43     52s] (I)       Ndr track 0 does not exist
[02/20 13:56:43     52s] (I)       Layer1  viaCost=300.00
[02/20 13:56:43     52s] (I)       Layer2  viaCost=100.00
[02/20 13:56:43     52s] (I)       Layer3  viaCost=100.00
[02/20 13:56:43     52s] (I)       Layer4  viaCost=100.00
[02/20 13:56:43     52s] (I)       Layer5  viaCost=100.00
[02/20 13:56:43     52s] (I)       Layer6  viaCost=200.00
[02/20 13:56:43     52s] (I)       Layer7  viaCost=100.00
[02/20 13:56:43     52s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:56:43     52s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:56:43     52s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:56:43     52s] (I)       Site width          :   400  (dbu)
[02/20 13:56:43     52s] (I)       Row height          :  3600  (dbu)
[02/20 13:56:43     52s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:56:43     52s] (I)       GCell width         :  3600  (dbu)
[02/20 13:56:43     52s] (I)       GCell height        :  3600  (dbu)
[02/20 13:56:43     52s] (I)       Grid                :    23    21     8
[02/20 13:56:43     52s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:56:43     52s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:56:43     52s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:56:43     52s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:56:43     52s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:56:43     52s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:43     52s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:43     52s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:56:43     52s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:56:43     52s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:56:43     52s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:56:43     52s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:56:43     52s] (I)       --------------------------------------------------------
[02/20 13:56:43     52s] 
[02/20 13:56:43     52s] [NR-eGR] ============ Routing rule table ============
[02/20 13:56:43     52s] [NR-eGR] Rule id: 0  Nets: 47 
[02/20 13:56:43     52s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:56:43     52s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:56:43     52s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:43     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:43     52s] [NR-eGR] ========================================
[02/20 13:56:43     52s] [NR-eGR] 
[02/20 13:56:43     52s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:56:43     52s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:56:43     52s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:56:43     52s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:56:43     52s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:56:43     52s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:56:43     52s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:56:43     52s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:56:43     52s] (I)       After initializing earlyGlobalRoute syMemory usage = 1442.8 MB
[02/20 13:56:43     52s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Started Global Routing ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       ============= Initialization =============
[02/20 13:56:43     52s] (I)       totalPins=117  totalGlobalPin=114 (97.44%)
[02/20 13:56:43     52s] (I)       Started Build MST ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Generate topology with single threads
[02/20 13:56:43     52s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:56:43     52s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/20 13:56:43     52s] (I)       ============  Phase 1a Route ============
[02/20 13:56:43     52s] (I)       Started Phase 1a ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:43     52s] (I)       
[02/20 13:56:43     52s] (I)       ============  Phase 1b Route ============
[02/20 13:56:43     52s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:43     52s] (I)       
[02/20 13:56:43     52s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[02/20 13:56:43     52s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:56:43     52s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:56:43     52s] (I)       ============  Phase 1c Route ============
[02/20 13:56:43     52s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:43     52s] (I)       
[02/20 13:56:43     52s] (I)       ============  Phase 1d Route ============
[02/20 13:56:43     52s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:43     52s] (I)       
[02/20 13:56:43     52s] (I)       ============  Phase 1e Route ============
[02/20 13:56:43     52s] (I)       Started Phase 1e ( Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Usage: 247 = (175 H, 72 V) = (1.88% H, 0.67% V) = (3.150e+02um H, 1.296e+02um V)
[02/20 13:56:43     52s] (I)       
[02/20 13:56:43     52s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[02/20 13:56:43     52s] [NR-eGR] 
[02/20 13:56:43     52s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       Running layer assignment with 1 threads
[02/20 13:56:43     52s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       ============  Phase 1l Route ============
[02/20 13:56:43     52s] (I)       
[02/20 13:56:43     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:56:43     52s] [NR-eGR]                        OverCon            
[02/20 13:56:43     52s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:56:43     52s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:56:43     52s] [NR-eGR] ----------------------------------------------
[02/20 13:56:43     52s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:43     52s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:43     52s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:43     52s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:43     52s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:43     52s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:43     52s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:43     52s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:43     52s] [NR-eGR] ----------------------------------------------
[02/20 13:56:43     52s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:56:43     52s] [NR-eGR] 
[02/20 13:56:43     52s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1442.80 MB )
[02/20 13:56:43     52s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:56:43     52s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:56:43     52s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:56:43     52s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1442.8M
[02/20 13:56:43     52s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.011, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:1442.8M
[02/20 13:56:43     52s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:43     52s] [hotspot] |            |   max hotspot | total hotspot |
[02/20 13:56:43     52s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:43     52s] [hotspot] | normalized |          0.00 |          0.00 |
[02/20 13:56:43     52s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:43     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:56:43     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:56:43     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1442.8M
[02/20 13:56:43     52s] 
[02/20 13:56:43     52s] === incrementalPlace Internal Loop 1 ===
[02/20 13:56:43     52s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/20 13:56:43     52s] OPERPROF: Starting IPInitSPData at level 1, MEM:1442.8M
[02/20 13:56:43     52s] z: 2, totalTracks: 1
[02/20 13:56:43     52s] z: 4, totalTracks: 1
[02/20 13:56:43     52s] z: 6, totalTracks: 1
[02/20 13:56:43     52s] z: 8, totalTracks: 1
[02/20 13:56:43     52s] #spOpts: N=65 minPadR=1.1 
[02/20 13:56:43     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF:   Starting post-place ADS at level 2, MEM:1442.8M
[02/20 13:56:43     52s] ADSU 0.498 -> 0.498. GS 14.400
[02/20 13:56:43     52s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF:   Starting spMPad at level 2, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF:     Starting spContextMPad at level 3, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1442.8M
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] [spp] 0
[02/20 13:56:43     52s] [adp] 0:1:1:3
[02/20 13:56:43     52s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1442.8M
[02/20 13:56:43     52s] SP #FI/SF FL/PI 0/0 28/0
[02/20 13:56:43     52s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.080, REAL:0.079, MEM:1442.8M
[02/20 13:56:43     52s] PP off. flexM 0
[02/20 13:56:43     52s] OPERPROF: Starting CDPad at level 1, MEM:1442.8M
[02/20 13:56:43     52s] 3DP is on.
[02/20 13:56:43     52s] 3DP OF M2 0.003, M4 0.000. Diff 0
[02/20 13:56:43     52s] design sh 0.213.
[02/20 13:56:43     52s] design sh 0.213.
[02/20 13:56:43     52s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/20 13:56:43     52s] design sh 0.209.
[02/20 13:56:43     52s] CDPadU 0.761 -> 0.561. R=0.498, N=28, GS=1.800
[02/20 13:56:43     52s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.001, MEM:1442.8M
[02/20 13:56:43     52s] OPERPROF: Starting InitSKP at level 1, MEM:1442.8M
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[02/20 13:56:43     52s] OPERPROF: Finished InitSKP at level 1, CPU:0.020, REAL:0.025, MEM:1443.8M
[02/20 13:56:43     52s] NP #FI/FS/SF FL/PI: 0/0/0 28/0
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] OPERPROF: Starting npPlace at level 1, MEM:1443.8M
[02/20 13:56:43     52s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[02/20 13:56:43     52s] No instances found in the vector
[02/20 13:56:43     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1443.8M, DRC: 0)
[02/20 13:56:43     52s] 0 (out of 0) MH cells were successfully legalized.
[02/20 13:56:43     52s] Iteration  4: Total net bbox = 4.970e+02 (3.86e+02 1.11e+02)
[02/20 13:56:43     52s]               Est.  stn bbox = 5.279e+02 (4.05e+02 1.23e+02)
[02/20 13:56:43     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1418.7M
[02/20 13:56:43     52s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.056, MEM:1418.7M
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] NP #FI/FS/SF FL/PI: 0/0/0 28/0
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] OPERPROF: Starting npPlace at level 1, MEM:1418.7M
[02/20 13:56:43     52s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[02/20 13:56:43     52s] No instances found in the vector
[02/20 13:56:43     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1418.7M, DRC: 0)
[02/20 13:56:43     52s] 0 (out of 0) MH cells were successfully legalized.
[02/20 13:56:43     52s] Iteration  5: Total net bbox = 5.031e+02 (3.86e+02 1.17e+02)
[02/20 13:56:43     52s]               Est.  stn bbox = 5.348e+02 (4.06e+02 1.29e+02)
[02/20 13:56:43     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1418.7M
[02/20 13:56:43     52s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.020, MEM:1418.7M
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] NP #FI/FS/SF FL/PI: 0/0/0 28/0
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] OPERPROF: Starting npPlace at level 1, MEM:1418.7M
[02/20 13:56:43     52s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[02/20 13:56:43     52s] No instances found in the vector
[02/20 13:56:43     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1418.7M, DRC: 0)
[02/20 13:56:43     52s] 0 (out of 0) MH cells were successfully legalized.
[02/20 13:56:43     52s] Iteration  6: Total net bbox = 5.362e+02 (3.92e+02 1.44e+02)
[02/20 13:56:43     52s]               Est.  stn bbox = 5.687e+02 (4.12e+02 1.56e+02)
[02/20 13:56:43     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1418.7M
[02/20 13:56:43     52s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.036, MEM:1418.7M
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] NP #FI/FS/SF FL/PI: 0/0/0 28/0
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] OPERPROF: Starting npPlace at level 1, MEM:1418.7M
[02/20 13:56:43     52s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[02/20 13:56:43     52s] No instances found in the vector
[02/20 13:56:43     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1418.7M, DRC: 0)
[02/20 13:56:43     52s] 0 (out of 0) MH cells were successfully legalized.
[02/20 13:56:43     52s] Iteration  7: Total net bbox = 5.478e+02 (4.01e+02 1.47e+02)
[02/20 13:56:43     52s]               Est.  stn bbox = 5.803e+02 (4.21e+02 1.59e+02)
[02/20 13:56:43     52s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1418.7M
[02/20 13:56:43     52s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.048, MEM:1418.7M
[02/20 13:56:43     52s] Move report: Timing Driven Placement moves 28 insts, mean move: 2.44 um, max move: 5.66 um
[02/20 13:56:43     52s] 	Max move on inst (x_q_reg_1_): (10.80, 11.80) --> (15.59, 10.93)
[02/20 13:56:43     52s] no activity file in design. spp won't run.
[02/20 13:56:43     52s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1418.7M
[02/20 13:56:43     52s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1418.7M
[02/20 13:56:43     52s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1418.7M
[02/20 13:56:43     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1418.7M
[02/20 13:56:43     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1418.7M
[02/20 13:56:43     52s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.006, MEM:1418.7M
[02/20 13:56:43     52s] 
[02/20 13:56:43     52s] Finished Incremental Placement (cpu=0:00:00.3, real=0:00:00.0, mem=1418.7M)
[02/20 13:56:43     52s] CongRepair sets shifter mode to gplace
[02/20 13:56:43     52s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1418.7M
[02/20 13:56:43     52s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1418.7M
[02/20 13:56:43     52s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1418.7M
[02/20 13:56:43     52s] z: 2, totalTracks: 1
[02/20 13:56:43     52s] z: 4, totalTracks: 1
[02/20 13:56:43     52s] z: 6, totalTracks: 1
[02/20 13:56:43     52s] z: 8, totalTracks: 1
[02/20 13:56:43     52s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:43     52s] All LLGs are deleted
[02/20 13:56:43     52s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1418.7M
[02/20 13:56:43     52s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1418.7M
[02/20 13:56:43     52s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1418.7M
[02/20 13:56:43     52s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1418.7M
[02/20 13:56:43     52s] Core basic site is core
[02/20 13:56:44     52s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:56:44     52s] SiteArray: use 12,288 bytes
[02/20 13:56:44     52s] SiteArray: current memory after site array memory allocation 1418.7M
[02/20 13:56:44     52s] SiteArray: FP blocked sites are writable
[02/20 13:56:44     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:56:44     52s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1418.7M
[02/20 13:56:44     52s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:56:44     52s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1418.7M
[02/20 13:56:44     52s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.070, REAL:0.076, MEM:1418.7M
[02/20 13:56:44     52s] OPERPROF:         Starting CMU at level 5, MEM:1418.7M
[02/20 13:56:44     52s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.000, MEM:1418.7M
[02/20 13:56:44     52s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.080, REAL:0.077, MEM:1418.7M
[02/20 13:56:44     52s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1418.7MB).
[02/20 13:56:44     52s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.084, MEM:1418.7M
[02/20 13:56:44     52s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.090, REAL:0.085, MEM:1418.7M
[02/20 13:56:44     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.2
[02/20 13:56:44     52s] OPERPROF:   Starting RefinePlace at level 2, MEM:1418.7M
[02/20 13:56:44     52s] *** Starting refinePlace (0:00:53.0 mem=1418.7M) ***
[02/20 13:56:44     52s] Total net bbox length = 4.888e+02 (3.427e+02 1.461e+02) (ext = 2.615e+02)
[02/20 13:56:44     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:44     52s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1418.7M
[02/20 13:56:44     52s] Starting refinePlace ...
[02/20 13:56:44     52s] ** Cut row section cpu time 0:00:00.0.
[02/20 13:56:44     52s]    Spread Effort: high, pre-route mode, useDDP on.
[02/20 13:56:44     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1418.7MB) @(0:00:53.0 - 0:00:53.0).
[02/20 13:56:44     52s] Move report: preRPlace moves 28 insts, mean move: 0.51 um, max move: 0.94 um
[02/20 13:56:44     52s] 	Max move on inst (x_q_reg_1_): (15.59, 10.93) --> (15.60, 10.00)
[02/20 13:56:44     52s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/20 13:56:44     52s] wireLenOptFixPriorityInst 0 inst fixed
[02/20 13:56:44     52s] Placement tweakage begins.
[02/20 13:56:44     52s] wire length = 5.183e+02
[02/20 13:56:44     52s] wire length = 5.139e+02
[02/20 13:56:44     52s] Placement tweakage ends.
[02/20 13:56:44     52s] Move report: tweak moves 6 insts, mean move: 5.27 um, max move: 5.80 um
[02/20 13:56:44     52s] 	Max move on inst (z_q_reg_3_): (16.20, 26.20) --> (10.40, 26.20)
[02/20 13:56:44     52s] 
[02/20 13:56:44     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:56:44     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:44     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1418.7MB) @(0:00:53.0 - 0:00:53.0).
[02/20 13:56:44     52s] Move report: Detail placement moves 28 insts, mean move: 1.64 um, max move: 6.26 um
[02/20 13:56:44     52s] 	Max move on inst (z_q_reg_2_): (10.45, 25.70) --> (16.20, 26.20)
[02/20 13:56:44     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1418.7MB
[02/20 13:56:44     52s] Statistics of distance of Instance movement in refine placement:
[02/20 13:56:44     52s]   maximum (X+Y) =         6.26 um
[02/20 13:56:44     52s]   inst (z_q_reg_2_) with max move: (10.4495, 25.695) -> (16.2, 26.2)
[02/20 13:56:44     52s]   mean    (X+Y) =         1.64 um
[02/20 13:56:44     52s] Summary Report:
[02/20 13:56:44     52s] Instances move: 28 (out of 28 movable)
[02/20 13:56:44     52s] Instances flipped: 0
[02/20 13:56:44     52s] Mean displacement: 1.64 um
[02/20 13:56:44     52s] Max displacement: 6.26 um (Instance: z_q_reg_2_) (10.4495, 25.695) -> (16.2, 26.2)
[02/20 13:56:44     52s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/20 13:56:44     52s] Total instances moved : 28
[02/20 13:56:44     52s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.006, MEM:1418.7M
[02/20 13:56:44     52s] Total net bbox length = 4.841e+02 (3.347e+02 1.494e+02) (ext = 2.679e+02)
[02/20 13:56:44     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1418.7MB
[02/20 13:56:44     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1418.7MB) @(0:00:53.0 - 0:00:53.0).
[02/20 13:56:44     52s] *** Finished refinePlace (0:00:53.0 mem=1418.7M) ***
[02/20 13:56:44     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.2
[02/20 13:56:44     52s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.011, MEM:1418.7M
[02/20 13:56:44     52s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1418.7M
[02/20 13:56:44     52s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:1418.7M
[02/20 13:56:44     52s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.100, MEM:1418.7M
[02/20 13:56:44     52s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1418.7M
[02/20 13:56:44     52s] Starting Early Global Route congestion estimation: mem = 1418.7M
[02/20 13:56:44     52s] (I)       Started Loading and Dumping File ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     52s] (I)       Reading DB...
[02/20 13:56:44     52s] (I)       Read data from FE... (mem=1418.7M)
[02/20 13:56:44     52s] (I)       Read nodes and places... (mem=1418.7M)
[02/20 13:56:44     52s] (I)       Done Read nodes and places (cpu=0.000s, mem=1418.7M)
[02/20 13:56:44     52s] (I)       Read nets... (mem=1418.7M)
[02/20 13:56:44     52s] (I)       Done Read nets (cpu=0.000s, mem=1418.7M)
[02/20 13:56:44     52s] (I)       Done Read data from FE (cpu=0.000s, mem=1418.7M)
[02/20 13:56:44     52s] (I)       before initializing RouteDB syMemory usage = 1418.7 MB
[02/20 13:56:44     52s] (I)       Honor MSV route constraint: false
[02/20 13:56:44     52s] (I)       Maximum routing layer  : 127
[02/20 13:56:44     52s] (I)       Minimum routing layer  : 2
[02/20 13:56:44     52s] (I)       Supply scale factor H  : 1.00
[02/20 13:56:44     52s] (I)       Supply scale factor V  : 1.00
[02/20 13:56:44     52s] (I)       Tracks used by clock wire: 0
[02/20 13:56:44     52s] (I)       Reverse direction      : 
[02/20 13:56:44     52s] (I)       Honor partition pin guides: true
[02/20 13:56:44     52s] (I)       Route selected nets only: false
[02/20 13:56:44     52s] (I)       Route secondary PG pins: false
[02/20 13:56:44     52s] (I)       Second PG max fanout   : 2147483647
[02/20 13:56:44     52s] (I)       Apply function for special wires: true
[02/20 13:56:44     52s] (I)       Layer by layer blockage reading: true
[02/20 13:56:44     52s] (I)       Offset calculation fix : true
[02/20 13:56:44     52s] (I)       Route stripe layer range: 
[02/20 13:56:44     52s] (I)       Honor partition fences : 
[02/20 13:56:44     52s] (I)       Honor partition pin    : 
[02/20 13:56:44     52s] (I)       Honor partition fences with feedthrough: 
[02/20 13:56:44     52s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:56:44     52s] (I)       Use row-based GCell size
[02/20 13:56:44     52s] (I)       Use row-based GCell align
[02/20 13:56:44     52s] (I)       GCell unit size   : 3600
[02/20 13:56:44     52s] (I)       GCell multiplier  : 1
[02/20 13:56:44     52s] (I)       GCell row height  : 3600
[02/20 13:56:44     52s] (I)       Actual row height : 3600
[02/20 13:56:44     52s] (I)       GCell align ref   : 20000 20000
[02/20 13:56:44     52s] [NR-eGR] Track table information for default rule: 
[02/20 13:56:44     52s] [NR-eGR] M1 has no routable track
[02/20 13:56:44     52s] [NR-eGR] M2 has single uniform track structure
[02/20 13:56:44     52s] [NR-eGR] M3 has single uniform track structure
[02/20 13:56:44     52s] [NR-eGR] M4 has single uniform track structure
[02/20 13:56:44     52s] [NR-eGR] M5 has single uniform track structure
[02/20 13:56:44     52s] [NR-eGR] M6 has single uniform track structure
[02/20 13:56:44     52s] [NR-eGR] M7 has single uniform track structure
[02/20 13:56:44     52s] [NR-eGR] M8 has single uniform track structure
[02/20 13:56:44     52s] (I)       ===========================================================================
[02/20 13:56:44     52s] (I)       == Report All Rule Vias ==
[02/20 13:56:44     52s] (I)       ===========================================================================
[02/20 13:56:44     52s] (I)        Via Rule : (Default)
[02/20 13:56:44     52s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:56:44     52s] (I)       ---------------------------------------------------------------------------
[02/20 13:56:44     52s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:56:44     52s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:56:44     52s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:56:44     52s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:56:44     52s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:56:44     52s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:56:44     52s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:56:44     52s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:56:44     52s] (I)       ===========================================================================
[02/20 13:56:44     52s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     52s] [NR-eGR] Read 188 PG shapes
[02/20 13:56:44     52s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     52s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:56:44     52s] [NR-eGR] #Instance Blockages : 0
[02/20 13:56:44     52s] [NR-eGR] #PG Blockages       : 188
[02/20 13:56:44     52s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:56:44     52s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:56:44     52s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:56:44     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:56:44     52s] (I)       readDataFromPlaceDB
[02/20 13:56:44     52s] (I)       Read net information..
[02/20 13:56:44     52s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[02/20 13:56:44     52s] (I)       Read testcase time = 0.000 seconds
[02/20 13:56:44     52s] 
[02/20 13:56:44     52s] (I)       early_global_route_priority property id does not exist.
[02/20 13:56:44     52s] (I)       Start initializing grid graph
[02/20 13:56:44     52s] (I)       End initializing grid graph
[02/20 13:56:44     52s] (I)       Model blockages into capacity
[02/20 13:56:44     52s] (I)       Read Num Blocks=188  Num Prerouted Wires=0  Num CS=0
[02/20 13:56:44     52s] (I)       Started Modeling ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     52s] (I)       Started Modeling Layer 1 ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     52s] (I)       Started Modeling Layer 2 ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     52s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 0
[02/20 13:56:44     52s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Started Modeling Layer 3 ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 0
[02/20 13:56:44     53s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Started Modeling Layer 4 ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 0
[02/20 13:56:44     53s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Started Modeling Layer 5 ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:44     53s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Started Modeling Layer 6 ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:44     53s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Started Modeling Layer 7 ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:44     53s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Started Modeling Layer 8 ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:44     53s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       -- layer congestion ratio --
[02/20 13:56:44     53s] (I)       Layer 1 : 0.100000
[02/20 13:56:44     53s] (I)       Layer 2 : 0.700000
[02/20 13:56:44     53s] (I)       Layer 3 : 0.700000
[02/20 13:56:44     53s] (I)       Layer 4 : 0.700000
[02/20 13:56:44     53s] (I)       Layer 5 : 0.700000
[02/20 13:56:44     53s] (I)       Layer 6 : 0.700000
[02/20 13:56:44     53s] (I)       Layer 7 : 0.700000
[02/20 13:56:44     53s] (I)       Layer 8 : 0.700000
[02/20 13:56:44     53s] (I)       ----------------------------
[02/20 13:56:44     53s] (I)       Number of ignored nets = 0
[02/20 13:56:44     53s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:56:44     53s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:56:44     53s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:56:44     53s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:56:44     53s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:56:44     53s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:56:44     53s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:56:44     53s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:56:44     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:56:44     53s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/20 13:56:44     53s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1418.7 MB
[02/20 13:56:44     53s] (I)       Ndr track 0 does not exist
[02/20 13:56:44     53s] (I)       Layer1  viaCost=300.00
[02/20 13:56:44     53s] (I)       Layer2  viaCost=100.00
[02/20 13:56:44     53s] (I)       Layer3  viaCost=100.00
[02/20 13:56:44     53s] (I)       Layer4  viaCost=100.00
[02/20 13:56:44     53s] (I)       Layer5  viaCost=100.00
[02/20 13:56:44     53s] (I)       Layer6  viaCost=200.00
[02/20 13:56:44     53s] (I)       Layer7  viaCost=100.00
[02/20 13:56:44     53s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:56:44     53s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:56:44     53s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:56:44     53s] (I)       Site width          :   400  (dbu)
[02/20 13:56:44     53s] (I)       Row height          :  3600  (dbu)
[02/20 13:56:44     53s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:56:44     53s] (I)       GCell width         :  3600  (dbu)
[02/20 13:56:44     53s] (I)       GCell height        :  3600  (dbu)
[02/20 13:56:44     53s] (I)       Grid                :    23    21     8
[02/20 13:56:44     53s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:56:44     53s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:56:44     53s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:56:44     53s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:56:44     53s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:56:44     53s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:44     53s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:44     53s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:56:44     53s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:56:44     53s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:56:44     53s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:56:44     53s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:56:44     53s] (I)       --------------------------------------------------------
[02/20 13:56:44     53s] 
[02/20 13:56:44     53s] [NR-eGR] ============ Routing rule table ============
[02/20 13:56:44     53s] [NR-eGR] Rule id: 0  Nets: 47 
[02/20 13:56:44     53s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:56:44     53s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:56:44     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:44     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:44     53s] [NR-eGR] ========================================
[02/20 13:56:44     53s] [NR-eGR] 
[02/20 13:56:44     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:56:44     53s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:56:44     53s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:56:44     53s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:56:44     53s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:56:44     53s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:56:44     53s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:56:44     53s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:56:44     53s] (I)       After initializing earlyGlobalRoute syMemory usage = 1418.7 MB
[02/20 13:56:44     53s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Started Global Routing ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       ============= Initialization =============
[02/20 13:56:44     53s] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/20 13:56:44     53s] (I)       Started Build MST ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Generate topology with single threads
[02/20 13:56:44     53s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:56:44     53s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/20 13:56:44     53s] (I)       ============  Phase 1a Route ============
[02/20 13:56:44     53s] (I)       Started Phase 1a ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Usage: 263 = (171 H, 92 V) = (1.83% H, 0.86% V) = (3.078e+02um H, 1.656e+02um V)
[02/20 13:56:44     53s] (I)       
[02/20 13:56:44     53s] (I)       ============  Phase 1b Route ============
[02/20 13:56:44     53s] (I)       Usage: 263 = (171 H, 92 V) = (1.83% H, 0.86% V) = (3.078e+02um H, 1.656e+02um V)
[02/20 13:56:44     53s] (I)       
[02/20 13:56:44     53s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.734000e+02um
[02/20 13:56:44     53s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:56:44     53s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:56:44     53s] (I)       ============  Phase 1c Route ============
[02/20 13:56:44     53s] (I)       Usage: 263 = (171 H, 92 V) = (1.83% H, 0.86% V) = (3.078e+02um H, 1.656e+02um V)
[02/20 13:56:44     53s] (I)       
[02/20 13:56:44     53s] (I)       ============  Phase 1d Route ============
[02/20 13:56:44     53s] (I)       Usage: 263 = (171 H, 92 V) = (1.83% H, 0.86% V) = (3.078e+02um H, 1.656e+02um V)
[02/20 13:56:44     53s] (I)       
[02/20 13:56:44     53s] (I)       ============  Phase 1e Route ============
[02/20 13:56:44     53s] (I)       Started Phase 1e ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Usage: 263 = (171 H, 92 V) = (1.83% H, 0.86% V) = (3.078e+02um H, 1.656e+02um V)
[02/20 13:56:44     53s] (I)       
[02/20 13:56:44     53s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.734000e+02um
[02/20 13:56:44     53s] [NR-eGR] 
[02/20 13:56:44     53s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Running layer assignment with 1 threads
[02/20 13:56:44     53s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       ============  Phase 1l Route ============
[02/20 13:56:44     53s] (I)       
[02/20 13:56:44     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:56:44     53s] [NR-eGR]                        OverCon            
[02/20 13:56:44     53s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:56:44     53s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:56:44     53s] [NR-eGR] ----------------------------------------------
[02/20 13:56:44     53s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:44     53s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:44     53s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:44     53s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:44     53s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:44     53s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:44     53s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:44     53s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:44     53s] [NR-eGR] ----------------------------------------------
[02/20 13:56:44     53s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:56:44     53s] [NR-eGR] 
[02/20 13:56:44     53s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:56:44     53s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:56:44     53s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:56:44     53s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1418.7M
[02/20 13:56:44     53s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.011, MEM:1418.7M
[02/20 13:56:44     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:1418.7M
[02/20 13:56:44     53s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:44     53s] [hotspot] |            |   max hotspot | total hotspot |
[02/20 13:56:44     53s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:44     53s] [hotspot] | normalized |          0.00 |          0.00 |
[02/20 13:56:44     53s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:44     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:56:44     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:56:44     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1418.7M
[02/20 13:56:44     53s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1418.7M
[02/20 13:56:44     53s] Starting Early Global Route wiring: mem = 1418.7M
[02/20 13:56:44     53s] (I)       ============= track Assignment ============
[02/20 13:56:44     53s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Started Greedy Track Assignment ( Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:56:44     53s] (I)       Running track assignment with 1 threads
[02/20 13:56:44     53s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] (I)       Run Multi-thread track assignment
[02/20 13:56:44     53s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1418.70 MB )
[02/20 13:56:44     53s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:44     53s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[02/20 13:56:44     53s] [NR-eGR]     M2  (2V) length: 1.687000e+02um, number of vias: 148
[02/20 13:56:44     53s] [NR-eGR]     M3  (3H) length: 3.484000e+02um, number of vias: 0
[02/20 13:56:44     53s] [NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:44     53s] [NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:44     53s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:44     53s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:44     53s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:44     53s] [NR-eGR] Total length: 5.171000e+02um, number of vias: 265
[02/20 13:56:44     53s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:44     53s] [NR-eGR] Total eGR-routed clock nets wire length: 7.330000e+01um 
[02/20 13:56:44     53s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:44     53s] Early Global Route wiring runtime: 0.01 seconds, mem = 1416.7M
[02/20 13:56:44     53s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.010, MEM:1416.7M
[02/20 13:56:44     53s] 0 delay mode for cte disabled.
[02/20 13:56:44     53s] SKP cleared!
[02/20 13:56:44     53s] 
[02/20 13:56:44     53s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
[02/20 13:56:44     53s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1416.7M
[02/20 13:56:44     53s] All LLGs are deleted
[02/20 13:56:44     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1416.7M
[02/20 13:56:44     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1416.7M
[02/20 13:56:44     53s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1416.7M
[02/20 13:56:44     53s] Start to check current routing status for nets...
[02/20 13:56:44     53s] All nets are already routed correctly.
[02/20 13:56:44     53s] End to check current routing status for nets (mem=1416.7M)
[02/20 13:56:44     53s] Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
[02/20 13:56:44     53s] PreRoute RC Extraction called for design add.
[02/20 13:56:44     53s] RC Extraction called in multi-corner(2) mode.
[02/20 13:56:44     53s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:56:44     53s] RCMode: PreRoute
[02/20 13:56:44     53s]       RC Corner Indexes            0       1   
[02/20 13:56:44     53s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:56:44     53s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:56:44     53s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:56:44     53s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:56:44     53s] Shrink Factor                : 1.00000
[02/20 13:56:44     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/20 13:56:44     53s] Using capacitance table file ...
[02/20 13:56:44     53s] LayerId::1 widthSet size::4
[02/20 13:56:44     53s] LayerId::2 widthSet size::4
[02/20 13:56:44     53s] LayerId::3 widthSet size::4
[02/20 13:56:44     53s] LayerId::4 widthSet size::4
[02/20 13:56:44     53s] LayerId::5 widthSet size::4
[02/20 13:56:44     53s] LayerId::6 widthSet size::4
[02/20 13:56:44     53s] LayerId::7 widthSet size::4
[02/20 13:56:44     53s] LayerId::8 widthSet size::4
[02/20 13:56:44     53s] Updating RC grid for preRoute extraction ...
[02/20 13:56:44     53s] Initializing multi-corner capacitance tables ... 
[02/20 13:56:44     53s] Initializing multi-corner resistance tables ...
[02/20 13:56:44     53s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:56:44     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1416.691M)
[02/20 13:56:44     53s] Compute RC Scale Done ...
[02/20 13:56:44     53s] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1086.2M, totSessionCpu=0:00:53 **
[02/20 13:56:44     53s] skipped the cell partition in DRV
[02/20 13:56:44     53s] #################################################################################
[02/20 13:56:44     53s] # Design Stage: PreRoute
[02/20 13:56:44     53s] # Design Name: add
[02/20 13:56:44     53s] # Design Mode: 65nm
[02/20 13:56:44     53s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:56:44     53s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:56:44     53s] # Signoff Settings: SI Off 
[02/20 13:56:44     53s] #################################################################################
[02/20 13:56:44     53s] Calculate delays in BcWc mode...
[02/20 13:56:44     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1424.2M, InitMEM = 1424.2M)
[02/20 13:56:44     53s] Start delay calculation (fullDC) (1 T). (MEM=1424.25)
[02/20 13:56:44     53s] End AAE Lib Interpolated Model. (MEM=1435.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:56:44     53s] Total number of fetched objects 47
[02/20 13:56:44     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:56:44     53s] End delay calculation. (MEM=1483.46 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:56:44     53s] End delay calculation (fullDC). (MEM=1483.46 CPU=0:00:00.3 REAL=0:00:00.0)
[02/20 13:56:44     53s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1483.5M) ***
[02/20 13:56:44     53s] *** Timing Is met
[02/20 13:56:44     53s] *** Check timing (0:00:00.0)
[02/20 13:56:44     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1483.5M
[02/20 13:56:44     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1483.5M
[02/20 13:56:44     53s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1483.5M
[02/20 13:56:44     53s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1483.5M
[02/20 13:56:44     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.072, MEM:1483.5M
[02/20 13:56:44     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.072, MEM:1483.5M
[02/20 13:56:44     53s] 
[02/20 13:56:44     53s] *** Start incrementalPlace ***
[02/20 13:56:44     53s] User Input Parameters:
[02/20 13:56:44     53s] - Congestion Driven    : On
[02/20 13:56:44     53s] - Timing Driven        : On
[02/20 13:56:44     53s] - Area-Violation Based : On
[02/20 13:56:44     53s] - Start Rollback Level : -5
[02/20 13:56:44     53s] - Legalized            : On
[02/20 13:56:44     53s] - Window Based         : Off
[02/20 13:56:44     53s] - eDen incr mode       : Off
[02/20 13:56:44     53s] - Small incr mode      : Off
[02/20 13:56:44     53s] 
[02/20 13:56:44     53s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] Collecting buffer chain nets ...
[02/20 13:56:45     54s] No Views given, use default active views for adaptive view pruning
[02/20 13:56:45     54s] SKP will enable view:
[02/20 13:56:45     54s]   WC_VIEW
[02/20 13:56:45     54s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1483.5M
[02/20 13:56:45     54s] Starting Early Global Route congestion estimation: mem = 1483.5M
[02/20 13:56:45     54s] (I)       Started Loading and Dumping File ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Reading DB...
[02/20 13:56:45     54s] (I)       Read data from FE... (mem=1483.5M)
[02/20 13:56:45     54s] (I)       Read nodes and places... (mem=1483.5M)
[02/20 13:56:45     54s] (I)       Done Read nodes and places (cpu=0.000s, mem=1483.5M)
[02/20 13:56:45     54s] (I)       Read nets... (mem=1483.5M)
[02/20 13:56:45     54s] (I)       Done Read nets (cpu=0.000s, mem=1483.5M)
[02/20 13:56:45     54s] (I)       Done Read data from FE (cpu=0.000s, mem=1483.5M)
[02/20 13:56:45     54s] (I)       before initializing RouteDB syMemory usage = 1483.5 MB
[02/20 13:56:45     54s] (I)       Honor MSV route constraint: false
[02/20 13:56:45     54s] (I)       Maximum routing layer  : 127
[02/20 13:56:45     54s] (I)       Minimum routing layer  : 2
[02/20 13:56:45     54s] (I)       Supply scale factor H  : 1.00
[02/20 13:56:45     54s] (I)       Supply scale factor V  : 1.00
[02/20 13:56:45     54s] (I)       Tracks used by clock wire: 0
[02/20 13:56:45     54s] (I)       Reverse direction      : 
[02/20 13:56:45     54s] (I)       Honor partition pin guides: true
[02/20 13:56:45     54s] (I)       Route selected nets only: false
[02/20 13:56:45     54s] (I)       Route secondary PG pins: false
[02/20 13:56:45     54s] (I)       Second PG max fanout   : 2147483647
[02/20 13:56:45     54s] (I)       Apply function for special wires: true
[02/20 13:56:45     54s] (I)       Layer by layer blockage reading: true
[02/20 13:56:45     54s] (I)       Offset calculation fix : true
[02/20 13:56:45     54s] (I)       Route stripe layer range: 
[02/20 13:56:45     54s] (I)       Honor partition fences : 
[02/20 13:56:45     54s] (I)       Honor partition pin    : 
[02/20 13:56:45     54s] (I)       Honor partition fences with feedthrough: 
[02/20 13:56:45     54s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:56:45     54s] (I)       Use row-based GCell size
[02/20 13:56:45     54s] (I)       Use row-based GCell align
[02/20 13:56:45     54s] (I)       GCell unit size   : 3600
[02/20 13:56:45     54s] (I)       GCell multiplier  : 1
[02/20 13:56:45     54s] (I)       GCell row height  : 3600
[02/20 13:56:45     54s] (I)       Actual row height : 3600
[02/20 13:56:45     54s] (I)       GCell align ref   : 20000 20000
[02/20 13:56:45     54s] [NR-eGR] Track table information for default rule: 
[02/20 13:56:45     54s] [NR-eGR] M1 has no routable track
[02/20 13:56:45     54s] [NR-eGR] M2 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M3 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M4 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M5 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M6 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M7 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M8 has single uniform track structure
[02/20 13:56:45     54s] (I)       ===========================================================================
[02/20 13:56:45     54s] (I)       == Report All Rule Vias ==
[02/20 13:56:45     54s] (I)       ===========================================================================
[02/20 13:56:45     54s] (I)        Via Rule : (Default)
[02/20 13:56:45     54s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:56:45     54s] (I)       ---------------------------------------------------------------------------
[02/20 13:56:45     54s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:56:45     54s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:56:45     54s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:56:45     54s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:56:45     54s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:56:45     54s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:56:45     54s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:56:45     54s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:56:45     54s] (I)       ===========================================================================
[02/20 13:56:45     54s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] [NR-eGR] Read 188 PG shapes
[02/20 13:56:45     54s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:56:45     54s] [NR-eGR] #Instance Blockages : 0
[02/20 13:56:45     54s] [NR-eGR] #PG Blockages       : 188
[02/20 13:56:45     54s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:56:45     54s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:56:45     54s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:56:45     54s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:56:45     54s] (I)       readDataFromPlaceDB
[02/20 13:56:45     54s] (I)       Read net information..
[02/20 13:56:45     54s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[02/20 13:56:45     54s] (I)       Read testcase time = 0.000 seconds
[02/20 13:56:45     54s] 
[02/20 13:56:45     54s] (I)       early_global_route_priority property id does not exist.
[02/20 13:56:45     54s] (I)       Start initializing grid graph
[02/20 13:56:45     54s] (I)       End initializing grid graph
[02/20 13:56:45     54s] (I)       Model blockages into capacity
[02/20 13:56:45     54s] (I)       Read Num Blocks=188  Num Prerouted Wires=0  Num CS=0
[02/20 13:56:45     54s] (I)       Started Modeling ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 1 ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 2 ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 3 ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 4 ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 5 ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 6 ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 7 ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 8 ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       -- layer congestion ratio --
[02/20 13:56:45     54s] (I)       Layer 1 : 0.100000
[02/20 13:56:45     54s] (I)       Layer 2 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 3 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 4 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 5 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 6 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 7 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 8 : 0.700000
[02/20 13:56:45     54s] (I)       ----------------------------
[02/20 13:56:45     54s] (I)       Number of ignored nets = 0
[02/20 13:56:45     54s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:56:45     54s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:56:45     54s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:56:45     54s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/20 13:56:45     54s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1483.5 MB
[02/20 13:56:45     54s] (I)       Ndr track 0 does not exist
[02/20 13:56:45     54s] (I)       Layer1  viaCost=300.00
[02/20 13:56:45     54s] (I)       Layer2  viaCost=100.00
[02/20 13:56:45     54s] (I)       Layer3  viaCost=100.00
[02/20 13:56:45     54s] (I)       Layer4  viaCost=100.00
[02/20 13:56:45     54s] (I)       Layer5  viaCost=100.00
[02/20 13:56:45     54s] (I)       Layer6  viaCost=200.00
[02/20 13:56:45     54s] (I)       Layer7  viaCost=100.00
[02/20 13:56:45     54s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:56:45     54s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:56:45     54s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:56:45     54s] (I)       Site width          :   400  (dbu)
[02/20 13:56:45     54s] (I)       Row height          :  3600  (dbu)
[02/20 13:56:45     54s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:56:45     54s] (I)       GCell width         :  3600  (dbu)
[02/20 13:56:45     54s] (I)       GCell height        :  3600  (dbu)
[02/20 13:56:45     54s] (I)       Grid                :    23    21     8
[02/20 13:56:45     54s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:56:45     54s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:56:45     54s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:56:45     54s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:56:45     54s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:56:45     54s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:45     54s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:45     54s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:56:45     54s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:56:45     54s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:56:45     54s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:56:45     54s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:56:45     54s] (I)       --------------------------------------------------------
[02/20 13:56:45     54s] 
[02/20 13:56:45     54s] [NR-eGR] ============ Routing rule table ============
[02/20 13:56:45     54s] [NR-eGR] Rule id: 0  Nets: 47 
[02/20 13:56:45     54s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:56:45     54s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:56:45     54s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:45     54s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:45     54s] [NR-eGR] ========================================
[02/20 13:56:45     54s] [NR-eGR] 
[02/20 13:56:45     54s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:56:45     54s] (I)       After initializing earlyGlobalRoute syMemory usage = 1483.5 MB
[02/20 13:56:45     54s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Started Global Routing ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       ============= Initialization =============
[02/20 13:56:45     54s] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/20 13:56:45     54s] (I)       Started Build MST ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Generate topology with single threads
[02/20 13:56:45     54s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:56:45     54s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/20 13:56:45     54s] (I)       ============  Phase 1a Route ============
[02/20 13:56:45     54s] (I)       Started Phase 1a ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Usage: 263 = (171 H, 92 V) = (1.83% H, 0.86% V) = (3.078e+02um H, 1.656e+02um V)
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] (I)       ============  Phase 1b Route ============
[02/20 13:56:45     54s] (I)       Usage: 263 = (171 H, 92 V) = (1.83% H, 0.86% V) = (3.078e+02um H, 1.656e+02um V)
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.734000e+02um
[02/20 13:56:45     54s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:56:45     54s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:56:45     54s] (I)       ============  Phase 1c Route ============
[02/20 13:56:45     54s] (I)       Usage: 263 = (171 H, 92 V) = (1.83% H, 0.86% V) = (3.078e+02um H, 1.656e+02um V)
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] (I)       ============  Phase 1d Route ============
[02/20 13:56:45     54s] (I)       Usage: 263 = (171 H, 92 V) = (1.83% H, 0.86% V) = (3.078e+02um H, 1.656e+02um V)
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] (I)       ============  Phase 1e Route ============
[02/20 13:56:45     54s] (I)       Started Phase 1e ( Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Usage: 263 = (171 H, 92 V) = (1.83% H, 0.86% V) = (3.078e+02um H, 1.656e+02um V)
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.734000e+02um
[02/20 13:56:45     54s] [NR-eGR] 
[02/20 13:56:45     54s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       Running layer assignment with 1 threads
[02/20 13:56:45     54s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       ============  Phase 1l Route ============
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:56:45     54s] [NR-eGR]                        OverCon            
[02/20 13:56:45     54s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:56:45     54s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:56:45     54s] [NR-eGR] ----------------------------------------------
[02/20 13:56:45     54s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR] ----------------------------------------------
[02/20 13:56:45     54s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR] 
[02/20 13:56:45     54s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1483.47 MB )
[02/20 13:56:45     54s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:56:45     54s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:56:45     54s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:56:45     54s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1483.5M
[02/20 13:56:45     54s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.011, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF: Starting HotSpotCal at level 1, MEM:1483.5M
[02/20 13:56:45     54s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:45     54s] [hotspot] |            |   max hotspot | total hotspot |
[02/20 13:56:45     54s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:45     54s] [hotspot] | normalized |          0.00 |          0.00 |
[02/20 13:56:45     54s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:45     54s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:56:45     54s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:56:45     54s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1483.5M
[02/20 13:56:45     54s] 
[02/20 13:56:45     54s] === incrementalPlace Internal Loop 1 ===
[02/20 13:56:45     54s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/20 13:56:45     54s] OPERPROF: Starting IPInitSPData at level 1, MEM:1483.5M
[02/20 13:56:45     54s] z: 2, totalTracks: 1
[02/20 13:56:45     54s] z: 4, totalTracks: 1
[02/20 13:56:45     54s] z: 6, totalTracks: 1
[02/20 13:56:45     54s] z: 8, totalTracks: 1
[02/20 13:56:45     54s] #spOpts: N=65 minPadR=1.1 
[02/20 13:56:45     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF:   Starting post-place ADS at level 2, MEM:1483.5M
[02/20 13:56:45     54s] ADSU 0.498 -> 0.498. GS 14.400
[02/20 13:56:45     54s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF:   Starting spMPad at level 2, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF:     Starting spContextMPad at level 3, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1483.5M
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] [spp] 0
[02/20 13:56:45     54s] [adp] 0:1:1:3
[02/20 13:56:45     54s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1483.5M
[02/20 13:56:45     54s] SP #FI/SF FL/PI 0/0 28/0
[02/20 13:56:45     54s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.080, REAL:0.080, MEM:1483.5M
[02/20 13:56:45     54s] PP off. flexM 0
[02/20 13:56:45     54s] OPERPROF: Starting CDPad at level 1, MEM:1483.5M
[02/20 13:56:45     54s] 3DP is on.
[02/20 13:56:45     54s] 3DP OF M2 0.003, M4 0.000. Diff 0
[02/20 13:56:45     54s] design sh 0.252.
[02/20 13:56:45     54s] design sh 0.252.
[02/20 13:56:45     54s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/20 13:56:45     54s] design sh 0.252.
[02/20 13:56:45     54s] CDPadU 0.800 -> 0.552. R=0.498, N=28, GS=1.800
[02/20 13:56:45     54s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.001, MEM:1483.5M
[02/20 13:56:45     54s] OPERPROF: Starting InitSKP at level 1, MEM:1483.5M
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[02/20 13:56:45     54s] OPERPROF: Finished InitSKP at level 1, CPU:0.030, REAL:0.027, MEM:1483.5M
[02/20 13:56:45     54s] NP #FI/FS/SF FL/PI: 0/0/0 28/0
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] OPERPROF: Starting npPlace at level 1, MEM:1483.5M
[02/20 13:56:45     54s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[02/20 13:56:45     54s] No instances found in the vector
[02/20 13:56:45     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1483.5M, DRC: 0)
[02/20 13:56:45     54s] 0 (out of 0) MH cells were successfully legalized.
[02/20 13:56:45     54s] Iteration  4: Total net bbox = 5.011e+02 (3.92e+02 1.09e+02)
[02/20 13:56:45     54s]               Est.  stn bbox = 5.319e+02 (4.11e+02 1.21e+02)
[02/20 13:56:45     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1417.0M
[02/20 13:56:45     54s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.046, MEM:1417.0M
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] NP #FI/FS/SF FL/PI: 0/0/0 28/0
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] OPERPROF: Starting npPlace at level 1, MEM:1417.0M
[02/20 13:56:45     54s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[02/20 13:56:45     54s] No instances found in the vector
[02/20 13:56:45     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1417.0M, DRC: 0)
[02/20 13:56:45     54s] 0 (out of 0) MH cells were successfully legalized.
[02/20 13:56:45     54s] Iteration  5: Total net bbox = 5.026e+02 (3.86e+02 1.16e+02)
[02/20 13:56:45     54s]               Est.  stn bbox = 5.345e+02 (4.06e+02 1.28e+02)
[02/20 13:56:45     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1417.0M
[02/20 13:56:45     54s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.042, MEM:1417.0M
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] NP #FI/FS/SF FL/PI: 0/0/0 28/0
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] OPERPROF: Starting npPlace at level 1, MEM:1417.0M
[02/20 13:56:45     54s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[02/20 13:56:45     54s] No instances found in the vector
[02/20 13:56:45     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1417.0M, DRC: 0)
[02/20 13:56:45     54s] 0 (out of 0) MH cells were successfully legalized.
[02/20 13:56:45     54s] Iteration  6: Total net bbox = 5.266e+02 (3.93e+02 1.34e+02)
[02/20 13:56:45     54s]               Est.  stn bbox = 5.592e+02 (4.13e+02 1.46e+02)
[02/20 13:56:45     54s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1417.0M
[02/20 13:56:45     54s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.055, MEM:1417.0M
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] NP #FI/FS/SF FL/PI: 0/0/0 28/0
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] OPERPROF: Starting npPlace at level 1, MEM:1417.0M
[02/20 13:56:45     54s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[02/20 13:56:45     54s] No instances found in the vector
[02/20 13:56:45     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1417.0M, DRC: 0)
[02/20 13:56:45     54s] 0 (out of 0) MH cells were successfully legalized.
[02/20 13:56:45     54s] Iteration  7: Total net bbox = 5.418e+02 (4.01e+02 1.41e+02)
[02/20 13:56:45     54s]               Est.  stn bbox = 5.743e+02 (4.21e+02 1.54e+02)
[02/20 13:56:45     54s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1417.0M
[02/20 13:56:45     54s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.049, MEM:1417.0M
[02/20 13:56:45     54s] Move report: Timing Driven Placement moves 28 insts, mean move: 2.13 um, max move: 6.85 um
[02/20 13:56:45     54s] 	Max move on inst (x_q_reg_3_): (15.40, 13.60) --> (20.76, 12.10)
[02/20 13:56:45     54s] no activity file in design. spp won't run.
[02/20 13:56:45     54s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1416.9M
[02/20 13:56:45     54s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.006, MEM:1416.9M
[02/20 13:56:45     54s] 
[02/20 13:56:45     54s] Finished Incremental Placement (cpu=0:00:00.3, real=0:00:00.0, mem=1416.9M)
[02/20 13:56:45     54s] CongRepair sets shifter mode to gplace
[02/20 13:56:45     54s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1416.9M
[02/20 13:56:45     54s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1416.9M
[02/20 13:56:45     54s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1416.9M
[02/20 13:56:45     54s] z: 2, totalTracks: 1
[02/20 13:56:45     54s] z: 4, totalTracks: 1
[02/20 13:56:45     54s] z: 6, totalTracks: 1
[02/20 13:56:45     54s] z: 8, totalTracks: 1
[02/20 13:56:45     54s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:45     54s] All LLGs are deleted
[02/20 13:56:45     54s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1416.9M
[02/20 13:56:45     54s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1416.9M
[02/20 13:56:45     54s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1416.9M
[02/20 13:56:45     54s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1416.9M
[02/20 13:56:45     54s] Core basic site is core
[02/20 13:56:45     54s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:56:45     54s] SiteArray: use 12,288 bytes
[02/20 13:56:45     54s] SiteArray: current memory after site array memory allocation 1417.0M
[02/20 13:56:45     54s] SiteArray: FP blocked sites are writable
[02/20 13:56:45     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:56:45     54s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1417.0M
[02/20 13:56:45     54s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:56:45     54s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.090, REAL:0.086, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:         Starting CMU at level 5, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.087, MEM:1417.0M
[02/20 13:56:45     54s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1417.0MB).
[02/20 13:56:45     54s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.110, REAL:0.095, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.110, REAL:0.096, MEM:1417.0M
[02/20 13:56:45     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.3
[02/20 13:56:45     54s] OPERPROF:   Starting RefinePlace at level 2, MEM:1417.0M
[02/20 13:56:45     54s] *** Starting refinePlace (0:00:54.5 mem=1417.0M) ***
[02/20 13:56:45     54s] Total net bbox length = 4.936e+02 (3.519e+02 1.417e+02) (ext = 2.637e+02)
[02/20 13:56:45     54s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:45     54s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1417.0M
[02/20 13:56:45     54s] Starting refinePlace ...
[02/20 13:56:45     54s] ** Cut row section cpu time 0:00:00.0.
[02/20 13:56:45     54s]    Spread Effort: high, pre-route mode, useDDP on.
[02/20 13:56:45     54s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1417.0MB) @(0:00:54.5 - 0:00:54.5).
[02/20 13:56:45     54s] Move report: preRPlace moves 28 insts, mean move: 0.54 um, max move: 1.01 um
[02/20 13:56:45     54s] 	Max move on inst (out_reg_5_): (25.48, 12.73) --> (25.40, 11.80)
[02/20 13:56:45     54s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/20 13:56:45     54s] wireLenOptFixPriorityInst 0 inst fixed
[02/20 13:56:45     54s] Placement tweakage begins.
[02/20 13:56:45     54s] wire length = 5.231e+02
[02/20 13:56:45     54s] wire length = 5.149e+02
[02/20 13:56:45     54s] Placement tweakage ends.
[02/20 13:56:45     54s] Move report: tweak moves 2 insts, mean move: 4.60 um, max move: 4.60 um
[02/20 13:56:45     54s] 	Max move on inst (z_q_reg_3_): (10.40, 24.40) --> (15.00, 24.40)
[02/20 13:56:45     54s] 
[02/20 13:56:45     54s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:56:45     54s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:45     54s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1417.0MB) @(0:00:54.5 - 0:00:54.5).
[02/20 13:56:45     54s] Move report: Detail placement moves 28 insts, mean move: 0.86 um, max move: 5.29 um
[02/20 13:56:45     54s] 	Max move on inst (z_q_reg_3_): (10.44, 25.13) --> (15.00, 24.40)
[02/20 13:56:45     54s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1417.0MB
[02/20 13:56:45     54s] Statistics of distance of Instance movement in refine placement:
[02/20 13:56:45     54s]   maximum (X+Y) =         5.29 um
[02/20 13:56:45     54s]   inst (z_q_reg_3_) with max move: (10.4445, 25.1325) -> (15, 24.4)
[02/20 13:56:45     54s]   mean    (X+Y) =         0.86 um
[02/20 13:56:45     54s] Summary Report:
[02/20 13:56:45     54s] Instances move: 28 (out of 28 movable)
[02/20 13:56:45     54s] Instances flipped: 0
[02/20 13:56:45     54s] Mean displacement: 0.86 um
[02/20 13:56:45     54s] Max displacement: 5.29 um (Instance: z_q_reg_3_) (10.4445, 25.1325) -> (15, 24.4)
[02/20 13:56:45     54s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/20 13:56:45     54s] Total instances moved : 28
[02/20 13:56:45     54s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.006, MEM:1417.0M
[02/20 13:56:45     54s] Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
[02/20 13:56:45     54s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1417.0MB
[02/20 13:56:45     54s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1417.0MB) @(0:00:54.5 - 0:00:54.5).
[02/20 13:56:45     54s] *** Finished refinePlace (0:00:54.5 mem=1417.0M) ***
[02/20 13:56:45     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.3
[02/20 13:56:45     54s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.010, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.120, REAL:0.110, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1417.0M
[02/20 13:56:45     54s] Starting Early Global Route congestion estimation: mem = 1417.0M
[02/20 13:56:45     54s] (I)       Started Loading and Dumping File ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Reading DB...
[02/20 13:56:45     54s] (I)       Read data from FE... (mem=1417.0M)
[02/20 13:56:45     54s] (I)       Read nodes and places... (mem=1417.0M)
[02/20 13:56:45     54s] (I)       Done Read nodes and places (cpu=0.000s, mem=1417.0M)
[02/20 13:56:45     54s] (I)       Read nets... (mem=1417.0M)
[02/20 13:56:45     54s] (I)       Done Read nets (cpu=0.000s, mem=1417.0M)
[02/20 13:56:45     54s] (I)       Done Read data from FE (cpu=0.000s, mem=1417.0M)
[02/20 13:56:45     54s] (I)       before initializing RouteDB syMemory usage = 1417.0 MB
[02/20 13:56:45     54s] (I)       Honor MSV route constraint: false
[02/20 13:56:45     54s] (I)       Maximum routing layer  : 127
[02/20 13:56:45     54s] (I)       Minimum routing layer  : 2
[02/20 13:56:45     54s] (I)       Supply scale factor H  : 1.00
[02/20 13:56:45     54s] (I)       Supply scale factor V  : 1.00
[02/20 13:56:45     54s] (I)       Tracks used by clock wire: 0
[02/20 13:56:45     54s] (I)       Reverse direction      : 
[02/20 13:56:45     54s] (I)       Honor partition pin guides: true
[02/20 13:56:45     54s] (I)       Route selected nets only: false
[02/20 13:56:45     54s] (I)       Route secondary PG pins: false
[02/20 13:56:45     54s] (I)       Second PG max fanout   : 2147483647
[02/20 13:56:45     54s] (I)       Apply function for special wires: true
[02/20 13:56:45     54s] (I)       Layer by layer blockage reading: true
[02/20 13:56:45     54s] (I)       Offset calculation fix : true
[02/20 13:56:45     54s] (I)       Route stripe layer range: 
[02/20 13:56:45     54s] (I)       Honor partition fences : 
[02/20 13:56:45     54s] (I)       Honor partition pin    : 
[02/20 13:56:45     54s] (I)       Honor partition fences with feedthrough: 
[02/20 13:56:45     54s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:56:45     54s] (I)       Use row-based GCell size
[02/20 13:56:45     54s] (I)       Use row-based GCell align
[02/20 13:56:45     54s] (I)       GCell unit size   : 3600
[02/20 13:56:45     54s] (I)       GCell multiplier  : 1
[02/20 13:56:45     54s] (I)       GCell row height  : 3600
[02/20 13:56:45     54s] (I)       Actual row height : 3600
[02/20 13:56:45     54s] (I)       GCell align ref   : 20000 20000
[02/20 13:56:45     54s] [NR-eGR] Track table information for default rule: 
[02/20 13:56:45     54s] [NR-eGR] M1 has no routable track
[02/20 13:56:45     54s] [NR-eGR] M2 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M3 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M4 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M5 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M6 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M7 has single uniform track structure
[02/20 13:56:45     54s] [NR-eGR] M8 has single uniform track structure
[02/20 13:56:45     54s] (I)       ===========================================================================
[02/20 13:56:45     54s] (I)       == Report All Rule Vias ==
[02/20 13:56:45     54s] (I)       ===========================================================================
[02/20 13:56:45     54s] (I)        Via Rule : (Default)
[02/20 13:56:45     54s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:56:45     54s] (I)       ---------------------------------------------------------------------------
[02/20 13:56:45     54s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:56:45     54s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:56:45     54s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:56:45     54s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:56:45     54s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:56:45     54s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:56:45     54s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:56:45     54s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:56:45     54s] (I)       ===========================================================================
[02/20 13:56:45     54s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] [NR-eGR] Read 188 PG shapes
[02/20 13:56:45     54s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:56:45     54s] [NR-eGR] #Instance Blockages : 0
[02/20 13:56:45     54s] [NR-eGR] #PG Blockages       : 188
[02/20 13:56:45     54s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:56:45     54s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:56:45     54s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:56:45     54s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:56:45     54s] (I)       readDataFromPlaceDB
[02/20 13:56:45     54s] (I)       Read net information..
[02/20 13:56:45     54s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[02/20 13:56:45     54s] (I)       Read testcase time = 0.010 seconds
[02/20 13:56:45     54s] 
[02/20 13:56:45     54s] (I)       early_global_route_priority property id does not exist.
[02/20 13:56:45     54s] (I)       Start initializing grid graph
[02/20 13:56:45     54s] (I)       End initializing grid graph
[02/20 13:56:45     54s] (I)       Model blockages into capacity
[02/20 13:56:45     54s] (I)       Read Num Blocks=188  Num Prerouted Wires=0  Num CS=0
[02/20 13:56:45     54s] (I)       Started Modeling ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 1 ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 2 ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 3 ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 4 ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 5 ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 6 ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 7 ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Started Modeling Layer 8 ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:56:45     54s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       -- layer congestion ratio --
[02/20 13:56:45     54s] (I)       Layer 1 : 0.100000
[02/20 13:56:45     54s] (I)       Layer 2 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 3 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 4 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 5 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 6 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 7 : 0.700000
[02/20 13:56:45     54s] (I)       Layer 8 : 0.700000
[02/20 13:56:45     54s] (I)       ----------------------------
[02/20 13:56:45     54s] (I)       Number of ignored nets = 0
[02/20 13:56:45     54s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:56:45     54s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:56:45     54s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:56:45     54s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:56:45     54s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/20 13:56:45     54s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1417.0 MB
[02/20 13:56:45     54s] (I)       Ndr track 0 does not exist
[02/20 13:56:45     54s] (I)       Layer1  viaCost=300.00
[02/20 13:56:45     54s] (I)       Layer2  viaCost=100.00
[02/20 13:56:45     54s] (I)       Layer3  viaCost=100.00
[02/20 13:56:45     54s] (I)       Layer4  viaCost=100.00
[02/20 13:56:45     54s] (I)       Layer5  viaCost=100.00
[02/20 13:56:45     54s] (I)       Layer6  viaCost=200.00
[02/20 13:56:45     54s] (I)       Layer7  viaCost=100.00
[02/20 13:56:45     54s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:56:45     54s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:56:45     54s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:56:45     54s] (I)       Site width          :   400  (dbu)
[02/20 13:56:45     54s] (I)       Row height          :  3600  (dbu)
[02/20 13:56:45     54s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:56:45     54s] (I)       GCell width         :  3600  (dbu)
[02/20 13:56:45     54s] (I)       GCell height        :  3600  (dbu)
[02/20 13:56:45     54s] (I)       Grid                :    23    21     8
[02/20 13:56:45     54s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:56:45     54s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:56:45     54s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:56:45     54s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:56:45     54s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:56:45     54s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:45     54s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:56:45     54s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:56:45     54s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:56:45     54s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:56:45     54s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:56:45     54s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:56:45     54s] (I)       --------------------------------------------------------
[02/20 13:56:45     54s] 
[02/20 13:56:45     54s] [NR-eGR] ============ Routing rule table ============
[02/20 13:56:45     54s] [NR-eGR] Rule id: 0  Nets: 47 
[02/20 13:56:45     54s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:56:45     54s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:56:45     54s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:45     54s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:56:45     54s] [NR-eGR] ========================================
[02/20 13:56:45     54s] [NR-eGR] 
[02/20 13:56:45     54s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:56:45     54s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:56:45     54s] (I)       After initializing earlyGlobalRoute syMemory usage = 1417.0 MB
[02/20 13:56:45     54s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Started Global Routing ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       ============= Initialization =============
[02/20 13:56:45     54s] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/20 13:56:45     54s] (I)       Started Build MST ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Generate topology with single threads
[02/20 13:56:45     54s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:56:45     54s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/20 13:56:45     54s] (I)       ============  Phase 1a Route ============
[02/20 13:56:45     54s] (I)       Started Phase 1a ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Usage: 270 = (179 H, 91 V) = (1.92% H, 0.85% V) = (3.222e+02um H, 1.638e+02um V)
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] (I)       ============  Phase 1b Route ============
[02/20 13:56:45     54s] (I)       Usage: 270 = (179 H, 91 V) = (1.92% H, 0.85% V) = (3.222e+02um H, 1.638e+02um V)
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.860000e+02um
[02/20 13:56:45     54s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:56:45     54s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:56:45     54s] (I)       ============  Phase 1c Route ============
[02/20 13:56:45     54s] (I)       Usage: 270 = (179 H, 91 V) = (1.92% H, 0.85% V) = (3.222e+02um H, 1.638e+02um V)
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] (I)       ============  Phase 1d Route ============
[02/20 13:56:45     54s] (I)       Usage: 270 = (179 H, 91 V) = (1.92% H, 0.85% V) = (3.222e+02um H, 1.638e+02um V)
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] (I)       ============  Phase 1e Route ============
[02/20 13:56:45     54s] (I)       Started Phase 1e ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Usage: 270 = (179 H, 91 V) = (1.92% H, 0.85% V) = (3.222e+02um H, 1.638e+02um V)
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.860000e+02um
[02/20 13:56:45     54s] [NR-eGR] 
[02/20 13:56:45     54s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Running layer assignment with 1 threads
[02/20 13:56:45     54s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       ============  Phase 1l Route ============
[02/20 13:56:45     54s] (I)       
[02/20 13:56:45     54s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:56:45     54s] [NR-eGR]                        OverCon            
[02/20 13:56:45     54s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:56:45     54s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:56:45     54s] [NR-eGR] ----------------------------------------------
[02/20 13:56:45     54s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR] ----------------------------------------------
[02/20 13:56:45     54s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:56:45     54s] [NR-eGR] 
[02/20 13:56:45     54s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:56:45     54s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:56:45     54s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:56:45     54s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1417.0M
[02/20 13:56:45     54s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.017, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF: Starting HotSpotCal at level 1, MEM:1417.0M
[02/20 13:56:45     54s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:45     54s] [hotspot] |            |   max hotspot | total hotspot |
[02/20 13:56:45     54s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:45     54s] [hotspot] | normalized |          0.00 |          0.00 |
[02/20 13:56:45     54s] [hotspot] +------------+---------------+---------------+
[02/20 13:56:45     54s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:56:45     54s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:56:45     54s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1417.0M
[02/20 13:56:45     54s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1417.0M
[02/20 13:56:45     54s] Starting Early Global Route wiring: mem = 1417.0M
[02/20 13:56:45     54s] (I)       ============= track Assignment ============
[02/20 13:56:45     54s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Started Greedy Track Assignment ( Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:56:45     54s] (I)       Running track assignment with 1 threads
[02/20 13:56:45     54s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] (I)       Run Multi-thread track assignment
[02/20 13:56:45     54s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.95 MB )
[02/20 13:56:45     54s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:45     54s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[02/20 13:56:45     54s] [NR-eGR]     M2  (2V) length: 1.739000e+02um, number of vias: 141
[02/20 13:56:45     54s] [NR-eGR]     M3  (3H) length: 3.518000e+02um, number of vias: 0
[02/20 13:56:45     54s] [NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:45     54s] [NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:45     54s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:45     54s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:45     54s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:56:45     54s] [NR-eGR] Total length: 5.257000e+02um, number of vias: 258
[02/20 13:56:45     54s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:45     54s] [NR-eGR] Total eGR-routed clock nets wire length: 6.770000e+01um 
[02/20 13:56:45     54s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:56:45     54s] Early Global Route wiring runtime: 0.01 seconds, mem = 1415.0M
[02/20 13:56:45     54s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.013, MEM:1415.0M
[02/20 13:56:45     54s] 0 delay mode for cte disabled.
[02/20 13:56:45     54s] SKP cleared!
[02/20 13:56:45     54s] 
[02/20 13:56:45     54s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
[02/20 13:56:45     54s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1415.0M
[02/20 13:56:45     54s] All LLGs are deleted
[02/20 13:56:45     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1415.0M
[02/20 13:56:45     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1414.9M
[02/20 13:56:45     54s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1414.9M
[02/20 13:56:45     54s] Start to check current routing status for nets...
[02/20 13:56:45     54s] All nets are already routed correctly.
[02/20 13:56:45     54s] End to check current routing status for nets (mem=1414.9M)
[02/20 13:56:45     54s] Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
[02/20 13:56:45     54s] PreRoute RC Extraction called for design add.
[02/20 13:56:45     54s] RC Extraction called in multi-corner(2) mode.
[02/20 13:56:45     54s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:56:45     54s] RCMode: PreRoute
[02/20 13:56:45     54s]       RC Corner Indexes            0       1   
[02/20 13:56:45     54s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:56:45     54s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:56:45     54s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:56:45     54s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:56:45     54s] Shrink Factor                : 1.00000
[02/20 13:56:45     54s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/20 13:56:45     54s] Using capacitance table file ...
[02/20 13:56:45     54s] LayerId::1 widthSet size::4
[02/20 13:56:45     54s] LayerId::2 widthSet size::4
[02/20 13:56:45     54s] LayerId::3 widthSet size::4
[02/20 13:56:45     54s] LayerId::4 widthSet size::4
[02/20 13:56:45     54s] LayerId::5 widthSet size::4
[02/20 13:56:45     54s] LayerId::6 widthSet size::4
[02/20 13:56:45     54s] LayerId::7 widthSet size::4
[02/20 13:56:45     54s] LayerId::8 widthSet size::4
[02/20 13:56:45     54s] Updating RC grid for preRoute extraction ...
[02/20 13:56:45     54s] Initializing multi-corner capacitance tables ... 
[02/20 13:56:45     54s] Initializing multi-corner resistance tables ...
[02/20 13:56:45     54s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:56:45     54s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1414.941M)
[02/20 13:56:45     54s] Compute RC Scale Done ...
[02/20 13:56:45     54s] **optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1087.9M, totSessionCpu=0:00:55 **
[02/20 13:56:45     54s] #################################################################################
[02/20 13:56:45     54s] # Design Stage: PreRoute
[02/20 13:56:45     54s] # Design Name: add
[02/20 13:56:45     54s] # Design Mode: 65nm
[02/20 13:56:45     54s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:56:45     54s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:56:45     54s] # Signoff Settings: SI Off 
[02/20 13:56:45     54s] #################################################################################
[02/20 13:56:45     54s] Calculate delays in BcWc mode...
[02/20 13:56:45     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 1424.5M, InitMEM = 1424.5M)
[02/20 13:56:45     54s] Start delay calculation (fullDC) (1 T). (MEM=1424.5)
[02/20 13:56:46     55s] End AAE Lib Interpolated Model. (MEM=1436.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:56:46     55s] Total number of fetched objects 47
[02/20 13:56:46     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:56:46     55s] End delay calculation. (MEM=1483.71 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:56:46     55s] End delay calculation (fullDC). (MEM=1483.71 CPU=0:00:00.3 REAL=0:00:01.0)
[02/20 13:56:46     55s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1483.7M) ***
[02/20 13:56:46     55s] skipped the cell partition in DRV
[02/20 13:56:46     55s] *** Timing Is met
[02/20 13:56:46     55s] *** Check timing (0:00:00.0)
[02/20 13:56:46     55s] *** Timing Is met
[02/20 13:56:46     55s] *** Check timing (0:00:00.0)
[02/20 13:56:46     55s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/20 13:56:46     55s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:56:46     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.3 mem=1483.7M
[02/20 13:56:46     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.3 mem=1483.7M
[02/20 13:56:46     55s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:56:46     55s] ### Creating PhyDesignMc. totSessionCpu=0:00:55.3 mem=1502.8M
[02/20 13:56:46     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1502.8M
[02/20 13:56:46     55s] z: 2, totalTracks: 1
[02/20 13:56:46     55s] z: 4, totalTracks: 1
[02/20 13:56:46     55s] z: 6, totalTracks: 1
[02/20 13:56:46     55s] z: 8, totalTracks: 1
[02/20 13:56:46     55s] #spOpts: N=65 minPadR=1.1 
[02/20 13:56:46     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1502.8M
[02/20 13:56:46     55s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1502.8M
[02/20 13:56:46     55s] Core basic site is core
[02/20 13:56:46     55s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:56:46     55s] SiteArray: use 12,288 bytes
[02/20 13:56:46     55s] SiteArray: current memory after site array memory allocation 1502.8M
[02/20 13:56:46     55s] SiteArray: FP blocked sites are writable
[02/20 13:56:46     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:56:46     55s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1502.8M
[02/20 13:56:46     55s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:56:46     55s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1502.8M
[02/20 13:56:46     55s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.074, MEM:1502.8M
[02/20 13:56:46     55s] OPERPROF:     Starting CMU at level 3, MEM:1502.8M
[02/20 13:56:46     55s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1502.8M
[02/20 13:56:46     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.075, MEM:1502.8M
[02/20 13:56:46     55s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1502.8MB).
[02/20 13:56:46     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.087, MEM:1502.8M
[02/20 13:56:46     55s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:56:46     55s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:55.4 mem=1502.8M
[02/20 13:56:46     55s] Begin: Area Reclaim Optimization
[02/20 13:56:46     55s] 
[02/20 13:56:46     55s] Creating Lib Analyzer ...
[02/20 13:56:46     55s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:56:46     55s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:56:46     55s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:56:46     55s] 
[02/20 13:56:47     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:56.5 mem=1518.8M
[02/20 13:56:47     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:56.5 mem=1518.8M
[02/20 13:56:47     56s] Creating Lib Analyzer, finished. 
[02/20 13:56:47     56s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.5/0:01:07.4 (0.8), mem = 1518.8M
[02/20 13:56:47     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.3
[02/20 13:56:47     56s] (I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
[02/20 13:56:47     56s] ### Creating RouteCongInterface, started
[02/20 13:56:47     56s] 
[02/20 13:56:47     56s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[02/20 13:56:47     56s] 
[02/20 13:56:47     56s] #optDebug: {0, 1.200}
[02/20 13:56:47     56s] ### Creating RouteCongInterface, finished
[02/20 13:56:47     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.5 mem=1518.8M
[02/20 13:56:47     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.5 mem=1518.8M
[02/20 13:56:48     57s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1518.8M
[02/20 13:56:48     57s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/20 13:56:48     57s] +----------+---------+--------+--------+------------+--------+
[02/20 13:56:48     57s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/20 13:56:48     57s] +----------+---------+--------+--------+------------+--------+
[02/20 13:56:48     57s] |    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1518.8M|
[02/20 13:56:48     57s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[02/20 13:56:48     57s] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.8M|
[02/20 13:56:48     57s] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.8M|
[02/20 13:56:48     57s] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.8M|
[02/20 13:56:48     57s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[02/20 13:56:48     57s] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.8M|
[02/20 13:56:48     57s] +----------+---------+--------+--------+------------+--------+
[02/20 13:56:48     57s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/20 13:56:48     57s] 
[02/20 13:56:48     57s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/20 13:56:48     57s] --------------------------------------------------------------
[02/20 13:56:48     57s] |                                   | Total     | Sequential |
[02/20 13:56:48     57s] --------------------------------------------------------------
[02/20 13:56:48     57s] | Num insts resized                 |       0  |       0    |
[02/20 13:56:48     57s] | Num insts undone                  |       0  |       0    |
[02/20 13:56:48     57s] | Num insts Downsized               |       0  |       0    |
[02/20 13:56:48     57s] | Num insts Samesized               |       0  |       0    |
[02/20 13:56:48     57s] | Num insts Upsized                 |       0  |       0    |
[02/20 13:56:48     57s] | Num multiple commits+uncommits    |       0  |       -    |
[02/20 13:56:48     57s] --------------------------------------------------------------
[02/20 13:56:48     57s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:56:48     57s] 0 Ndr or Layer constraints added by optimization 
[02/20 13:56:48     57s] **** End NDR-Layer Usage Statistics ****
[02/20 13:56:48     57s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[02/20 13:56:48     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:       Starting CMU at level 4, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.074, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.081, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.081, MEM:1518.8M
[02/20 13:56:48     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.4
[02/20 13:56:48     57s] OPERPROF: Starting RefinePlace at level 1, MEM:1518.8M
[02/20 13:56:48     57s] *** Starting refinePlace (0:00:57.6 mem=1518.8M) ***
[02/20 13:56:48     57s] Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
[02/20 13:56:48     57s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:48     57s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1518.8M
[02/20 13:56:48     57s] Starting refinePlace ...
[02/20 13:56:48     57s] 
[02/20 13:56:48     57s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:56:48     57s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:48     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1518.8MB) @(0:00:57.6 - 0:00:57.6).
[02/20 13:56:48     57s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:48     57s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1518.8MB
[02/20 13:56:48     57s] Statistics of distance of Instance movement in refine placement:
[02/20 13:56:48     57s]   maximum (X+Y) =         0.00 um
[02/20 13:56:48     57s]   mean    (X+Y) =         0.00 um
[02/20 13:56:48     57s] Summary Report:
[02/20 13:56:48     57s] Instances move: 0 (out of 28 movable)
[02/20 13:56:48     57s] Instances flipped: 0
[02/20 13:56:48     57s] Mean displacement: 0.00 um
[02/20 13:56:48     57s] Max displacement: 0.00 um 
[02/20 13:56:48     57s] Total instances moved : 0
[02/20 13:56:48     57s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.003, MEM:1518.8M
[02/20 13:56:48     57s] Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
[02/20 13:56:48     57s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1518.8MB
[02/20 13:56:48     57s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1518.8MB) @(0:00:57.6 - 0:00:57.6).
[02/20 13:56:48     57s] *** Finished refinePlace (0:00:57.6 mem=1518.8M) ***
[02/20 13:56:48     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.4
[02/20 13:56:48     57s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.007, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1518.8M
[02/20 13:56:48     57s] Finished re-routing un-routed nets (0:00:00.0 1518.8M)
[02/20 13:56:48     57s] 
[02/20 13:56:48     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:     Starting CMU at level 3, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1518.8M
[02/20 13:56:48     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:1518.8M
[02/20 13:56:48     57s] 
[02/20 13:56:48     57s] Density : 0.4981
[02/20 13:56:48     57s] Max route overflow : 0.0000
[02/20 13:56:48     57s] 
[02/20 13:56:48     57s] 
[02/20 13:56:48     57s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1518.8M) ***
[02/20 13:56:48     57s] (I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
[02/20 13:56:48     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.3
[02/20 13:56:48     57s] *** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:57.6/0:01:08.5 (0.8), mem = 1518.8M
[02/20 13:56:48     57s] 
[02/20 13:56:48     57s] =============================================================================================
[02/20 13:56:48     57s]  Step TAT Report for AreaOpt #1
[02/20 13:56:48     57s] =============================================================================================
[02/20 13:56:48     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:56:48     57s] ---------------------------------------------------------------------------------------------
[02/20 13:56:48     57s] [ RefinePlace            ]      1   0:00:00.2  (   8.6 % )     0:00:00.2 /  0:00:00.2    0.9
[02/20 13:56:48     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:48     57s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  49.8 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:56:48     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:48     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:48     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:48     57s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[02/20 13:56:48     57s] [ OptGetWeight           ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:48     57s] [ OptEval                ]     14   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.8
[02/20 13:56:48     57s] [ OptCommit              ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:48     57s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:48     57s] [ MISC                   ]          0:00:00.9  (  40.4 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:56:48     57s] ---------------------------------------------------------------------------------------------
[02/20 13:56:48     57s]  AreaOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[02/20 13:56:48     57s] ---------------------------------------------------------------------------------------------
[02/20 13:56:48     57s] 
[02/20 13:56:48     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1483.7M
[02/20 13:56:48     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1483.7M
[02/20 13:56:48     57s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:56:48     57s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1445.72M, totSessionCpu=0:00:58).
[02/20 13:56:48     57s] GigaOpt: WNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 0.145) 1
[02/20 13:56:48     57s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[02/20 13:56:48     57s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 72.5) 1
[02/20 13:56:48     57s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[02/20 13:56:48     57s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 72.5) 1
[02/20 13:56:48     57s] Begin: GigaOpt postEco DRV Optimization
[02/20 13:56:48     57s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS -max_fanout
[02/20 13:56:48     57s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:56:48     57s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:57.7/0:01:08.6 (0.8), mem = 1445.7M
[02/20 13:56:48     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.4
[02/20 13:56:48     57s] (I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
[02/20 13:56:48     57s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:56:48     57s] ### Creating PhyDesignMc. totSessionCpu=0:00:57.7 mem=1445.7M
[02/20 13:56:48     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1445.7M
[02/20 13:56:48     57s] z: 2, totalTracks: 1
[02/20 13:56:48     57s] z: 4, totalTracks: 1
[02/20 13:56:48     57s] z: 6, totalTracks: 1
[02/20 13:56:48     57s] z: 8, totalTracks: 1
[02/20 13:56:48     57s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:48     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1445.7M
[02/20 13:56:48     57s] OPERPROF:     Starting CMU at level 3, MEM:1445.7M
[02/20 13:56:48     57s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1445.7M
[02/20 13:56:48     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.076, MEM:1445.7M
[02/20 13:56:48     57s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1445.7MB).
[02/20 13:56:48     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.084, MEM:1445.7M
[02/20 13:56:48     57s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:56:48     57s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:57.8 mem=1445.7M
[02/20 13:56:48     57s] ### Creating RouteCongInterface, started
[02/20 13:56:48     57s] 
[02/20 13:56:48     57s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[02/20 13:56:48     57s] 
[02/20 13:56:48     57s] #optDebug: {0, 1.200}
[02/20 13:56:48     57s] ### Creating RouteCongInterface, finished
[02/20 13:56:48     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.8 mem=1445.7M
[02/20 13:56:48     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.8 mem=1445.7M
[02/20 13:56:51     59s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1464.8M
[02/20 13:56:51     59s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1464.8M
[02/20 13:56:51     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:56:51     59s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/20 13:56:51     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:56:51     59s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/20 13:56:51     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:56:51     59s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:56:51     59s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.42|     0.00|       0|       0|       0|  49.81|          |         |
[02/20 13:56:51     59s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:56:51     59s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.42|     0.00|       0|       0|       0|  49.81| 0:00:00.0|  1464.8M|
[02/20 13:56:51     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:56:51     59s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:56:51     59s] 0 Ndr or Layer constraints added by optimization 
[02/20 13:56:51     59s] **** End NDR-Layer Usage Statistics ****
[02/20 13:56:51     59s] 
[02/20 13:56:51     59s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1464.8M) ***
[02/20 13:56:51     59s] 
[02/20 13:56:51     59s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1445.7M
[02/20 13:56:51     59s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1445.7M
[02/20 13:56:51     59s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:56:51     59s] (I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
[02/20 13:56:51     59s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.4
[02/20 13:56:51     59s] *** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:00.0/0:01:10.9 (0.8), mem = 1445.7M
[02/20 13:56:51     59s] 
[02/20 13:56:51     59s] =============================================================================================
[02/20 13:56:51     59s]  Step TAT Report for DrvOpt #1
[02/20 13:56:51     59s] =============================================================================================
[02/20 13:56:51     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:56:51     59s] ---------------------------------------------------------------------------------------------
[02/20 13:56:51     59s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:51     59s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:51     59s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/20 13:56:51     59s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:51     59s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:51     59s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:51     59s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:51     59s] [ MISC                   ]          0:00:02.2  (  96.0 % )     0:00:02.2 /  0:00:02.2    1.0
[02/20 13:56:51     59s] ---------------------------------------------------------------------------------------------
[02/20 13:56:51     59s]  DrvOpt #1 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.2    1.0
[02/20 13:56:51     59s] ---------------------------------------------------------------------------------------------
[02/20 13:56:51     59s] 
[02/20 13:56:51     59s] End: GigaOpt postEco DRV Optimization
[02/20 13:56:51     60s]   Timing/DRV Snapshot: (REF)
[02/20 13:56:51     60s]      Weighted WNS: 0.000
[02/20 13:56:51     60s]       All  PG WNS: 0.000
[02/20 13:56:51     60s]       High PG WNS: 0.000
[02/20 13:56:51     60s]       All  PG TNS: 0.000
[02/20 13:56:51     60s]       High PG TNS: 0.000
[02/20 13:56:51     60s]          Tran DRV: 0
[02/20 13:56:51     60s]           Cap DRV: 0
[02/20 13:56:51     60s]        Fanout DRV: 0
[02/20 13:56:51     60s]            Glitch: 0
[02/20 13:56:51     60s]    Category Slack: { [L, 0.424] [H, 0.424] }
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1140.6M, totSessionCpu=0:01:00 **
[02/20 13:56:51     60s] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1140.6M, totSessionCpu=0:01:00 **
[02/20 13:56:51     60s] ** Profile ** Start :  cpu=0:00:00.0, mem=1445.7M
[02/20 13:56:51     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1445.7M
[02/20 13:56:51     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.074, MEM:1445.7M
[02/20 13:56:51     60s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1445.7M
[02/20 13:56:51     60s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1455.7M
[02/20 13:56:51     60s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1455.7M
[02/20 13:56:51     60s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.424  |  0.424  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1455.7M
[02/20 13:56:51     60s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[02/20 13:56:51     60s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:56:51     60s] ### Creating LA Mngr. totSessionCpu=0:01:00 mem=1455.7M
[02/20 13:56:51     60s] ### Creating LA Mngr, finished. totSessionCpu=0:01:00 mem=1455.7M
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Begin: Power Optimization
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Begin Power Analysis
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s]              0V	    VSS
[02/20 13:56:51     60s]            0.9V	    VDD
[02/20 13:56:51     60s] Begin Processing Timing Library for Power Calculation
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Begin Processing Timing Library for Power Calculation
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Begin Processing Power Net/Grid for Power Calculation
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Begin Processing Timing Window Data for Power Calculation
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Begin Processing User Attributes
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Begin Processing Signal Activity
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Begin Power Computation
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s]       ----------------------------------------------------------
[02/20 13:56:51     60s]       # of cell(s) missing both power/leakage table: 0
[02/20 13:56:51     60s]       # of cell(s) missing power table: 0
[02/20 13:56:51     60s]       # of cell(s) missing leakage table: 0
[02/20 13:56:51     60s]       # of MSMV cell(s) missing power_level: 0
[02/20 13:56:51     60s]       ----------------------------------------------------------
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Begin Processing User Attributes
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.60MB/2598.27MB/1141.60MB)
[02/20 13:56:51     60s] 
[02/20 13:56:51     60s] *



[02/20 13:56:51     60s] Total Power
[02/20 13:56:51     60s] -----------------------------------------------------------------------------------------
[02/20 13:56:51     60s] Total Internal Power:        0.12469685 	   93.5763%
[02/20 13:56:51     60s] Total Switching Power:       0.00688902 	    5.1697%
[02/20 13:56:51     60s] Total Leakage Power:         0.00167096 	    1.2539%
[02/20 13:56:51     60s] Total Power:                 0.13325683
[02/20 13:56:51     60s] -----------------------------------------------------------------------------------------
[02/20 13:56:51     60s] Processing average sequential pin duty cycle 
[02/20 13:56:51     60s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:56:51     60s] ### Creating PhyDesignMc. totSessionCpu=0:01:00 mem=1474.8M
[02/20 13:56:51     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:1474.8M
[02/20 13:56:51     60s] z: 2, totalTracks: 1
[02/20 13:56:51     60s] z: 4, totalTracks: 1
[02/20 13:56:51     60s] z: 6, totalTracks: 1
[02/20 13:56:51     60s] z: 8, totalTracks: 1
[02/20 13:56:51     60s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[02/20 13:56:51     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1474.8M
[02/20 13:56:51     60s] OPERPROF:     Starting CMU at level 3, MEM:1474.8M
[02/20 13:56:51     60s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1474.8M
[02/20 13:56:51     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.078, MEM:1474.8M
[02/20 13:56:51     60s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1474.8MB).
[02/20 13:56:51     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.086, MEM:1474.8M
[02/20 13:56:51     60s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:56:51     60s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:00 mem=1474.8M
[02/20 13:56:51     60s]   Timing Snapshot: (REF)
[02/20 13:56:51     60s]      Weighted WNS: 0.000
[02/20 13:56:51     60s]       All  PG WNS: 0.000
[02/20 13:56:51     60s]       High PG WNS: 0.000
[02/20 13:56:51     60s]       All  PG TNS: 0.000
[02/20 13:56:51     60s]       High PG TNS: 0.000
[02/20 13:56:51     60s]    Category Slack: { [L, 0.424] [H, 0.424] }
[02/20 13:56:51     60s] 
[02/20 13:56:52     61s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1490.8M
[02/20 13:56:52     61s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1490.8M
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] Phase 1 finished in (cpu = 0:00:00.0) (real = 0:00:00.0) **
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] =============================================================================================
[02/20 13:56:52     61s]  Step TAT Report for PowerOpt #1
[02/20 13:56:52     61s] =============================================================================================
[02/20 13:56:52     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:56:52     61s] ---------------------------------------------------------------------------------------------
[02/20 13:56:52     61s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:52     61s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:52     61s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0   19.0
[02/20 13:56:52     61s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:52     61s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.7
[02/20 13:56:52     61s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[02/20 13:56:52     61s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:52     61s] [ OptEval                ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    2.2
[02/20 13:56:52     61s] [ OptCommit              ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0   10.7
[02/20 13:56:52     61s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:52     61s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:52     61s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:52     61s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:52     61s] [ MISC                   ]          0:00:00.9  (  95.7 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:56:52     61s] ---------------------------------------------------------------------------------------------
[02/20 13:56:52     61s]  PowerOpt #1 TOTAL                  0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:56:52     61s] ---------------------------------------------------------------------------------------------
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] Finished Timing Update in (cpu = 0:00:00.9) (real = 0:00:01.0) **
[02/20 13:56:52     61s] OPT: Doing preprocessing before recovery...
[02/20 13:56:52     61s]   Timing Snapshot: (TGT)
[02/20 13:56:52     61s]      Weighted WNS: 0.000
[02/20 13:56:52     61s]       All  PG WNS: 0.000
[02/20 13:56:52     61s]       High PG WNS: 0.000
[02/20 13:56:52     61s]       All  PG TNS: 0.000
[02/20 13:56:52     61s]       High PG TNS: 0.000
[02/20 13:56:52     61s]    Category Slack: { [L, 0.405] [H, 0.405] }
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] Checking setup slack degradation ...
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] Recovery Manager:
[02/20 13:56:52     61s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/20 13:56:52     61s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/20 13:56:52     61s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[02/20 13:56:52     61s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF:       Starting CMU at level 4, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.099, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.110, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.110, MEM:1529.0M
[02/20 13:56:52     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.5
[02/20 13:56:52     61s] OPERPROF: Starting RefinePlace at level 1, MEM:1529.0M
[02/20 13:56:52     61s] *** Starting refinePlace (0:01:01 mem=1529.0M) ***
[02/20 13:56:52     61s] Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
[02/20 13:56:52     61s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:52     61s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1529.0M
[02/20 13:56:52     61s] Starting refinePlace ...
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:56:52     61s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:52     61s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1529.0MB) @(0:01:01 - 0:01:01).
[02/20 13:56:52     61s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:52     61s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1529.0MB
[02/20 13:56:52     61s] Statistics of distance of Instance movement in refine placement:
[02/20 13:56:52     61s]   maximum (X+Y) =         0.00 um
[02/20 13:56:52     61s]   mean    (X+Y) =         0.00 um
[02/20 13:56:52     61s] Summary Report:
[02/20 13:56:52     61s] Instances move: 0 (out of 28 movable)
[02/20 13:56:52     61s] Instances flipped: 0
[02/20 13:56:52     61s] Mean displacement: 0.00 um
[02/20 13:56:52     61s] Max displacement: 0.00 um 
[02/20 13:56:52     61s] Total instances moved : 0
[02/20 13:56:52     61s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.003, MEM:1529.0M
[02/20 13:56:52     61s] Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
[02/20 13:56:52     61s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1529.0MB
[02/20 13:56:52     61s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1529.0MB) @(0:01:01 - 0:01:01).
[02/20 13:56:52     61s] *** Finished refinePlace (0:01:01 mem=1529.0M) ***
[02/20 13:56:52     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.5
[02/20 13:56:52     61s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.009, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1529.0M
[02/20 13:56:52     61s] Finished re-routing un-routed nets (0:00:00.0 1529.0M)
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF:     Starting CMU at level 3, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1529.0M
[02/20 13:56:52     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:1529.0M
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] Density : 0.4981
[02/20 13:56:52     61s] Max route overflow : 0.0000
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] Begin: Core Power Optimization
[02/20 13:56:52     61s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:01.5/0:01:12.4 (0.8), mem = 1529.0M
[02/20 13:56:52     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.6
[02/20 13:56:52     61s] (I,S,L,T): WC_VIEW: 0.124878, 0.00680253, 0.00165543, 0.133335
[02/20 13:56:52     61s] ### Creating RouteCongInterface, started
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[02/20 13:56:52     61s] 
[02/20 13:56:52     61s] #optDebug: {0, 1.200}
[02/20 13:56:52     61s] ### Creating RouteCongInterface, finished
[02/20 13:56:52     61s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=1529.0M
[02/20 13:56:52     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:01 mem=1529.0M
[02/20 13:56:53     62s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1529.0M
[02/20 13:56:53     62s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1529.0M
[02/20 13:56:53     62s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:56:53     62s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/20 13:56:53     62s] +----------+---------+--------+--------+------------+--------+
[02/20 13:56:53     62s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/20 13:56:53     62s] +----------+---------+--------+--------+------------+--------+
[02/20 13:56:53     62s] |    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1529.0M|
[02/20 13:56:53     62s] Running power reclaim iteration with 29.74483 cutoff 
[02/20 13:56:53     62s] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1529.0M|
[02/20 13:56:53     62s] Running power reclaim iteration with 29.74483 cutoff 
[02/20 13:56:53     62s] |    49.81%|        1|   0.000|   0.000|   0:00:00.0| 1567.1M|
[02/20 13:56:53     62s] Running power reclaim iteration with 29.74483 cutoff 
[02/20 13:56:53     62s] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1567.1M|
[02/20 13:56:53     62s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[02/20 13:56:53     62s] Running power reclaim iteration with 44.61724 cutoff 
[02/20 13:56:53     62s] |    49.81%|        1|   0.000|   0.000|   0:00:00.0| 1567.1M|
[02/20 13:56:53     62s] Running power reclaim iteration with 5.94897 cutoff 
[02/20 13:56:53     62s] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1567.1M|
[02/20 13:56:53     62s] +----------+---------+--------+--------+------------+--------+
[02/20 13:56:53     62s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[02/20 13:56:53     62s] --------------------------------------------------------------
[02/20 13:56:53     62s] |                                   | Total     | Sequential |
[02/20 13:56:53     62s] --------------------------------------------------------------
[02/20 13:56:53     62s] | Num insts resized                 |       1  |       0    |
[02/20 13:56:53     62s] | Num insts undone                  |       0  |       0    |
[02/20 13:56:53     62s] | Num insts Downsized               |       0  |       0    |
[02/20 13:56:53     62s] | Num insts Samesized               |       1  |       0    |
[02/20 13:56:53     62s] | Num insts Upsized                 |       0  |       0    |
[02/20 13:56:53     62s] | Num multiple commits+uncommits    |       0  |       -    |
[02/20 13:56:53     62s] --------------------------------------------------------------
[02/20 13:56:53     62s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:56:53     62s] 0 Ndr or Layer constraints added by optimization 
[02/20 13:56:53     62s] **** End NDR-Layer Usage Statistics ****
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] Number of insts committed for which the initial cell was dont use = 0
[02/20 13:56:53     62s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[02/20 13:56:53     62s] End: Core Power Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[02/20 13:56:53     62s] (I,S,L,T): WC_VIEW: 0.124758, 0.00670291, 0.0016476, 0.133108
[02/20 13:56:53     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.6
[02/20 13:56:53     62s] *** PowerOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:02.4/0:01:13.3 (0.9), mem = 1567.1M
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] =============================================================================================
[02/20 13:56:53     62s]  Step TAT Report for PowerOpt #2
[02/20 13:56:53     62s] =============================================================================================
[02/20 13:56:53     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:56:53     62s] ---------------------------------------------------------------------------------------------
[02/20 13:56:53     62s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:53     62s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    3.5
[02/20 13:56:53     62s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:53     62s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:53     62s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/20 13:56:53     62s] [ OptSingleIteration     ]      8   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:56:53     62s] [ OptGetWeight           ]     32   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:53     62s] [ OptEval                ]     32   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.8
[02/20 13:56:53     62s] [ OptCommit              ]     32   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[02/20 13:56:53     62s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    8.0
[02/20 13:56:53     62s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:53     62s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:56:53     62s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0   19.3
[02/20 13:56:53     62s] [ MISC                   ]          0:00:00.8  (  90.4 % )     0:00:00.8 /  0:00:00.8    1.0
[02/20 13:56:53     62s] ---------------------------------------------------------------------------------------------
[02/20 13:56:53     62s]  PowerOpt #2 TOTAL                  0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:56:53     62s] ---------------------------------------------------------------------------------------------
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF:       Starting CMU at level 4, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.076, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.076, MEM:1567.1M
[02/20 13:56:53     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.6
[02/20 13:56:53     62s] OPERPROF: Starting RefinePlace at level 1, MEM:1567.1M
[02/20 13:56:53     62s] *** Starting refinePlace (0:01:03 mem=1567.1M) ***
[02/20 13:56:53     62s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:56:53     62s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:53     62s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1567.1M
[02/20 13:56:53     62s] Starting refinePlace ...
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:56:53     62s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:53     62s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1567.1MB) @(0:01:03 - 0:01:03).
[02/20 13:56:53     62s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:56:53     62s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.1MB
[02/20 13:56:53     62s] Statistics of distance of Instance movement in refine placement:
[02/20 13:56:53     62s]   maximum (X+Y) =         0.00 um
[02/20 13:56:53     62s]   mean    (X+Y) =         0.00 um
[02/20 13:56:53     62s] Summary Report:
[02/20 13:56:53     62s] Instances move: 0 (out of 28 movable)
[02/20 13:56:53     62s] Instances flipped: 0
[02/20 13:56:53     62s] Mean displacement: 0.00 um
[02/20 13:56:53     62s] Max displacement: 0.00 um 
[02/20 13:56:53     62s] Total instances moved : 0
[02/20 13:56:53     62s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1567.1M
[02/20 13:56:53     62s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:56:53     62s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.1MB
[02/20 13:56:53     62s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1567.1MB) @(0:01:03 - 0:01:03).
[02/20 13:56:53     62s] *** Finished refinePlace (0:01:03 mem=1567.1M) ***
[02/20 13:56:53     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.6
[02/20 13:56:53     62s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.007, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1567.1M
[02/20 13:56:53     62s] Finished re-routing un-routed nets (0:00:00.0 1567.1M)
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF:     Starting CMU at level 3, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.077, MEM:1567.1M
[02/20 13:56:53     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.086, MEM:1567.1M
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] Density : 0.4981
[02/20 13:56:53     62s] Max route overflow : 0.0000
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1567.1M) ***
[02/20 13:56:53     62s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:56:53     62s]   Timing Snapshot: (TGT)
[02/20 13:56:53     62s]      Weighted WNS: 0.000
[02/20 13:56:53     62s]       All  PG WNS: 0.000
[02/20 13:56:53     62s]       High PG WNS: 0.000
[02/20 13:56:53     62s]       All  PG TNS: 0.000
[02/20 13:56:53     62s]       High PG TNS: 0.000
[02/20 13:56:53     62s]    Category Slack: { [L, 0.379] [H, 0.379] }
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] Checking setup slack degradation ...
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] Recovery Manager:
[02/20 13:56:53     62s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/20 13:56:53     62s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/20 13:56:53     62s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[02/20 13:56:53     62s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[02/20 13:56:53     62s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:56:53     62s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:02.6/0:01:13.5 (0.9), mem = 1567.1M
[02/20 13:56:53     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.7
[02/20 13:56:53     62s] (I,S,L,T): WC_VIEW: 0.124758, 0.00670291, 0.0016476, 0.133108
[02/20 13:56:53     62s] ### Creating RouteCongInterface, started
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[02/20 13:56:53     62s] 
[02/20 13:56:53     62s] #optDebug: {0, 1.200}
[02/20 13:56:53     62s] ### Creating RouteCongInterface, finished
[02/20 13:56:53     62s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=1567.1M
[02/20 13:56:53     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=1567.1M
[02/20 13:56:58     67s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:57:00     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1576.7M
[02/20 13:57:00     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1576.7M
[02/20 13:57:00     69s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
[02/20 13:57:00     69s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
[02/20 13:57:00     69s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
[02/20 13:57:00     69s] |   0.072|    0.379|   0.000|    0.000|    49.81%|   0:00:00.0| 1576.7M|   WC_VIEW|       NA| NA           |
[02/20 13:57:00     69s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
[02/20 13:57:00     69s] 
[02/20 13:57:00     69s] *** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1576.7M) ***
[02/20 13:57:00     69s] 
[02/20 13:57:00     69s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1576.7M) ***
[02/20 13:57:00     69s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:57:00     69s] 0 Ndr or Layer constraints added by optimization 
[02/20 13:57:00     69s] **** End NDR-Layer Usage Statistics ****
[02/20 13:57:00     69s] (I,S,L,T): WC_VIEW: 0.124758, 0.00670291, 0.0016476, 0.133108
[02/20 13:57:00     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.7
[02/20 13:57:00     69s] *** SetupOpt [finish] : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 0:01:09.7/0:01:20.6 (0.9), mem = 1567.1M
[02/20 13:57:00     69s] 
[02/20 13:57:00     69s] =============================================================================================
[02/20 13:57:00     69s]  Step TAT Report for HardenOpt #1
[02/20 13:57:00     69s] =============================================================================================
[02/20 13:57:00     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:00     69s] ---------------------------------------------------------------------------------------------
[02/20 13:57:00     69s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:00     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:00     69s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:00     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:00     69s] [ TransformInit          ]      1   0:00:07.1  (  99.6 % )     0:00:07.1 /  0:00:07.1    1.0
[02/20 13:57:00     69s] [ MISC                   ]          0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[02/20 13:57:00     69s] ---------------------------------------------------------------------------------------------
[02/20 13:57:00     69s]  HardenOpt #1 TOTAL                 0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:07.1    1.0
[02/20 13:57:00     69s] ---------------------------------------------------------------------------------------------
[02/20 13:57:00     69s] 
[02/20 13:57:00     69s] Executing incremental physical updates
[02/20 13:57:00     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF:       Starting CMU at level 4, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.078, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.078, MEM:1567.1M
[02/20 13:57:00     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.7
[02/20 13:57:00     69s] OPERPROF: Starting RefinePlace at level 1, MEM:1567.1M
[02/20 13:57:00     69s] *** Starting refinePlace (0:01:10 mem=1567.1M) ***
[02/20 13:57:00     69s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:00     69s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:00     69s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1567.1M
[02/20 13:57:00     69s] Starting refinePlace ...
[02/20 13:57:00     69s] 
[02/20 13:57:00     69s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:57:00     69s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:00     69s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1567.1MB) @(0:01:10 - 0:01:10).
[02/20 13:57:00     69s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:00     69s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.1MB
[02/20 13:57:00     69s] Statistics of distance of Instance movement in refine placement:
[02/20 13:57:00     69s]   maximum (X+Y) =         0.00 um
[02/20 13:57:00     69s]   mean    (X+Y) =         0.00 um
[02/20 13:57:00     69s] Summary Report:
[02/20 13:57:00     69s] Instances move: 0 (out of 28 movable)
[02/20 13:57:00     69s] Instances flipped: 0
[02/20 13:57:00     69s] Mean displacement: 0.00 um
[02/20 13:57:00     69s] Max displacement: 0.00 um 
[02/20 13:57:00     69s] Total instances moved : 0
[02/20 13:57:00     69s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1567.1M
[02/20 13:57:00     69s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:00     69s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.1MB
[02/20 13:57:00     69s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1567.1MB) @(0:01:10 - 0:01:10).
[02/20 13:57:00     69s] *** Finished refinePlace (0:01:10 mem=1567.1M) ***
[02/20 13:57:00     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.7
[02/20 13:57:00     69s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.006, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1567.1M
[02/20 13:57:00     69s] Finished re-routing un-routed nets (0:00:00.0 1567.1M)
[02/20 13:57:00     69s] 
[02/20 13:57:00     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1567.1M
[02/20 13:57:00     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1567.1M
[02/20 13:57:01     69s] OPERPROF:     Starting CMU at level 3, MEM:1567.1M
[02/20 13:57:01     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1567.1M
[02/20 13:57:01     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.091, MEM:1567.1M
[02/20 13:57:01     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.102, MEM:1567.1M
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] Density : 0.4981
[02/20 13:57:01     69s] Max route overflow : 0.0000
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1567.1M) ***
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] Begin Power Analysis
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s]              0V	    VSS
[02/20 13:57:01     69s]            0.9V	    VDD
[02/20 13:57:01     69s] Begin Processing Timing Library for Power Calculation
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] Begin Processing Timing Library for Power Calculation
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] Begin Processing Power Net/Grid for Power Calculation
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] Begin Processing Timing Window Data for Power Calculation
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] Begin Processing User Attributes
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)
[02/20 13:57:01     69s] 
[02/20 13:57:01     69s] Begin Processing Signal Activity
[02/20 13:57:01     69s] 
[02/20 13:57:01     70s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Begin Power Computation
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s]       ----------------------------------------------------------
[02/20 13:57:01     70s]       # of cell(s) missing both power/leakage table: 0
[02/20 13:57:01     70s]       # of cell(s) missing power table: 0
[02/20 13:57:01     70s]       # of cell(s) missing leakage table: 0
[02/20 13:57:01     70s]       # of MSMV cell(s) missing power_level: 0
[02/20 13:57:01     70s]       ----------------------------------------------------------
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Begin Processing User Attributes
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.20MB/2710.06MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] *



[02/20 13:57:01     70s] Total Power
[02/20 13:57:01     70s] -----------------------------------------------------------------------------------------
[02/20 13:57:01     70s] Total Internal Power:        0.12440637 	   93.7090%
[02/20 13:57:01     70s] Total Switching Power:       0.00670291 	    5.0490%
[02/20 13:57:01     70s] Total Leakage Power:         0.00164889 	    1.2420%
[02/20 13:57:01     70s] Total Power:                 0.13275817
[02/20 13:57:01     70s] -----------------------------------------------------------------------------------------
[02/20 13:57:01     70s] Processing average sequential pin duty cycle 
[02/20 13:57:01     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1532.0M
[02/20 13:57:01     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1532.0M
[02/20 13:57:01     70s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:57:01     70s] ** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
[02/20 13:57:01     70s] End: Power Optimization (cpu=0:00:10, real=0:00:10, mem=1451.04M, totSessionCpu=0:01:10).
[02/20 13:57:01     70s] **optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1144.6M, totSessionCpu=0:01:10 **
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Active setup views:
[02/20 13:57:01     70s]  WC_VIEW
[02/20 13:57:01     70s]   Dominating endpoints: 0
[02/20 13:57:01     70s]   Dominating TNS: -0.000
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
[02/20 13:57:01     70s] PreRoute RC Extraction called for design add.
[02/20 13:57:01     70s] RC Extraction called in multi-corner(2) mode.
[02/20 13:57:01     70s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:57:01     70s] RCMode: PreRoute
[02/20 13:57:01     70s]       RC Corner Indexes            0       1   
[02/20 13:57:01     70s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:57:01     70s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:01     70s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:01     70s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:01     70s] Shrink Factor                : 1.00000
[02/20 13:57:01     70s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/20 13:57:01     70s] Using capacitance table file ...
[02/20 13:57:01     70s] RC Grid backup saved.
[02/20 13:57:01     70s] LayerId::1 widthSet size::4
[02/20 13:57:01     70s] LayerId::2 widthSet size::4
[02/20 13:57:01     70s] LayerId::3 widthSet size::4
[02/20 13:57:01     70s] LayerId::4 widthSet size::4
[02/20 13:57:01     70s] LayerId::5 widthSet size::4
[02/20 13:57:01     70s] LayerId::6 widthSet size::4
[02/20 13:57:01     70s] LayerId::7 widthSet size::4
[02/20 13:57:01     70s] LayerId::8 widthSet size::4
[02/20 13:57:01     70s] Skipped RC grid update for preRoute extraction.
[02/20 13:57:01     70s] Initializing multi-corner capacitance tables ... 
[02/20 13:57:01     70s] Initializing multi-corner resistance tables ...
[02/20 13:57:01     70s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:57:01     70s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1430.523M)
[02/20 13:57:01     70s] Skewing Data Summary (End_of_FINAL)
[02/20 13:57:01     70s] --------------------------------------------------
[02/20 13:57:01     70s]  Total skewed count:0
[02/20 13:57:01     70s] --------------------------------------------------
[02/20 13:57:01     70s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Started Loading and Dumping File ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Reading DB...
[02/20 13:57:01     70s] (I)       Read data from FE... (mem=1441.6M)
[02/20 13:57:01     70s] (I)       Read nodes and places... (mem=1441.6M)
[02/20 13:57:01     70s] (I)       Done Read nodes and places (cpu=0.000s, mem=1441.6M)
[02/20 13:57:01     70s] (I)       Read nets... (mem=1441.6M)
[02/20 13:57:01     70s] (I)       Done Read nets (cpu=0.000s, mem=1441.6M)
[02/20 13:57:01     70s] (I)       Done Read data from FE (cpu=0.000s, mem=1441.6M)
[02/20 13:57:01     70s] (I)       before initializing RouteDB syMemory usage = 1441.6 MB
[02/20 13:57:01     70s] (I)       Build term to term wires: false
[02/20 13:57:01     70s] (I)       Honor MSV route constraint: false
[02/20 13:57:01     70s] (I)       Maximum routing layer  : 127
[02/20 13:57:01     70s] (I)       Minimum routing layer  : 2
[02/20 13:57:01     70s] (I)       Supply scale factor H  : 1.00
[02/20 13:57:01     70s] (I)       Supply scale factor V  : 1.00
[02/20 13:57:01     70s] (I)       Tracks used by clock wire: 0
[02/20 13:57:01     70s] (I)       Reverse direction      : 
[02/20 13:57:01     70s] (I)       Honor partition pin guides: true
[02/20 13:57:01     70s] (I)       Route selected nets only: false
[02/20 13:57:01     70s] (I)       Route secondary PG pins: false
[02/20 13:57:01     70s] (I)       Second PG max fanout   : 2147483647
[02/20 13:57:01     70s] (I)       Apply function for special wires: true
[02/20 13:57:01     70s] (I)       Layer by layer blockage reading: true
[02/20 13:57:01     70s] (I)       Offset calculation fix : true
[02/20 13:57:01     70s] (I)       Route stripe layer range: 
[02/20 13:57:01     70s] (I)       Honor partition fences : 
[02/20 13:57:01     70s] (I)       Honor partition pin    : 
[02/20 13:57:01     70s] (I)       Honor partition fences with feedthrough: 
[02/20 13:57:01     70s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:57:01     70s] (I)       Use row-based GCell size
[02/20 13:57:01     70s] (I)       Use row-based GCell align
[02/20 13:57:01     70s] (I)       GCell unit size   : 3600
[02/20 13:57:01     70s] (I)       GCell multiplier  : 1
[02/20 13:57:01     70s] (I)       GCell row height  : 3600
[02/20 13:57:01     70s] (I)       Actual row height : 3600
[02/20 13:57:01     70s] (I)       GCell align ref   : 20000 20000
[02/20 13:57:01     70s] [NR-eGR] Track table information for default rule: 
[02/20 13:57:01     70s] [NR-eGR] M1 has no routable track
[02/20 13:57:01     70s] [NR-eGR] M2 has single uniform track structure
[02/20 13:57:01     70s] [NR-eGR] M3 has single uniform track structure
[02/20 13:57:01     70s] [NR-eGR] M4 has single uniform track structure
[02/20 13:57:01     70s] [NR-eGR] M5 has single uniform track structure
[02/20 13:57:01     70s] [NR-eGR] M6 has single uniform track structure
[02/20 13:57:01     70s] [NR-eGR] M7 has single uniform track structure
[02/20 13:57:01     70s] [NR-eGR] M8 has single uniform track structure
[02/20 13:57:01     70s] (I)       ===========================================================================
[02/20 13:57:01     70s] (I)       == Report All Rule Vias ==
[02/20 13:57:01     70s] (I)       ===========================================================================
[02/20 13:57:01     70s] (I)        Via Rule : (Default)
[02/20 13:57:01     70s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:57:01     70s] (I)       ---------------------------------------------------------------------------
[02/20 13:57:01     70s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:57:01     70s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:57:01     70s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:57:01     70s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:57:01     70s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:57:01     70s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:57:01     70s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:57:01     70s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:57:01     70s] (I)       ===========================================================================
[02/20 13:57:01     70s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] [NR-eGR] Read 188 PG shapes
[02/20 13:57:01     70s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:57:01     70s] [NR-eGR] #Instance Blockages : 0
[02/20 13:57:01     70s] [NR-eGR] #PG Blockages       : 188
[02/20 13:57:01     70s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:57:01     70s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:57:01     70s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:57:01     70s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:57:01     70s] (I)       readDataFromPlaceDB
[02/20 13:57:01     70s] (I)       Read net information..
[02/20 13:57:01     70s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[02/20 13:57:01     70s] (I)       Read testcase time = 0.000 seconds
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] (I)       early_global_route_priority property id does not exist.
[02/20 13:57:01     70s] (I)       Start initializing grid graph
[02/20 13:57:01     70s] (I)       End initializing grid graph
[02/20 13:57:01     70s] (I)       Model blockages into capacity
[02/20 13:57:01     70s] (I)       Read Num Blocks=188  Num Prerouted Wires=0  Num CS=0
[02/20 13:57:01     70s] (I)       Started Modeling ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Started Modeling Layer 1 ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Started Modeling Layer 2 ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 0
[02/20 13:57:01     70s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Started Modeling Layer 3 ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 0
[02/20 13:57:01     70s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Started Modeling Layer 4 ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 0
[02/20 13:57:01     70s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Started Modeling Layer 5 ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:01     70s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Started Modeling Layer 6 ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:01     70s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Started Modeling Layer 7 ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:01     70s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Started Modeling Layer 8 ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:01     70s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       -- layer congestion ratio --
[02/20 13:57:01     70s] (I)       Layer 1 : 0.100000
[02/20 13:57:01     70s] (I)       Layer 2 : 0.700000
[02/20 13:57:01     70s] (I)       Layer 3 : 0.700000
[02/20 13:57:01     70s] (I)       Layer 4 : 0.700000
[02/20 13:57:01     70s] (I)       Layer 5 : 0.700000
[02/20 13:57:01     70s] (I)       Layer 6 : 0.700000
[02/20 13:57:01     70s] (I)       Layer 7 : 0.700000
[02/20 13:57:01     70s] (I)       Layer 8 : 0.700000
[02/20 13:57:01     70s] (I)       ----------------------------
[02/20 13:57:01     70s] (I)       Number of ignored nets = 0
[02/20 13:57:01     70s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:57:01     70s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:57:01     70s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:57:01     70s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:57:01     70s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:57:01     70s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:57:01     70s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:57:01     70s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:57:01     70s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:57:01     70s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/20 13:57:01     70s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1441.6 MB
[02/20 13:57:01     70s] (I)       Ndr track 0 does not exist
[02/20 13:57:01     70s] (I)       Layer1  viaCost=300.00
[02/20 13:57:01     70s] (I)       Layer2  viaCost=100.00
[02/20 13:57:01     70s] (I)       Layer3  viaCost=100.00
[02/20 13:57:01     70s] (I)       Layer4  viaCost=100.00
[02/20 13:57:01     70s] (I)       Layer5  viaCost=100.00
[02/20 13:57:01     70s] (I)       Layer6  viaCost=200.00
[02/20 13:57:01     70s] (I)       Layer7  viaCost=100.00
[02/20 13:57:01     70s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:57:01     70s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:57:01     70s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:57:01     70s] (I)       Site width          :   400  (dbu)
[02/20 13:57:01     70s] (I)       Row height          :  3600  (dbu)
[02/20 13:57:01     70s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:57:01     70s] (I)       GCell width         :  3600  (dbu)
[02/20 13:57:01     70s] (I)       GCell height        :  3600  (dbu)
[02/20 13:57:01     70s] (I)       Grid                :    23    21     8
[02/20 13:57:01     70s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:57:01     70s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:57:01     70s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:57:01     70s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:57:01     70s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:57:01     70s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:01     70s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:01     70s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:57:01     70s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:57:01     70s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:57:01     70s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:57:01     70s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:57:01     70s] (I)       --------------------------------------------------------
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] [NR-eGR] ============ Routing rule table ============
[02/20 13:57:01     70s] [NR-eGR] Rule id: 0  Nets: 47 
[02/20 13:57:01     70s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:57:01     70s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:57:01     70s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:01     70s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:01     70s] [NR-eGR] ========================================
[02/20 13:57:01     70s] [NR-eGR] 
[02/20 13:57:01     70s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:57:01     70s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:57:01     70s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:57:01     70s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:57:01     70s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:57:01     70s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:57:01     70s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:57:01     70s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:57:01     70s] (I)       After initializing earlyGlobalRoute syMemory usage = 1441.6 MB
[02/20 13:57:01     70s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Started Global Routing ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       ============= Initialization =============
[02/20 13:57:01     70s] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/20 13:57:01     70s] (I)       Started Build MST ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Generate topology with single threads
[02/20 13:57:01     70s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:57:01     70s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/20 13:57:01     70s] (I)       ============  Phase 1a Route ============
[02/20 13:57:01     70s] (I)       Started Phase 1a ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Usage: 267 = (178 H, 89 V) = (1.91% H, 0.83% V) = (3.204e+02um H, 1.602e+02um V)
[02/20 13:57:01     70s] (I)       
[02/20 13:57:01     70s] (I)       ============  Phase 1b Route ============
[02/20 13:57:01     70s] (I)       Usage: 267 = (178 H, 89 V) = (1.91% H, 0.83% V) = (3.204e+02um H, 1.602e+02um V)
[02/20 13:57:01     70s] (I)       
[02/20 13:57:01     70s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.806000e+02um
[02/20 13:57:01     70s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:57:01     70s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:57:01     70s] (I)       ============  Phase 1c Route ============
[02/20 13:57:01     70s] (I)       Usage: 267 = (178 H, 89 V) = (1.91% H, 0.83% V) = (3.204e+02um H, 1.602e+02um V)
[02/20 13:57:01     70s] (I)       
[02/20 13:57:01     70s] (I)       ============  Phase 1d Route ============
[02/20 13:57:01     70s] (I)       Usage: 267 = (178 H, 89 V) = (1.91% H, 0.83% V) = (3.204e+02um H, 1.602e+02um V)
[02/20 13:57:01     70s] (I)       
[02/20 13:57:01     70s] (I)       ============  Phase 1e Route ============
[02/20 13:57:01     70s] (I)       Started Phase 1e ( Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Usage: 267 = (178 H, 89 V) = (1.91% H, 0.83% V) = (3.204e+02um H, 1.602e+02um V)
[02/20 13:57:01     70s] (I)       
[02/20 13:57:01     70s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.806000e+02um
[02/20 13:57:01     70s] [NR-eGR] 
[02/20 13:57:01     70s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       Running layer assignment with 1 threads
[02/20 13:57:01     70s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       ============  Phase 1l Route ============
[02/20 13:57:01     70s] (I)       
[02/20 13:57:01     70s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:57:01     70s] [NR-eGR]                        OverCon            
[02/20 13:57:01     70s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:57:01     70s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:57:01     70s] [NR-eGR] ----------------------------------------------
[02/20 13:57:01     70s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:01     70s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:01     70s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:01     70s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:01     70s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:01     70s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:01     70s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:01     70s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:01     70s] [NR-eGR] ----------------------------------------------
[02/20 13:57:01     70s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:57:01     70s] [NR-eGR] 
[02/20 13:57:01     70s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:57:01     70s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:57:01     70s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:57:01     70s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1441.58 MB )
[02/20 13:57:01     70s] OPERPROF: Starting HotSpotCal at level 1, MEM:1441.6M
[02/20 13:57:01     70s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:01     70s] [hotspot] |            |   max hotspot | total hotspot |
[02/20 13:57:01     70s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:01     70s] [hotspot] | normalized |          0.00 |          0.00 |
[02/20 13:57:01     70s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:01     70s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:57:01     70s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:57:01     70s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1441.6M
[02/20 13:57:01     70s] <optDesign CMD> Restore Using all VT Cells
[02/20 13:57:01     70s] Starting delay calculation for Setup views
[02/20 13:57:01     70s] #################################################################################
[02/20 13:57:01     70s] # Design Stage: PreRoute
[02/20 13:57:01     70s] # Design Name: add
[02/20 13:57:01     70s] # Design Mode: 65nm
[02/20 13:57:01     70s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:57:01     70s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:57:01     70s] # Signoff Settings: SI Off 
[02/20 13:57:01     70s] #################################################################################
[02/20 13:57:01     70s] Calculate delays in BcWc mode...
[02/20 13:57:01     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 1439.6M, InitMEM = 1439.6M)
[02/20 13:57:01     70s] Start delay calculation (fullDC) (1 T). (MEM=1439.58)
[02/20 13:57:01     70s] End AAE Lib Interpolated Model. (MEM=1451.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:01     70s] Total number of fetched objects 47
[02/20 13:57:01     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:01     70s] End delay calculation. (MEM=1498.79 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:57:01     70s] End delay calculation (fullDC). (MEM=1498.79 CPU=0:00:00.3 REAL=0:00:00.0)
[02/20 13:57:01     70s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1498.8M) ***
[02/20 13:57:01     70s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:11 mem=1498.8M)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Begin Power Analysis
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s]              0V	    VSS
[02/20 13:57:01     70s]            0.9V	    VDD
[02/20 13:57:01     70s] Begin Processing Timing Library for Power Calculation
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Begin Processing Timing Library for Power Calculation
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Begin Processing Power Net/Grid for Power Calculation
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Begin Processing Timing Window Data for Power Calculation
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Begin Processing User Attributes
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Begin Processing Signal Activity
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Begin Power Computation
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s]       ----------------------------------------------------------
[02/20 13:57:01     70s]       # of cell(s) missing both power/leakage table: 0
[02/20 13:57:01     70s]       # of cell(s) missing power table: 0
[02/20 13:57:01     70s]       # of cell(s) missing leakage table: 0
[02/20 13:57:01     70s]       # of MSMV cell(s) missing power_level: 0
[02/20 13:57:01     70s]       ----------------------------------------------------------
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Begin Processing User Attributes
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.36MB/2641.73MB/1158.20MB)
[02/20 13:57:01     70s] 
[02/20 13:57:01     70s] *



[02/20 13:57:01     70s] Total Power
[02/20 13:57:01     70s] -----------------------------------------------------------------------------------------
[02/20 13:57:01     70s] Total Internal Power:        0.12440637 	   93.7090%
[02/20 13:57:01     70s] Total Switching Power:       0.00670291 	    5.0490%
[02/20 13:57:01     70s] Total Leakage Power:         0.00164889 	    1.2420%
[02/20 13:57:01     70s] Total Power:                 0.13275817
[02/20 13:57:01     70s] -----------------------------------------------------------------------------------------
[02/20 13:57:01     70s] Processing average sequential pin duty cycle 
[02/20 13:57:01     70s] **optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1136.9M, totSessionCpu=0:01:11 **
[02/20 13:57:01     70s] cleaningup cpe interface
[02/20 13:57:01     70s] Reported timing to dir ./timingReports
[02/20 13:57:01     70s] **optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1129.5M, totSessionCpu=0:01:11 **
[02/20 13:57:01     70s] ** Profile ** Start :  cpu=0:00:00.0, mem=1451.8M
[02/20 13:57:01     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1451.8M
[02/20 13:57:01     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.088, MEM:1451.8M
[02/20 13:57:01     70s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1451.8M
[02/20 13:57:01     70s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1461.8M
[02/20 13:57:01     70s] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1453.8M
[02/20 13:57:03     70s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1451.8M
[02/20 13:57:03     70s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.379  |  0.379  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1451.8M
[02/20 13:57:03     70s] **optDesign ... cpu = 0:00:38, real = 0:00:39, mem = 1131.7M, totSessionCpu=0:01:11 **
[02/20 13:57:03     70s] *** Finished optDesign ***
[02/20 13:57:03     70s] cleaningup cpe interface
[02/20 13:57:03     70s] 
[02/20 13:57:03     70s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:44.0 real=0:00:45.7)
[02/20 13:57:03     70s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[02/20 13:57:03     70s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:08.7 real=0:00:08.7)
[02/20 13:57:03     70s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.4 real=0:00:02.4)
[02/20 13:57:03     70s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:01.8 real=0:00:01.8)
[02/20 13:57:03     70s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:10.0 real=0:00:10.0)
[02/20 13:57:03     70s] Info: pop threads available for lower-level modules during optimization.
[02/20 13:57:03     70s] Deleting Lib Analyzer.
[02/20 13:57:03     70s] clean pInstBBox. size 0
[02/20 13:57:03     70s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/20 13:57:03     70s] All LLGs are deleted
[02/20 13:57:03     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1451.8M
[02/20 13:57:03     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1451.8M
[02/20 13:57:03     70s] Deleting Cell Server ...
[02/20 13:57:03     70s] cleaningup cpe interface
[02/20 13:57:03     70s] #optDebug: fT-D <X 1 0 0 0>
[02/20 13:57:03     70s] VSMManager cleared!
[02/20 13:57:03     70s] **place_opt_design ... cpu = 0:00:43, real = 0:00:45, mem = 1386.8M **
[02/20 13:57:03     70s] *** Finished GigaPlace ***
[02/20 13:57:03     71s] 
[02/20 13:57:03     71s] *** Summary of all messages that are not suppressed in this session:
[02/20 13:57:03     71s] Severity  ID               Count  Summary                                  
[02/20 13:57:03     71s] WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
[02/20 13:57:03     71s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[02/20 13:57:03     71s] *** Message Summary: 5 warning(s), 0 error(s)
[02/20 13:57:03     71s] 
[02/20 13:57:03     71s] 
[02/20 13:57:03     71s] =============================================================================================
[02/20 13:57:03     71s]  Final TAT Report for place_opt_design
[02/20 13:57:03     71s] =============================================================================================
[02/20 13:57:03     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:03     71s] ---------------------------------------------------------------------------------------------
[02/20 13:57:03     71s] [ HardenOpt              ]      1   0:00:07.1  (  15.7 % )     0:00:07.1 /  0:00:07.1    1.0
[02/20 13:57:03     71s] [ GlobalOpt              ]      1   0:00:08.6  (  19.0 % )     0:00:08.6 /  0:00:08.7    1.0
[02/20 13:57:03     71s] [ DrvOpt                 ]      1   0:00:02.3  (   5.0 % )     0:00:02.3 /  0:00:02.2    1.0
[02/20 13:57:03     71s] [ SimplifyNetlist        ]      1   0:00:02.6  (   5.8 % )     0:00:02.6 /  0:00:02.6    1.0
[02/20 13:57:03     71s] [ AreaOpt                ]      1   0:00:02.0  (   4.5 % )     0:00:02.2 /  0:00:02.2    1.0
[02/20 13:57:03     71s] [ PowerOpt               ]      2   0:00:01.9  (   4.1 % )     0:00:01.9 /  0:00:01.9    1.0
[02/20 13:57:03     71s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.0
[02/20 13:57:03     71s] [ IncrReplace            ]      2   0:00:01.8  (   4.1 % )     0:00:01.8 /  0:00:01.8    1.0
[02/20 13:57:03     71s] [ RefinePlace            ]      4   0:00:00.9  (   1.9 % )     0:00:00.9 /  0:00:00.8    1.0
[02/20 13:57:03     71s] [ TimingUpdate           ]      6   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/20 13:57:03     71s] [ FullDelayCalc          ]      2   0:00:00.7  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[02/20 13:57:03     71s] [ OptSummaryReport       ]      3   0:00:00.3  (   0.7 % )     0:00:02.4 /  0:00:00.8    0.3
[02/20 13:57:03     71s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/20 13:57:03     71s] [ DrvReport              ]      3   0:00:01.6  (   3.5 % )     0:00:01.6 /  0:00:00.0    0.0
[02/20 13:57:03     71s] [ PowerReport            ]      3   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[02/20 13:57:03     71s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[02/20 13:57:03     71s] [ PropagateActivity      ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:57:03     71s] [ MISC                   ]          0:00:15.2  (  33.4 % )     0:00:15.2 /  0:00:14.0    0.9
[02/20 13:57:03     71s] ---------------------------------------------------------------------------------------------
[02/20 13:57:03     71s]  place_opt_design TOTAL             0:00:45.5  ( 100.0 % )     0:00:45.5 /  0:00:42.8    0.9
[02/20 13:57:03     71s] ---------------------------------------------------------------------------------------------
[02/20 13:57:03     71s] 
[02/20 13:57:03     71s] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[02/20 13:57:03     71s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1386.8M
[02/20 13:57:03     71s] z: 2, totalTracks: 1
[02/20 13:57:03     71s] z: 4, totalTracks: 1
[02/20 13:57:03     71s] z: 6, totalTracks: 1
[02/20 13:57:03     71s] z: 8, totalTracks: 1
[02/20 13:57:03     71s] #spOpts: N=65 
[02/20 13:57:03     71s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1386.8M
[02/20 13:57:03     71s] Core basic site is core
[02/20 13:57:03     71s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:57:03     71s] SiteArray: use 12,288 bytes
[02/20 13:57:03     71s] SiteArray: current memory after site array memory allocation 1386.8M
[02/20 13:57:03     71s] SiteArray: FP blocked sites are writable
[02/20 13:57:03     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:57:03     71s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1386.8M
[02/20 13:57:03     71s] Process 451 wires and vias for routing blockage and capacity analysis
[02/20 13:57:03     71s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.070, REAL:0.071, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.072, MEM:1386.8M
[02/20 13:57:03     71s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1386.8MB).
[02/20 13:57:03     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.084, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1386.8M
[02/20 13:57:03     71s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[02/20 13:57:03     71s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1386.8M
[02/20 13:57:03     71s] AddFiller init all instances time CPU:0.000, REAL:0.000
[02/20 13:57:03     71s] AddFiller main function time CPU:0.003, REAL:0.005
[02/20 13:57:03     71s] Filler instance commit time CPU:0.001, REAL:0.001
[02/20 13:57:03     71s] *INFO: Adding fillers to top-module.
[02/20 13:57:03     71s] *INFO:   Added 7 filler insts (cell DCAP32 / prefix FILLER).
[02/20 13:57:03     71s] *INFO:   Added 6 filler insts (cell DCAP16 / prefix FILLER).
[02/20 13:57:03     71s] *INFO:   Added 7 filler insts (cell DCAP8 / prefix FILLER).
[02/20 13:57:03     71s] *INFO:   Added 13 filler insts (cell DCAP4 / prefix FILLER).
[02/20 13:57:03     71s] *INFO:   Added 22 filler insts (cell DCAP / prefix FILLER).
[02/20 13:57:03     71s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.010, REAL:0.005, MEM:1386.8M
[02/20 13:57:03     71s] *INFO: Total 55 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[02/20 13:57:03     71s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.010, REAL:0.005, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1386.8M
[02/20 13:57:03     71s] For 55 new insts, 55 new pwr-pin connections were made to global net 'VDD'.
[02/20 13:57:03     71s] 55 new gnd-pin connections were made to global net 'VSS'.
[02/20 13:57:03     71s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/20 13:57:03     71s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.010, REAL:0.006, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.010, REAL:0.006, MEM:1386.8M
[02/20 13:57:03     71s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[02/20 13:57:03     71s] *INFO: Second pass addFiller without DRC checking.
[02/20 13:57:03     71s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1386.8M
[02/20 13:57:03     71s] AddFiller init all instances time CPU:0.000, REAL:0.000
[02/20 13:57:03     71s] AddFiller main function time CPU:0.000, REAL:0.001
[02/20 13:57:03     71s] Filler instance commit time CPU:0.000, REAL:0.000
[02/20 13:57:03     71s] *INFO: Adding fillers to top-module.
[02/20 13:57:03     71s] *INFO:   Added 0 filler inst of any cell-type.
[02/20 13:57:03     71s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.000, REAL:0.001, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.000, REAL:0.001, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.000, REAL:0.001, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.000, REAL:0.001, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1386.8M
[02/20 13:57:03     71s] All LLGs are deleted
[02/20 13:57:03     71s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.005, MEM:1386.8M
[02/20 13:57:03     71s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.090, REAL:0.098, MEM:1386.8M
[02/20 13:57:03     71s] <CMD> saveDesign placement.enc
[02/20 13:57:03     71s] #% Begin save design ... (date=02/20 13:57:03, mem=1058.5M)
[02/20 13:57:03     71s] % Begin Save ccopt configuration ... (date=02/20 13:57:03, mem=1058.5M)
[02/20 13:57:03     71s] % End Save ccopt configuration ... (date=02/20 13:57:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1058.8M, current mem=1058.8M)
[02/20 13:57:03     71s] % Begin Save netlist data ... (date=02/20 13:57:03, mem=1058.8M)
[02/20 13:57:03     71s] Writing Binary DB to placement.enc.dat.tmp/add.v.bin in single-threaded mode...
[02/20 13:57:03     71s] % End Save netlist data ... (date=02/20 13:57:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1058.8M, current mem=1058.8M)
[02/20 13:57:04     71s] Saving congestion map file placement.enc.dat.tmp/add.route.congmap.gz ...
[02/20 13:57:04     71s] % Begin Save AAE data ... (date=02/20 13:57:04, mem=1059.1M)
[02/20 13:57:04     71s] Saving AAE Data ...
[02/20 13:57:04     71s] % End Save AAE data ... (date=02/20 13:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.1M, current mem=1059.1M)
[02/20 13:57:04     71s] % Begin Save clock tree data ... (date=02/20 13:57:04, mem=1059.4M)
[02/20 13:57:04     71s] % End Save clock tree data ... (date=02/20 13:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.4M, current mem=1059.4M)
[02/20 13:57:04     71s] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[02/20 13:57:04     71s] Saving mode setting ...
[02/20 13:57:04     71s] Saving global file ...
[02/20 13:57:04     71s] % Begin Save floorplan data ... (date=02/20 13:57:04, mem=1059.6M)
[02/20 13:57:04     71s] Saving floorplan file ...
[02/20 13:57:04     71s] % End Save floorplan data ... (date=02/20 13:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.6M, current mem=1059.6M)
[02/20 13:57:04     71s] Saving PG file placement.enc.dat.tmp/add.pg.gz
[02/20 13:57:05     71s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1386.8M) ***
[02/20 13:57:05     71s] Saving Drc markers ...
[02/20 13:57:05     71s] ... No Drc file written since there is no markers found.
[02/20 13:57:05     71s] % Begin Save placement data ... (date=02/20 13:57:05, mem=1059.6M)
[02/20 13:57:05     71s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/20 13:57:05     71s] Save Adaptive View Pruing View Names to Binary file
[02/20 13:57:05     71s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1389.8M) ***
[02/20 13:57:05     71s] % End Save placement data ... (date=02/20 13:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.6M, current mem=1059.6M)
[02/20 13:57:05     71s] % Begin Save routing data ... (date=02/20 13:57:05, mem=1059.6M)
[02/20 13:57:05     71s] Saving route file ...
[02/20 13:57:05     71s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1386.8M) ***
[02/20 13:57:05     71s] % End Save routing data ... (date=02/20 13:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.6M, current mem=1059.6M)
[02/20 13:57:05     71s] Saving property file placement.enc.dat.tmp/add.prop
[02/20 13:57:05     71s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1389.8M) ***
[02/20 13:57:05     71s] Saving rc congestion map placement.enc.dat.tmp/add.congmap.gz ...
[02/20 13:57:05     71s] % Begin Save power constraints data ... (date=02/20 13:57:05, mem=1059.6M)
[02/20 13:57:05     71s] % End Save power constraints data ... (date=02/20 13:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.6M, current mem=1059.6M)
[02/20 13:57:07     73s] Generated self-contained design placement.enc.dat.tmp
[02/20 13:57:07     73s] #% End save design ... (date=02/20 13:57:07, total cpu=0:00:01.9, real=0:00:04.0, peak res=1060.3M, current mem=1060.3M)
[02/20 13:57:07     73s] *** Message Summary: 0 warning(s), 0 error(s)
[02/20 13:57:07     73s] 
[02/20 13:57:07     73s] <CMD> set_ccopt_property -update_io_latency false
[02/20 13:57:07     73s] <CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/s1ding/HW5/Q1/pnr/constraints/add.ccopt
[02/20 13:57:07     73s] Creating clock tree spec for modes (timing configs): CON
[02/20 13:57:07     73s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/20 13:57:07     73s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:57:07     73s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:57:07     73s] Summary for sequential cells identification: 
[02/20 13:57:07     73s]   Identified SBFF number: 199
[02/20 13:57:07     73s]   Identified MBFF number: 0
[02/20 13:57:07     73s]   Identified SB Latch number: 0
[02/20 13:57:07     73s]   Identified MB Latch number: 0
[02/20 13:57:07     73s]   Not identified SBFF number: 0
[02/20 13:57:07     73s]   Not identified MBFF number: 0
[02/20 13:57:07     73s]   Not identified SB Latch number: 0
[02/20 13:57:07     73s]   Not identified MB Latch number: 0
[02/20 13:57:07     73s]   Number of sequential cells which are not FFs: 104
[02/20 13:57:07     73s]  Visiting view : WC_VIEW
[02/20 13:57:07     73s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[02/20 13:57:07     73s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:57:07     73s]  Visiting view : BC_VIEW
[02/20 13:57:07     73s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[02/20 13:57:07     73s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:57:07     73s]  Setting StdDelay to 14.50
[02/20 13:57:07     73s] Creating Cell Server, finished. 
[02/20 13:57:07     73s] 
[02/20 13:57:07     73s] Reset timing graph...
[02/20 13:57:07     73s] Ignoring AAE DB Resetting ...
[02/20 13:57:07     73s] Reset timing graph done.
[02/20 13:57:07     73s] Ignoring AAE DB Resetting ...
[02/20 13:57:07     73s] Analyzing clock structure...
[02/20 13:57:07     73s] Analyzing clock structure done.
[02/20 13:57:07     73s] Reset timing graph...
[02/20 13:57:07     73s] Ignoring AAE DB Resetting ...
[02/20 13:57:07     73s] Reset timing graph done.
[02/20 13:57:07     73s] Wrote: /home/linux/ieng6/ee260bwi23/s1ding/HW5/Q1/pnr/constraints/add.ccopt
[02/20 13:57:07     73s] <CMD> ccopt_design
[02/20 13:57:07     73s] #% Begin ccopt_design (date=02/20 13:57:07, mem=1030.6M)
[02/20 13:57:07     73s] Setting ::DelayCal::PrerouteDcFastMode 0
[02/20 13:57:07     73s] Runtime...
[02/20 13:57:07     73s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[02/20 13:57:07     73s] (ccopt_design): create_ccopt_clock_tree_spec
[02/20 13:57:07     73s] Creating clock tree spec for modes (timing configs): CON
[02/20 13:57:07     73s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/20 13:57:07     73s] Reset timing graph...
[02/20 13:57:07     73s] Ignoring AAE DB Resetting ...
[02/20 13:57:07     73s] Reset timing graph done.
[02/20 13:57:07     73s] Ignoring AAE DB Resetting ...
[02/20 13:57:07     73s] Analyzing clock structure...
[02/20 13:57:07     73s] Analyzing clock structure done.
[02/20 13:57:07     73s] Reset timing graph...
[02/20 13:57:07     73s] Ignoring AAE DB Resetting ...
[02/20 13:57:07     73s] Reset timing graph done.
[02/20 13:57:07     73s] Extracting original clock gating for clk...
[02/20 13:57:07     73s]   clock_tree clk contains 18 sinks and 0 clock gates.
[02/20 13:57:07     73s]   Extraction for clk complete.
[02/20 13:57:07     73s] Extracting original clock gating for clk done.
[02/20 13:57:07     73s] The skew group clk/CON was created. It contains 18 sinks and 1 sources.
[02/20 13:57:07     73s] Checking clock tree convergence...
[02/20 13:57:07     73s] Checking clock tree convergence done.
[02/20 13:57:07     73s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[02/20 13:57:07     73s] Set place::cacheFPlanSiteMark to 1
[02/20 13:57:07     73s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/20 13:57:07     73s] Using CCOpt effort standard.
[02/20 13:57:07     73s] CCOpt::Phase::Initialization...
[02/20 13:57:07     73s] Check Prerequisites...
[02/20 13:57:07     73s] Leaving CCOpt scope - CheckPlace...
[02/20 13:57:07     73s] OPERPROF: Starting checkPlace at level 1, MEM:1407.4M
[02/20 13:57:07     73s] z: 2, totalTracks: 1
[02/20 13:57:07     73s] z: 4, totalTracks: 1
[02/20 13:57:07     73s] z: 6, totalTracks: 1
[02/20 13:57:07     73s] z: 8, totalTracks: 1
[02/20 13:57:07     73s] #spOpts: N=65 
[02/20 13:57:07     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1407.4M
[02/20 13:57:07     73s] Core basic site is core
[02/20 13:57:07     73s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:57:07     73s] SiteArray: use 12,288 bytes
[02/20 13:57:07     73s] SiteArray: current memory after site array memory allocation 1407.4M
[02/20 13:57:07     73s] SiteArray: FP blocked sites are writable
[02/20 13:57:07     73s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1407.4M
[02/20 13:57:07     73s] Begin checking placement ... (start mem=1407.4M, init mem=1407.4M)
[02/20 13:57:07     73s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1407.4M
[02/20 13:57:07     73s] *info: Placed = 83            
[02/20 13:57:07     73s] *info: Unplaced = 0           
[02/20 13:57:07     73s] Placement Density:97.31%(364/374)
[02/20 13:57:07     73s] Placement Density (including fixed std cells):97.31%(364/374)
[02/20 13:57:07     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1407.4M
[02/20 13:57:07     73s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1407.4M)
[02/20 13:57:07     73s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.018, MEM:1407.4M
[02/20 13:57:07     73s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:07     73s] Validating CTS configuration...
[02/20 13:57:07     73s] Checking module port directions...
[02/20 13:57:07     73s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:07     73s] Non-default CCOpt properties:
[02/20 13:57:07     73s] route_type is set for at least one key
[02/20 13:57:07     73s] update_io_latency: 0 (default: true)
[02/20 13:57:07     73s] Using cell based legalization.
[02/20 13:57:07     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1407.4M
[02/20 13:57:07     73s] z: 2, totalTracks: 1
[02/20 13:57:07     73s] z: 4, totalTracks: 1
[02/20 13:57:07     73s] z: 6, totalTracks: 1
[02/20 13:57:07     73s] z: 8, totalTracks: 1
[02/20 13:57:07     73s] #spOpts: N=65 
[02/20 13:57:07     73s] All LLGs are deleted
[02/20 13:57:07     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1407.4M
[02/20 13:57:07     73s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1407.4M
[02/20 13:57:07     73s] Core basic site is core
[02/20 13:57:08     73s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:57:08     73s] SiteArray: use 12,288 bytes
[02/20 13:57:08     73s] SiteArray: current memory after site array memory allocation 1407.4M
[02/20 13:57:08     73s] SiteArray: FP blocked sites are writable
[02/20 13:57:08     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:57:08     73s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1407.4M
[02/20 13:57:08     73s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:57:08     73s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1407.4M
[02/20 13:57:08     73s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.073, MEM:1407.4M
[02/20 13:57:08     73s] OPERPROF:     Starting CMU at level 3, MEM:1407.4M
[02/20 13:57:08     73s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1407.4M
[02/20 13:57:08     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.074, MEM:1407.4M
[02/20 13:57:08     73s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1407.4MB).
[02/20 13:57:08     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.082, MEM:1407.4M
[02/20 13:57:08     73s] (I)       Load db... (mem=1407.4M)
[02/20 13:57:08     73s] (I)       Read data from FE... (mem=1407.4M)
[02/20 13:57:08     73s] (I)       Read nodes and places... (mem=1407.4M)
[02/20 13:57:08     73s] (I)       Number of ignored instance 0
[02/20 13:57:08     73s] (I)       Number of inbound cells 0
[02/20 13:57:08     73s] (I)       numMoveCells=83, numMacros=0  numPads=19  numMultiRowHeightInsts=0
[02/20 13:57:08     73s] (I)       cell height: 3600, count: 83
[02/20 13:57:08     73s] (I)       Done Read nodes and places (cpu=0.000s, mem=1407.4M)
[02/20 13:57:08     73s] (I)       Read rows... (mem=1407.4M)
[02/20 13:57:08     73s] (I)       Done Read rows (cpu=0.000s, mem=1407.4M)
[02/20 13:57:08     73s] (I)       Done Read data from FE (cpu=0.000s, mem=1407.4M)
[02/20 13:57:08     73s] (I)       Done Load db (cpu=0.000s, mem=1407.4M)
[02/20 13:57:08     73s] (I)       Constructing placeable region... (mem=1407.4M)
[02/20 13:57:08     73s] (I)       Constructing bin map
[02/20 13:57:08     73s] (I)       Initialize bin information with width=36000 height=36000
[02/20 13:57:08     73s] (I)       Done constructing bin map
[02/20 13:57:08     73s] (I)       Removing 0 blocked bin with high fixed inst density
[02/20 13:57:08     73s] (I)       Compute region effective width... (mem=1407.4M)
[02/20 13:57:08     73s] (I)       Done Compute region effective width (cpu=0.000s, mem=1407.4M)
[02/20 13:57:08     73s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1407.4M)
[02/20 13:57:08     73s] Route type trimming info:
[02/20 13:57:08     73s]   No route type modifications were made.
[02/20 13:57:08     73s] Accumulated time to calculate placeable region: 0
[02/20 13:57:08     73s] (I)       Initializing Steiner engine. 
[02/20 13:57:08     73s] End AAE Lib Interpolated Model. (MEM=1407.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:08     73s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[02/20 13:57:08     73s] Original list had 9 cells:
[02/20 13:57:08     73s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:57:08     73s] Library trimming was not able to trim any cells:
[02/20 13:57:08     73s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:57:08     73s] Accumulated time to calculate placeable region: 0
[02/20 13:57:08     73s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[02/20 13:57:08     73s] Original list had 8 cells:
[02/20 13:57:08     73s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:57:08     73s] Library trimming was not able to trim any cells:
[02/20 13:57:08     73s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:57:08     73s] Accumulated time to calculate placeable region: 0
[02/20 13:57:09     74s] Clock tree balancer configuration for clock_tree clk:
[02/20 13:57:09     74s] Non-default CCOpt properties:
[02/20 13:57:09     74s]   route_type (leaf): default_route_type_leaf (default: default)
[02/20 13:57:09     74s]   route_type (trunk): default_route_type_nonleaf (default: default)
[02/20 13:57:09     74s]   route_type (top): default_route_type_nonleaf (default: default)
[02/20 13:57:09     74s] For power domain auto-default:
[02/20 13:57:09     74s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:57:09     74s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:57:09     74s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[02/20 13:57:09     74s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 374.400um^2
[02/20 13:57:09     74s] Top Routing info:
[02/20 13:57:09     74s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:57:09     74s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/20 13:57:09     74s] Trunk Routing info:
[02/20 13:57:09     74s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:57:09     74s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/20 13:57:09     74s] Leaf Routing info:
[02/20 13:57:09     74s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:57:09     74s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/20 13:57:09     74s] For timing_corner WC:setup, late and power domain auto-default:
[02/20 13:57:09     74s]   Slew time target (leaf):    0.105ns
[02/20 13:57:09     74s]   Slew time target (trunk):   0.105ns
[02/20 13:57:09     74s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[02/20 13:57:09     74s]   Buffer unit delay: 0.057ns
[02/20 13:57:09     74s]   Buffer max distance: 562.449um
[02/20 13:57:09     74s] Fastest wire driving cells and distances:
[02/20 13:57:09     74s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[02/20 13:57:09     74s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[02/20 13:57:09     74s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] Logic Sizing Table:
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] ----------------------------------------------------------
[02/20 13:57:09     74s] Cell    Instance count    Source    Eligible library cells
[02/20 13:57:09     74s] ----------------------------------------------------------
[02/20 13:57:09     74s]   (empty table)
[02/20 13:57:09     74s] ----------------------------------------------------------
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] Clock tree balancer configuration for skew_group clk/CON:
[02/20 13:57:09     74s]   Sources:                     pin clk
[02/20 13:57:09     74s]   Total number of sinks:       18
[02/20 13:57:09     74s]   Delay constrained sinks:     18
[02/20 13:57:09     74s]   Non-leaf sinks:              0
[02/20 13:57:09     74s]   Ignore pins:                 0
[02/20 13:57:09     74s]  Timing corner WC:setup.late:
[02/20 13:57:09     74s]   Skew target:                 0.057ns
[02/20 13:57:09     74s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:57:09     74s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:57:09     74s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:57:09     74s] Primary reporting skew groups are:
[02/20 13:57:09     74s] skew_group clk/CON with 18 clock sinks
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] Via Selection for Estimated Routes (rule default):
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] ----------------------------------------------------------------
[02/20 13:57:09     74s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[02/20 13:57:09     74s] Range                    (Ohm)    (fF)     (fs)     Only
[02/20 13:57:09     74s] ----------------------------------------------------------------
[02/20 13:57:09     74s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[02/20 13:57:09     74s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[02/20 13:57:09     74s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[02/20 13:57:09     74s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[02/20 13:57:09     74s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[02/20 13:57:09     74s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[02/20 13:57:09     74s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[02/20 13:57:09     74s] ----------------------------------------------------------------
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] No ideal or dont_touch nets found in the clock tree
[02/20 13:57:09     74s] No dont_touch hnets found in the clock tree
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] Filtering reasons for cell type: buffer
[02/20 13:57:09     74s] =======================================
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:09     74s] Clock trees    Power domain    Reason                         Library cells
[02/20 13:57:09     74s] ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:09     74s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[02/20 13:57:09     74s] ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] Filtering reasons for cell type: inverter
[02/20 13:57:09     74s] =========================================
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:09     74s] Clock trees    Power domain    Reason                         Library cells
[02/20 13:57:09     74s] --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:09     74s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[02/20 13:57:09     74s] --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[02/20 13:57:09     74s] CCOpt configuration status: all checks passed.
[02/20 13:57:09     74s] External - Set all clocks to propagated mode...
[02/20 13:57:09     74s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[02/20 13:57:09     74s]  * CCOpt property update_io_latency is false
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:09     74s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] 
[02/20 13:57:09     74s] Check Prerequisites done. (took cpu=0:00:01.5 real=0:00:01.4)
[02/20 13:57:09     74s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.5 real=0:00:01.4)
[02/20 13:57:09     74s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1445.5M
[02/20 13:57:09     74s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1445.5M
[02/20 13:57:09     74s] #################################################################################
[02/20 13:57:09     74s] # Design Stage: PreRoute
[02/20 13:57:09     74s] # Design Name: add
[02/20 13:57:09     74s] # Design Mode: 65nm
[02/20 13:57:09     74s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:57:09     74s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:57:09     74s] # Signoff Settings: SI Off 
[02/20 13:57:09     74s] #################################################################################
[02/20 13:57:09     74s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1443.5M) ***
[02/20 13:57:09     74s]              0V	    VSS
[02/20 13:57:09     74s]            0.9V	    VDD
[02/20 13:57:09     75s] Processing average sequential pin duty cycle 
[02/20 13:57:09     75s] Processing average sequential pin duty cycle 
[02/20 13:57:09     75s] Initializing cpe interface
[02/20 13:57:09     75s] Executing ccopt post-processing.
[02/20 13:57:09     75s] Synthesizing clock trees with CCOpt...
[02/20 13:57:09     75s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/20 13:57:09     75s] CCOpt::Phase::PreparingToBalance...
[02/20 13:57:09     75s] Leaving CCOpt scope - Initializing power interface...
[02/20 13:57:09     75s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:09     75s] Leaving CCOpt scope - Initializing activity data...
[02/20 13:57:09     75s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:09     75s] 
[02/20 13:57:09     75s] Positive (advancing) pin insertion delays
[02/20 13:57:09     75s] =========================================
[02/20 13:57:09     75s] 
[02/20 13:57:09     75s] Found 0 advancing pin insertion delay (0.000% of 18 clock tree sinks)
[02/20 13:57:09     75s] 
[02/20 13:57:09     75s] Negative (delaying) pin insertion delays
[02/20 13:57:09     75s] ========================================
[02/20 13:57:09     75s] 
[02/20 13:57:09     75s] Found 0 delaying pin insertion delay (0.000% of 18 clock tree sinks)
[02/20 13:57:09     75s] Notify start of optimization...
[02/20 13:57:09     75s] Notify start of optimization done.
[02/20 13:57:09     75s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/20 13:57:09     75s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1466.4M
[02/20 13:57:09     75s] All LLGs are deleted
[02/20 13:57:09     75s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1466.4M
[02/20 13:57:09     75s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1466.4M
[02/20 13:57:09     75s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1466.4M
[02/20 13:57:09     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=1466.4M
[02/20 13:57:09     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=1466.4M
[02/20 13:57:09     75s] (I)       Started Loading and Dumping File ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Reading DB...
[02/20 13:57:09     75s] (I)       Read data from FE... (mem=1466.4M)
[02/20 13:57:09     75s] (I)       Read nodes and places... (mem=1466.4M)
[02/20 13:57:09     75s] (I)       Done Read nodes and places (cpu=0.000s, mem=1466.4M)
[02/20 13:57:09     75s] (I)       Read nets... (mem=1466.4M)
[02/20 13:57:09     75s] (I)       Done Read nets (cpu=0.000s, mem=1466.4M)
[02/20 13:57:09     75s] (I)       Done Read data from FE (cpu=0.000s, mem=1466.4M)
[02/20 13:57:09     75s] (I)       before initializing RouteDB syMemory usage = 1466.4 MB
[02/20 13:57:09     75s] (I)       Honor MSV route constraint: false
[02/20 13:57:09     75s] (I)       Maximum routing layer  : 127
[02/20 13:57:09     75s] (I)       Minimum routing layer  : 2
[02/20 13:57:09     75s] (I)       Supply scale factor H  : 1.00
[02/20 13:57:09     75s] (I)       Supply scale factor V  : 1.00
[02/20 13:57:09     75s] (I)       Tracks used by clock wire: 0
[02/20 13:57:09     75s] (I)       Reverse direction      : 
[02/20 13:57:09     75s] (I)       Honor partition pin guides: true
[02/20 13:57:09     75s] (I)       Route selected nets only: false
[02/20 13:57:09     75s] (I)       Route secondary PG pins: false
[02/20 13:57:09     75s] (I)       Second PG max fanout   : 2147483647
[02/20 13:57:09     75s] (I)       Apply function for special wires: true
[02/20 13:57:09     75s] (I)       Layer by layer blockage reading: true
[02/20 13:57:09     75s] (I)       Offset calculation fix : true
[02/20 13:57:09     75s] (I)       Route stripe layer range: 
[02/20 13:57:09     75s] (I)       Honor partition fences : 
[02/20 13:57:09     75s] (I)       Honor partition pin    : 
[02/20 13:57:09     75s] (I)       Honor partition fences with feedthrough: 
[02/20 13:57:09     75s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:57:09     75s] (I)       Use row-based GCell size
[02/20 13:57:09     75s] (I)       Use row-based GCell align
[02/20 13:57:09     75s] (I)       GCell unit size   : 3600
[02/20 13:57:09     75s] (I)       GCell multiplier  : 1
[02/20 13:57:09     75s] (I)       GCell row height  : 3600
[02/20 13:57:09     75s] (I)       Actual row height : 3600
[02/20 13:57:09     75s] (I)       GCell align ref   : 20000 20000
[02/20 13:57:09     75s] [NR-eGR] Track table information for default rule: 
[02/20 13:57:09     75s] [NR-eGR] M1 has no routable track
[02/20 13:57:09     75s] [NR-eGR] M2 has single uniform track structure
[02/20 13:57:09     75s] [NR-eGR] M3 has single uniform track structure
[02/20 13:57:09     75s] [NR-eGR] M4 has single uniform track structure
[02/20 13:57:09     75s] [NR-eGR] M5 has single uniform track structure
[02/20 13:57:09     75s] [NR-eGR] M6 has single uniform track structure
[02/20 13:57:09     75s] [NR-eGR] M7 has single uniform track structure
[02/20 13:57:09     75s] [NR-eGR] M8 has single uniform track structure
[02/20 13:57:09     75s] (I)       ===========================================================================
[02/20 13:57:09     75s] (I)       == Report All Rule Vias ==
[02/20 13:57:09     75s] (I)       ===========================================================================
[02/20 13:57:09     75s] (I)        Via Rule : (Default)
[02/20 13:57:09     75s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:57:09     75s] (I)       ---------------------------------------------------------------------------
[02/20 13:57:09     75s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:57:09     75s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:57:09     75s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:57:09     75s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:57:09     75s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:57:09     75s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:57:09     75s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:57:09     75s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:57:09     75s] (I)       ===========================================================================
[02/20 13:57:09     75s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] [NR-eGR] Read 188 PG shapes
[02/20 13:57:09     75s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:57:09     75s] [NR-eGR] #Instance Blockages : 0
[02/20 13:57:09     75s] [NR-eGR] #PG Blockages       : 188
[02/20 13:57:09     75s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:57:09     75s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:57:09     75s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:57:09     75s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:57:09     75s] (I)       readDataFromPlaceDB
[02/20 13:57:09     75s] (I)       Read net information..
[02/20 13:57:09     75s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[02/20 13:57:09     75s] (I)       Read testcase time = 0.000 seconds
[02/20 13:57:09     75s] 
[02/20 13:57:09     75s] (I)       early_global_route_priority property id does not exist.
[02/20 13:57:09     75s] (I)       Start initializing grid graph
[02/20 13:57:09     75s] (I)       End initializing grid graph
[02/20 13:57:09     75s] (I)       Model blockages into capacity
[02/20 13:57:09     75s] (I)       Read Num Blocks=188  Num Prerouted Wires=0  Num CS=0
[02/20 13:57:09     75s] (I)       Started Modeling ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Started Modeling Layer 1 ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Started Modeling Layer 2 ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 0
[02/20 13:57:09     75s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Started Modeling Layer 3 ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 0
[02/20 13:57:09     75s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Started Modeling Layer 4 ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 0
[02/20 13:57:09     75s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Started Modeling Layer 5 ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:09     75s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Started Modeling Layer 6 ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:09     75s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Started Modeling Layer 7 ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:09     75s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Started Modeling Layer 8 ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:09     75s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       -- layer congestion ratio --
[02/20 13:57:09     75s] (I)       Layer 1 : 0.100000
[02/20 13:57:09     75s] (I)       Layer 2 : 0.700000
[02/20 13:57:09     75s] (I)       Layer 3 : 0.700000
[02/20 13:57:09     75s] (I)       Layer 4 : 0.700000
[02/20 13:57:09     75s] (I)       Layer 5 : 0.700000
[02/20 13:57:09     75s] (I)       Layer 6 : 0.700000
[02/20 13:57:09     75s] (I)       Layer 7 : 0.700000
[02/20 13:57:09     75s] (I)       Layer 8 : 0.700000
[02/20 13:57:09     75s] (I)       ----------------------------
[02/20 13:57:09     75s] (I)       Number of ignored nets = 0
[02/20 13:57:09     75s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:57:09     75s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:57:09     75s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:57:09     75s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:57:09     75s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:57:09     75s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:57:09     75s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:57:09     75s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:57:09     75s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:57:09     75s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/20 13:57:09     75s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1466.4 MB
[02/20 13:57:09     75s] (I)       Ndr track 0 does not exist
[02/20 13:57:09     75s] (I)       Layer1  viaCost=300.00
[02/20 13:57:09     75s] (I)       Layer2  viaCost=100.00
[02/20 13:57:09     75s] (I)       Layer3  viaCost=100.00
[02/20 13:57:09     75s] (I)       Layer4  viaCost=100.00
[02/20 13:57:09     75s] (I)       Layer5  viaCost=100.00
[02/20 13:57:09     75s] (I)       Layer6  viaCost=200.00
[02/20 13:57:09     75s] (I)       Layer7  viaCost=100.00
[02/20 13:57:09     75s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:57:09     75s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:57:09     75s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:57:09     75s] (I)       Site width          :   400  (dbu)
[02/20 13:57:09     75s] (I)       Row height          :  3600  (dbu)
[02/20 13:57:09     75s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:57:09     75s] (I)       GCell width         :  3600  (dbu)
[02/20 13:57:09     75s] (I)       GCell height        :  3600  (dbu)
[02/20 13:57:09     75s] (I)       Grid                :    23    21     8
[02/20 13:57:09     75s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:57:09     75s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:57:09     75s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:57:09     75s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:57:09     75s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:57:09     75s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:09     75s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:09     75s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:57:09     75s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:57:09     75s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:57:09     75s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:57:09     75s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:57:09     75s] (I)       --------------------------------------------------------
[02/20 13:57:09     75s] 
[02/20 13:57:09     75s] [NR-eGR] ============ Routing rule table ============
[02/20 13:57:09     75s] [NR-eGR] Rule id: 0  Nets: 47 
[02/20 13:57:09     75s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:57:09     75s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:57:09     75s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:09     75s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:09     75s] [NR-eGR] ========================================
[02/20 13:57:09     75s] [NR-eGR] 
[02/20 13:57:09     75s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:57:09     75s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:57:09     75s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:57:09     75s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:57:09     75s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:57:09     75s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:57:09     75s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:57:09     75s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:57:09     75s] (I)       After initializing earlyGlobalRoute syMemory usage = 1466.4 MB
[02/20 13:57:09     75s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Started Global Routing ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       ============= Initialization =============
[02/20 13:57:09     75s] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/20 13:57:09     75s] (I)       Started Build MST ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Generate topology with single threads
[02/20 13:57:09     75s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:57:09     75s] [NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/20 13:57:09     75s] (I)       ============  Phase 1a Route ============
[02/20 13:57:09     75s] (I)       Started Phase 1a ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Usage: 267 = (178 H, 89 V) = (1.91% H, 0.83% V) = (3.204e+02um H, 1.602e+02um V)
[02/20 13:57:09     75s] (I)       
[02/20 13:57:09     75s] (I)       ============  Phase 1b Route ============
[02/20 13:57:09     75s] (I)       Usage: 267 = (178 H, 89 V) = (1.91% H, 0.83% V) = (3.204e+02um H, 1.602e+02um V)
[02/20 13:57:09     75s] (I)       
[02/20 13:57:09     75s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.806000e+02um
[02/20 13:57:09     75s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:57:09     75s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:57:09     75s] (I)       ============  Phase 1c Route ============
[02/20 13:57:09     75s] (I)       Usage: 267 = (178 H, 89 V) = (1.91% H, 0.83% V) = (3.204e+02um H, 1.602e+02um V)
[02/20 13:57:09     75s] (I)       
[02/20 13:57:09     75s] (I)       ============  Phase 1d Route ============
[02/20 13:57:09     75s] (I)       Usage: 267 = (178 H, 89 V) = (1.91% H, 0.83% V) = (3.204e+02um H, 1.602e+02um V)
[02/20 13:57:09     75s] (I)       
[02/20 13:57:09     75s] (I)       ============  Phase 1e Route ============
[02/20 13:57:09     75s] (I)       Started Phase 1e ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Usage: 267 = (178 H, 89 V) = (1.91% H, 0.83% V) = (3.204e+02um H, 1.602e+02um V)
[02/20 13:57:09     75s] (I)       
[02/20 13:57:09     75s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.806000e+02um
[02/20 13:57:09     75s] [NR-eGR] 
[02/20 13:57:09     75s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Running layer assignment with 1 threads
[02/20 13:57:09     75s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       ============  Phase 1l Route ============
[02/20 13:57:09     75s] (I)       
[02/20 13:57:09     75s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:57:09     75s] [NR-eGR]                        OverCon            
[02/20 13:57:09     75s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:57:09     75s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:57:09     75s] [NR-eGR] ----------------------------------------------
[02/20 13:57:09     75s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:09     75s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:09     75s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:09     75s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:09     75s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:09     75s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:09     75s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:09     75s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:09     75s] [NR-eGR] ----------------------------------------------
[02/20 13:57:09     75s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:57:09     75s] [NR-eGR] 
[02/20 13:57:09     75s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:57:09     75s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:57:09     75s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:57:09     75s] (I)       ============= track Assignment ============
[02/20 13:57:09     75s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Started Greedy Track Assignment ( Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:57:09     75s] (I)       Running track assignment with 1 threads
[02/20 13:57:09     75s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] (I)       Run Multi-thread track assignment
[02/20 13:57:09     75s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.41 MB )
[02/20 13:57:09     75s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:09     75s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[02/20 13:57:09     75s] [NR-eGR]     M2  (2V) length: 1.721000e+02um, number of vias: 143
[02/20 13:57:09     75s] [NR-eGR]     M3  (3H) length: 3.500000e+02um, number of vias: 0
[02/20 13:57:09     75s] [NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:09     75s] [NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:09     75s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:09     75s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:09     75s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:09     75s] [NR-eGR] Total length: 5.221000e+02um, number of vias: 260
[02/20 13:57:09     75s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:09     75s] [NR-eGR] Total eGR-routed clock nets wire length: 6.790000e+01um 
[02/20 13:57:09     75s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:09     75s] Saved RC grid cleaned up.
[02/20 13:57:09     75s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1423.41 MB )
[02/20 13:57:09     75s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:09     75s] Rebuilding timing graph...
[02/20 13:57:09     75s] Rebuilding timing graph done.
[02/20 13:57:09     75s] Legalization setup...
[02/20 13:57:09     75s] Using cell based legalization.
[02/20 13:57:09     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:1431.2M
[02/20 13:57:09     75s] z: 2, totalTracks: 1
[02/20 13:57:09     75s] z: 4, totalTracks: 1
[02/20 13:57:09     75s] z: 6, totalTracks: 1
[02/20 13:57:09     75s] z: 8, totalTracks: 1
[02/20 13:57:09     75s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:09     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1431.2M
[02/20 13:57:09     75s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1431.2M
[02/20 13:57:09     75s] Core basic site is core
[02/20 13:57:09     75s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:57:09     75s] SiteArray: use 12,288 bytes
[02/20 13:57:09     75s] SiteArray: current memory after site array memory allocation 1431.2M
[02/20 13:57:09     75s] SiteArray: FP blocked sites are writable
[02/20 13:57:09     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:57:09     75s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1431.2M
[02/20 13:57:09     75s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:57:09     75s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1431.2M
[02/20 13:57:09     75s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:1431.2M
[02/20 13:57:09     75s] OPERPROF:     Starting CMU at level 3, MEM:1431.2M
[02/20 13:57:09     75s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1431.2M
[02/20 13:57:09     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.072, MEM:1431.2M
[02/20 13:57:09     75s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1431.2MB).
[02/20 13:57:09     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:1431.2M
[02/20 13:57:09     75s] (I)       Load db... (mem=1431.2M)
[02/20 13:57:09     75s] (I)       Read data from FE... (mem=1431.2M)
[02/20 13:57:09     75s] (I)       Read nodes and places... (mem=1431.2M)
[02/20 13:57:09     75s] (I)       Number of ignored instance 0
[02/20 13:57:09     75s] (I)       Number of inbound cells 0
[02/20 13:57:09     75s] (I)       numMoveCells=83, numMacros=0  numPads=19  numMultiRowHeightInsts=0
[02/20 13:57:09     75s] (I)       cell height: 3600, count: 83
[02/20 13:57:09     75s] (I)       Done Read nodes and places (cpu=0.010s, mem=1431.2M)
[02/20 13:57:09     75s] (I)       Read rows... (mem=1431.2M)
[02/20 13:57:09     75s] (I)       Done Read rows (cpu=0.000s, mem=1431.2M)
[02/20 13:57:09     75s] (I)       Done Read data from FE (cpu=0.010s, mem=1431.2M)
[02/20 13:57:09     75s] (I)       Done Load db (cpu=0.010s, mem=1431.2M)
[02/20 13:57:09     75s] (I)       Constructing placeable region... (mem=1431.2M)
[02/20 13:57:09     75s] (I)       Constructing bin map
[02/20 13:57:09     75s] (I)       Initialize bin information with width=36000 height=36000
[02/20 13:57:09     75s] (I)       Done constructing bin map
[02/20 13:57:09     75s] (I)       Removing 0 blocked bin with high fixed inst density
[02/20 13:57:09     75s] (I)       Compute region effective width... (mem=1431.2M)
[02/20 13:57:09     75s] (I)       Done Compute region effective width (cpu=0.000s, mem=1431.2M)
[02/20 13:57:09     75s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1431.2M)
[02/20 13:57:09     75s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:57:09     75s] Validating CTS configuration...
[02/20 13:57:09     75s] Checking module port directions...
[02/20 13:57:09     75s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:09     75s] Non-default CCOpt properties:
[02/20 13:57:09     75s] cloning_copy_activity: 1 (default: false)
[02/20 13:57:09     75s] cts_merge_clock_gates is set for at least one key
[02/20 13:57:09     75s] cts_merge_clock_logic is set for at least one key
[02/20 13:57:09     75s] route_type is set for at least one key
[02/20 13:57:09     75s] update_io_latency: 0 (default: true)
[02/20 13:57:09     75s] Route type trimming info:
[02/20 13:57:09     75s]   No route type modifications were made.
[02/20 13:57:09     75s] Accumulated time to calculate placeable region: 0
[02/20 13:57:09     75s] (I)       Initializing Steiner engine. 
[02/20 13:57:09     75s] LayerId::1 widthSet size::4
[02/20 13:57:09     75s] LayerId::2 widthSet size::4
[02/20 13:57:09     75s] LayerId::3 widthSet size::4
[02/20 13:57:09     75s] LayerId::4 widthSet size::4
[02/20 13:57:09     75s] LayerId::5 widthSet size::4
[02/20 13:57:09     75s] LayerId::6 widthSet size::4
[02/20 13:57:09     75s] LayerId::7 widthSet size::4
[02/20 13:57:09     75s] LayerId::8 widthSet size::4
[02/20 13:57:09     75s] Updating RC grid for preRoute extraction ...
[02/20 13:57:09     75s] Initializing multi-corner capacitance tables ... 
[02/20 13:57:09     75s] Initializing multi-corner resistance tables ...
[02/20 13:57:09     75s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:57:09     75s] End AAE Lib Interpolated Model. (MEM=1431.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:09     75s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[02/20 13:57:09     75s] Original list had 9 cells:
[02/20 13:57:09     75s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:57:09     75s] Library trimming was not able to trim any cells:
[02/20 13:57:09     75s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:57:09     75s] Accumulated time to calculate placeable region: 0
[02/20 13:57:09     75s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[02/20 13:57:09     75s] Original list had 8 cells:
[02/20 13:57:09     75s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:57:09     75s] Library trimming was not able to trim any cells:
[02/20 13:57:09     75s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:57:09     75s] Accumulated time to calculate placeable region: 0
[02/20 13:57:10     76s] Clock tree balancer configuration for clock_tree clk:
[02/20 13:57:10     76s] Non-default CCOpt properties:
[02/20 13:57:10     76s]   cts_merge_clock_gates: true (default: false)
[02/20 13:57:10     76s]   cts_merge_clock_logic: true (default: false)
[02/20 13:57:10     76s]   route_type (leaf): default_route_type_leaf (default: default)
[02/20 13:57:10     76s]   route_type (trunk): default_route_type_nonleaf (default: default)
[02/20 13:57:10     76s]   route_type (top): default_route_type_nonleaf (default: default)
[02/20 13:57:10     76s] For power domain auto-default:
[02/20 13:57:10     76s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:57:10     76s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:57:10     76s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[02/20 13:57:10     76s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 374.400um^2
[02/20 13:57:10     76s] Top Routing info:
[02/20 13:57:10     76s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:57:10     76s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/20 13:57:10     76s] Trunk Routing info:
[02/20 13:57:10     76s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:57:10     76s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/20 13:57:10     76s] Leaf Routing info:
[02/20 13:57:10     76s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:57:10     76s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/20 13:57:10     76s] For timing_corner WC:setup, late and power domain auto-default:
[02/20 13:57:10     76s]   Slew time target (leaf):    0.105ns
[02/20 13:57:10     76s]   Slew time target (trunk):   0.105ns
[02/20 13:57:10     76s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[02/20 13:57:10     76s]   Buffer unit delay: 0.057ns
[02/20 13:57:10     76s]   Buffer max distance: 562.449um
[02/20 13:57:10     76s] Fastest wire driving cells and distances:
[02/20 13:57:10     76s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[02/20 13:57:10     76s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[02/20 13:57:10     76s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] Logic Sizing Table:
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] ----------------------------------------------------------
[02/20 13:57:10     76s] Cell    Instance count    Source    Eligible library cells
[02/20 13:57:10     76s] ----------------------------------------------------------
[02/20 13:57:10     76s]   (empty table)
[02/20 13:57:10     76s] ----------------------------------------------------------
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] Clock tree balancer configuration for skew_group clk/CON:
[02/20 13:57:10     76s]   Sources:                     pin clk
[02/20 13:57:10     76s]   Total number of sinks:       18
[02/20 13:57:10     76s]   Delay constrained sinks:     18
[02/20 13:57:10     76s]   Non-leaf sinks:              0
[02/20 13:57:10     76s]   Ignore pins:                 0
[02/20 13:57:10     76s]  Timing corner WC:setup.late:
[02/20 13:57:10     76s]   Skew target:                 0.057ns
[02/20 13:57:10     76s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:57:10     76s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:57:10     76s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:57:10     76s] Primary reporting skew groups are:
[02/20 13:57:10     76s] skew_group clk/CON with 18 clock sinks
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] Via Selection for Estimated Routes (rule default):
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] ----------------------------------------------------------------
[02/20 13:57:10     76s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[02/20 13:57:10     76s] Range                    (Ohm)    (fF)     (fs)     Only
[02/20 13:57:10     76s] ----------------------------------------------------------------
[02/20 13:57:10     76s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[02/20 13:57:10     76s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[02/20 13:57:10     76s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[02/20 13:57:10     76s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[02/20 13:57:10     76s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[02/20 13:57:10     76s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[02/20 13:57:10     76s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[02/20 13:57:10     76s] ----------------------------------------------------------------
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] No ideal or dont_touch nets found in the clock tree
[02/20 13:57:10     76s] No dont_touch hnets found in the clock tree
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] Filtering reasons for cell type: buffer
[02/20 13:57:10     76s] =======================================
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:10     76s] Clock trees    Power domain    Reason                         Library cells
[02/20 13:57:10     76s] ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:10     76s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[02/20 13:57:10     76s] ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] Filtering reasons for cell type: inverter
[02/20 13:57:10     76s] =========================================
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:10     76s] Clock trees    Power domain    Reason                         Library cells
[02/20 13:57:10     76s] --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:10     76s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[02/20 13:57:10     76s] --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] 
[02/20 13:57:10     76s] Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
[02/20 13:57:10     76s] CCOpt configuration status: all checks passed.
[02/20 13:57:10     76s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[02/20 13:57:10     76s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/20 13:57:10     76s]   No exclusion drivers are needed.
[02/20 13:57:10     76s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[02/20 13:57:10     76s] Antenna diode management...
[02/20 13:57:10     76s]   Found 0 antenna diodes in the clock trees.
[02/20 13:57:10     76s]   
[02/20 13:57:10     76s] Antenna diode management done.
[02/20 13:57:10     76s] Adding driver cells for primary IOs...
[02/20 13:57:10     76s]   
[02/20 13:57:10     76s]   ----------------------------------------------------------------------------------------------
[02/20 13:57:10     76s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[02/20 13:57:10     76s]   ----------------------------------------------------------------------------------------------
[02/20 13:57:10     76s]     (empty table)
[02/20 13:57:10     76s]   ----------------------------------------------------------------------------------------------
[02/20 13:57:10     76s]   
[02/20 13:57:10     76s]   
[02/20 13:57:10     76s] Adding driver cells for primary IOs done.
[02/20 13:57:10     76s] Adding driver cell for primary IO roots...
[02/20 13:57:10     76s] Adding driver cell for primary IO roots done.
[02/20 13:57:10     76s] Maximizing clock DAG abstraction...
[02/20 13:57:10     76s] Maximizing clock DAG abstraction done.
[02/20 13:57:10     76s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.3 real=0:00:01.3)
[02/20 13:57:10     76s] Synthesizing clock trees...
[02/20 13:57:10     76s]   Preparing To Balance...
[02/20 13:57:10     76s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1478.9M
[02/20 13:57:10     76s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1478.9M
[02/20 13:57:10     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:1478.9M
[02/20 13:57:10     76s] z: 2, totalTracks: 1
[02/20 13:57:10     76s] z: 4, totalTracks: 1
[02/20 13:57:10     76s] z: 6, totalTracks: 1
[02/20 13:57:10     76s] z: 8, totalTracks: 1
[02/20 13:57:10     76s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:10     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1478.9M
[02/20 13:57:10     76s] OPERPROF:     Starting CMU at level 3, MEM:1478.9M
[02/20 13:57:10     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1478.9M
[02/20 13:57:10     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:1478.9M
[02/20 13:57:10     76s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1478.9MB).
[02/20 13:57:10     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.097, MEM:1478.9M
[02/20 13:57:10     76s]   Checking for inverting clock gates...
[02/20 13:57:10     76s]   Checking for inverting clock gates done.
[02/20 13:57:10     76s]   Merging duplicate siblings in DAG...
[02/20 13:57:10     76s]     Clock DAG stats before merging:
[02/20 13:57:10     76s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:10     76s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:10     76s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:10     76s]     Resynthesising clock tree into netlist...
[02/20 13:57:10     76s]       Reset timing graph...
[02/20 13:57:10     76s] Ignoring AAE DB Resetting ...
[02/20 13:57:10     76s]       Reset timing graph done.
[02/20 13:57:10     76s]     Resynthesising clock tree into netlist done.
[02/20 13:57:10     76s]     
[02/20 13:57:10     76s]     Disconnecting clock tree from netlist...
[02/20 13:57:10     76s]     Disconnecting clock tree from netlist done.
[02/20 13:57:10     76s]   Merging duplicate siblings in DAG done.
[02/20 13:57:10     76s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:57:10     76s]   CCOpt::Phase::Construction...
[02/20 13:57:10     76s]   Stage::Clustering...
[02/20 13:57:10     76s]   Clustering...
[02/20 13:57:10     76s]     Initialize for clustering...
[02/20 13:57:10     76s]     Clock DAG stats before clustering:
[02/20 13:57:10     76s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:10     76s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:10     76s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:10     76s]     Computing max distances from locked parents...
[02/20 13:57:10     76s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/20 13:57:10     76s]     Computing max distances from locked parents done.
[02/20 13:57:10     76s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:10     76s]     Bottom-up phase...
[02/20 13:57:10     76s]     Clustering clock_tree clk...
[02/20 13:57:10     76s] End AAE Lib Interpolated Model. (MEM=1469.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:10     76s]     Clustering clock_tree clk done.
[02/20 13:57:10     76s]     Clock DAG stats after bottom-up phase:
[02/20 13:57:10     76s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:10     76s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:10     76s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:10     76s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:10     76s]     Legalizing clock trees...
[02/20 13:57:10     76s]     Resynthesising clock tree into netlist...
[02/20 13:57:10     76s]       Reset timing graph...
[02/20 13:57:10     76s] Ignoring AAE DB Resetting ...
[02/20 13:57:10     76s]       Reset timing graph done.
[02/20 13:57:10     76s]     Resynthesising clock tree into netlist done.
[02/20 13:57:10     76s]     Commiting net attributes....
[02/20 13:57:10     76s]     Commiting net attributes. done.
[02/20 13:57:10     76s]     Leaving CCOpt scope - ClockRefiner...
[02/20 13:57:10     76s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1469.4M
[02/20 13:57:10     76s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1469.4M
[02/20 13:57:11     76s]     Assigned high priority to 18 cells.
[02/20 13:57:11     76s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[02/20 13:57:11     76s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[02/20 13:57:11     76s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1469.4M
[02/20 13:57:11     76s] z: 2, totalTracks: 1
[02/20 13:57:11     76s] z: 4, totalTracks: 1
[02/20 13:57:11     76s] z: 6, totalTracks: 1
[02/20 13:57:11     76s] z: 8, totalTracks: 1
[02/20 13:57:11     76s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:11     76s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:       Starting CMU at level 4, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.070, MEM:1469.4M
[02/20 13:57:11     76s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1469.4MB).
[02/20 13:57:11     76s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.076, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.076, MEM:1469.4M
[02/20 13:57:11     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.8
[02/20 13:57:11     76s] OPERPROF: Starting RefinePlace at level 1, MEM:1469.4M
[02/20 13:57:11     76s] *** Starting refinePlace (0:01:17 mem=1469.4M) ***
[02/20 13:57:11     76s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:11     76s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:11     76s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1469.4M
[02/20 13:57:11     76s] Starting refinePlace ...
[02/20 13:57:11     76s] ** Cut row section cpu time 0:00:00.0.
[02/20 13:57:11     76s]    Spread Effort: high, standalone mode, useDDP on.
[02/20 13:57:11     76s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1469.4MB) @(0:01:17 - 0:01:17).
[02/20 13:57:11     76s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:11     76s] wireLenOptFixPriorityInst 18 inst fixed
[02/20 13:57:11     76s] 
[02/20 13:57:11     76s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:57:11     76s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:11     76s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1469.4MB) @(0:01:17 - 0:01:17).
[02/20 13:57:11     76s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:11     76s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1469.4MB
[02/20 13:57:11     76s] Statistics of distance of Instance movement in refine placement:
[02/20 13:57:11     76s]   maximum (X+Y) =         0.00 um
[02/20 13:57:11     76s]   mean    (X+Y) =         0.00 um
[02/20 13:57:11     76s] Summary Report:
[02/20 13:57:11     76s] Instances move: 0 (out of 28 movable)
[02/20 13:57:11     76s] Instances flipped: 0
[02/20 13:57:11     76s] Mean displacement: 0.00 um
[02/20 13:57:11     76s] Max displacement: 0.00 um 
[02/20 13:57:11     76s] Total instances moved : 0
[02/20 13:57:11     76s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.005, MEM:1469.4M
[02/20 13:57:11     76s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:11     76s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1469.4MB
[02/20 13:57:11     76s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1469.4MB) @(0:01:17 - 0:01:17).
[02/20 13:57:11     76s] *** Finished refinePlace (0:01:17 mem=1469.4M) ***
[02/20 13:57:11     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.8
[02/20 13:57:11     76s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.009, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1469.4M
[02/20 13:57:11     76s]     Moved 0, flipped 0 and cell swapped 0 of 18 clock instance(s) during refinement.
[02/20 13:57:11     76s]     The largest move was 0 microns for .
[02/20 13:57:11     76s]     Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[02/20 13:57:11     76s]     The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[02/20 13:57:11     76s]     Moved 0 and flipped 0 of 18 clock sinks during refinement.
[02/20 13:57:11     76s]     The largest move for clock sinks was 0 microns. The inst with this movement was 
[02/20 13:57:11     76s]     Revert refine place priority changes on 0 cells.
[02/20 13:57:11     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:1469.4M
[02/20 13:57:11     76s] z: 2, totalTracks: 1
[02/20 13:57:11     76s] z: 4, totalTracks: 1
[02/20 13:57:11     76s] z: 6, totalTracks: 1
[02/20 13:57:11     76s] z: 8, totalTracks: 1
[02/20 13:57:11     76s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:11     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:     Starting CMU at level 3, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1469.4M
[02/20 13:57:11     76s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1469.4MB).
[02/20 13:57:11     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.077, MEM:1469.4M
[02/20 13:57:11     76s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/20 13:57:11     76s]     Disconnecting clock tree from netlist...
[02/20 13:57:11     76s]     Disconnecting clock tree from netlist done.
[02/20 13:57:11     76s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:1469.4M
[02/20 13:57:11     76s] z: 2, totalTracks: 1
[02/20 13:57:11     76s] z: 4, totalTracks: 1
[02/20 13:57:11     76s] z: 6, totalTracks: 1
[02/20 13:57:11     76s] z: 8, totalTracks: 1
[02/20 13:57:11     76s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:11     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:     Starting CMU at level 3, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.072, MEM:1469.4M
[02/20 13:57:11     76s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1469.4MB).
[02/20 13:57:11     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.078, MEM:1469.4M
[02/20 13:57:11     76s]     Clock tree timing engine global stage delay update for WC:setup.late...
[02/20 13:57:11     76s] End AAE Lib Interpolated Model. (MEM=1469.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:11     76s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     76s]     
[02/20 13:57:11     76s]     Clock tree legalization - Histogram:
[02/20 13:57:11     76s]     ====================================
[02/20 13:57:11     76s]     
[02/20 13:57:11     76s]     --------------------------------
[02/20 13:57:11     76s]     Movement (um)    Number of cells
[02/20 13:57:11     76s]     --------------------------------
[02/20 13:57:11     76s]       (empty table)
[02/20 13:57:11     76s]     --------------------------------
[02/20 13:57:11     76s]     
[02/20 13:57:11     76s]     
[02/20 13:57:11     76s]     Clock tree legalization - There are no Movements:
[02/20 13:57:11     76s]     =================================================
[02/20 13:57:11     76s]     
[02/20 13:57:11     76s]     ---------------------------------------------
[02/20 13:57:11     76s]     Movement (um)    Desired     Achieved    Node
[02/20 13:57:11     76s]                      location    location    
[02/20 13:57:11     76s]     ---------------------------------------------
[02/20 13:57:11     76s]       (empty table)
[02/20 13:57:11     76s]     ---------------------------------------------
[02/20 13:57:11     76s]     
[02/20 13:57:11     76s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/20 13:57:11     76s]     Clock DAG stats after 'Clustering':
[02/20 13:57:11     76s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     76s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     76s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     76s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     76s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     76s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     76s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     76s]     Clock DAG net violations after 'Clustering': none
[02/20 13:57:11     76s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/20 13:57:11     76s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     76s]     Primary reporting skew groups after 'Clustering':
[02/20 13:57:11     76s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     76s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     76s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     76s]     Skew group summary after 'Clustering':
[02/20 13:57:11     76s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     76s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     76s]   Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/20 13:57:11     76s]   
[02/20 13:57:11     76s]   Post-Clustering Statistics Report
[02/20 13:57:11     76s]   =================================
[02/20 13:57:11     76s]   
[02/20 13:57:11     76s]   Fanout Statistics:
[02/20 13:57:11     76s]   
[02/20 13:57:11     76s]   ----------------------------------------------------------------------------
[02/20 13:57:11     76s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/20 13:57:11     76s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/20 13:57:11     76s]   ----------------------------------------------------------------------------
[02/20 13:57:11     76s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[02/20 13:57:11     76s]   Leaf          1      18.000      18        18        0.000      {1 <= 18}
[02/20 13:57:11     76s]   ----------------------------------------------------------------------------
[02/20 13:57:11     76s]   
[02/20 13:57:11     76s]   Clustering Failure Statistics:
[02/20 13:57:11     76s]   
[02/20 13:57:11     76s]   --------------------------------
[02/20 13:57:11     76s]   Net Type    Clusters    Clusters
[02/20 13:57:11     76s]               Tried       Failed
[02/20 13:57:11     76s]   --------------------------------
[02/20 13:57:11     76s]     (empty table)
[02/20 13:57:11     76s]   --------------------------------
[02/20 13:57:11     76s]   
[02/20 13:57:11     76s]   Clustering Partition Statistics:
[02/20 13:57:11     76s]   
[02/20 13:57:11     76s]   ----------------------------------------------------------------------------------
[02/20 13:57:11     76s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[02/20 13:57:11     76s]               Fraction    Fraction    Count        Size    Size    Size    Size
[02/20 13:57:11     76s]   ----------------------------------------------------------------------------------
[02/20 13:57:11     76s]     (empty table)
[02/20 13:57:11     76s]   ----------------------------------------------------------------------------------
[02/20 13:57:11     76s]   
[02/20 13:57:11     76s]   
[02/20 13:57:11     76s]   Looking for fanout violations...
[02/20 13:57:11     76s]   Looking for fanout violations done.
[02/20 13:57:11     76s]   CongRepair After Initial Clustering...
[02/20 13:57:11     76s]   Reset timing graph...
[02/20 13:57:11     76s] Ignoring AAE DB Resetting ...
[02/20 13:57:11     76s]   Reset timing graph done.
[02/20 13:57:11     76s]   Leaving CCOpt scope - Early Global Route...
[02/20 13:57:11     76s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1469.4M
[02/20 13:57:11     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1469.3M
[02/20 13:57:11     76s] All LLGs are deleted
[02/20 13:57:11     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1469.3M
[02/20 13:57:11     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1469.3M
[02/20 13:57:11     76s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:1469.3M
[02/20 13:57:11     76s]   Clock implementation routing...
[02/20 13:57:11     76s] Net route status summary:
[02/20 13:57:11     76s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:11     76s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:11     76s]     Routing using eGR only...
[02/20 13:57:11     76s]       Early Global Route - eGR->NR step...
[02/20 13:57:11     76s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/20 13:57:11     76s] (ccopt eGR): Start to route 1 all nets
[02/20 13:57:11     76s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Loading and Dumping File ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Reading DB...
[02/20 13:57:11     76s] (I)       Read data from FE... (mem=1469.3M)
[02/20 13:57:11     76s] (I)       Read nodes and places... (mem=1469.3M)
[02/20 13:57:11     76s] (I)       Done Read nodes and places (cpu=0.000s, mem=1469.3M)
[02/20 13:57:11     76s] (I)       Read nets... (mem=1469.3M)
[02/20 13:57:11     76s] (I)       Done Read nets (cpu=0.000s, mem=1469.3M)
[02/20 13:57:11     76s] (I)       Done Read data from FE (cpu=0.000s, mem=1469.3M)
[02/20 13:57:11     76s] (I)       before initializing RouteDB syMemory usage = 1469.3 MB
[02/20 13:57:11     76s] (I)       Clean congestion better: true
[02/20 13:57:11     76s] (I)       Estimate vias on DPT layer: true
[02/20 13:57:11     76s] (I)       Clean congestion LA rounds: 5
[02/20 13:57:11     76s] (I)       Layer constraints as soft constraints: true
[02/20 13:57:11     76s] (I)       Soft top layer         : true
[02/20 13:57:11     76s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[02/20 13:57:11     76s] (I)       Better NDR handling    : true
[02/20 13:57:11     76s] (I)       Routing cost fix for NDR handling: true
[02/20 13:57:11     76s] (I)       Update initial WL after Phase 1a: true
[02/20 13:57:11     76s] (I)       Block tracks for preroutes: true
[02/20 13:57:11     76s] (I)       Assign IRoute by net group key: true
[02/20 13:57:11     76s] (I)       Block unroutable channels: true
[02/20 13:57:11     76s] (I)       Block unroutable channel fix: true
[02/20 13:57:11     76s] (I)       Block unroutable channels 3D: true
[02/20 13:57:11     76s] (I)       Check blockage within NDR space in TA: true
[02/20 13:57:11     76s] (I)       Handle EOL spacing     : true
[02/20 13:57:11     76s] (I)       Honor MSV route constraint: false
[02/20 13:57:11     76s] (I)       Maximum routing layer  : 127
[02/20 13:57:11     76s] (I)       Minimum routing layer  : 2
[02/20 13:57:11     76s] (I)       Supply scale factor H  : 1.00
[02/20 13:57:11     76s] (I)       Supply scale factor V  : 1.00
[02/20 13:57:11     76s] (I)       Tracks used by clock wire: 0
[02/20 13:57:11     76s] (I)       Reverse direction      : 
[02/20 13:57:11     76s] (I)       Honor partition pin guides: true
[02/20 13:57:11     76s] (I)       Route selected nets only: true
[02/20 13:57:11     76s] (I)       Route secondary PG pins: false
[02/20 13:57:11     76s] (I)       Second PG max fanout   : 2147483647
[02/20 13:57:11     76s] (I)       Refine MST             : true
[02/20 13:57:11     76s] (I)       Honor PRL              : true
[02/20 13:57:11     76s] (I)       Strong congestion aware: true
[02/20 13:57:11     76s] (I)       Improved initial location for IRoutes: true
[02/20 13:57:11     76s] (I)       Multi panel TA         : true
[02/20 13:57:11     76s] (I)       Penalize wire overlap  : true
[02/20 13:57:11     76s] (I)       Expand small instance blockage: true
[02/20 13:57:11     76s] (I)       Reduce via in TA       : true
[02/20 13:57:11     76s] (I)       SS-aware routing       : true
[02/20 13:57:11     76s] (I)       Improve tree edge sharing: true
[02/20 13:57:11     76s] (I)       Improve 2D via estimation: true
[02/20 13:57:11     76s] (I)       Refine Steiner tree    : true
[02/20 13:57:11     76s] (I)       Build spine tree       : true
[02/20 13:57:11     76s] (I)       Model pass through capacity: true
[02/20 13:57:11     76s] (I)       Extend blockages by a half GCell: true
[02/20 13:57:11     76s] (I)       Partial layer blockage modeling: true
[02/20 13:57:11     76s] (I)       Consider pin shapes    : true
[02/20 13:57:11     76s] (I)       Consider pin shapes for all nodes: true
[02/20 13:57:11     76s] (I)       Consider NR APA        : true
[02/20 13:57:11     76s] (I)       Consider IO pin shape  : true
[02/20 13:57:11     76s] (I)       Fix pin connection bug : true
[02/20 13:57:11     76s] (I)       Consider layer RC for local wires: true
[02/20 13:57:11     76s] (I)       LA-aware pin escape length: 2
[02/20 13:57:11     76s] (I)       Split for must join    : true
[02/20 13:57:11     76s] (I)       Route guide main branches file: /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.rgfGGcZD7.trunk.1
[02/20 13:57:11     76s] (I)       Route guide min downstream WL type: SUBTREE
[02/20 13:57:11     76s] (I)       Routing effort level   : 10000
[02/20 13:57:11     76s] (I)       Special modeling for N7: 0
[02/20 13:57:11     76s] (I)       Special modeling for N6: 0
[02/20 13:57:11     76s] (I)       N3 special modeling    : 0
[02/20 13:57:11     76s] (I)       Special modeling for N5 v6: 0
[02/20 13:57:11     76s] (I)       Special settings for S3: 0
[02/20 13:57:11     76s] (I)       Special settings for S4: 0
[02/20 13:57:11     76s] (I)       Special settings for S5 v2: 0
[02/20 13:57:11     76s] (I)       Special settings for S7: 0
[02/20 13:57:11     76s] (I)       Special settings for S8: 0
[02/20 13:57:11     76s] (I)       Prefer layer length threshold: 8
[02/20 13:57:11     76s] (I)       Overflow penalty cost  : 10
[02/20 13:57:11     76s] (I)       A-star cost            : 0.30
[02/20 13:57:11     76s] (I)       Misalignment cost      : 10.00
[02/20 13:57:11     76s] (I)       Threshold for short IRoute: 6
[02/20 13:57:11     76s] (I)       Via cost during post routing: 1.00
[02/20 13:57:11     76s] (I)       source-to-sink ratio   : 0.30
[02/20 13:57:11     76s] (I)       Scenic ratio bound     : 3.00
[02/20 13:57:11     76s] (I)       Segment layer relax scenic ratio: 1.25
[02/20 13:57:11     76s] (I)       Source-sink aware LA ratio: 0.50
[02/20 13:57:11     76s] (I)       PG-aware similar topology routing: true
[02/20 13:57:11     76s] (I)       Maze routing via cost fix: true
[02/20 13:57:11     76s] (I)       Apply PRL on PG terms  : true
[02/20 13:57:11     76s] (I)       Apply PRL on obs objects: true
[02/20 13:57:11     76s] (I)       Handle range-type spacing rules: true
[02/20 13:57:11     76s] (I)       Apply function for special wires: true
[02/20 13:57:11     76s] (I)       Layer by layer blockage reading: true
[02/20 13:57:11     76s] (I)       Offset calculation fix : true
[02/20 13:57:11     76s] (I)       Parallel spacing query fix: true
[02/20 13:57:11     76s] (I)       Force source to root IR: true
[02/20 13:57:11     76s] (I)       Layer Weights          : L2:4 L3:2.5
[02/20 13:57:11     76s] (I)       Route stripe layer range: 
[02/20 13:57:11     76s] (I)       Honor partition fences : 
[02/20 13:57:11     76s] (I)       Honor partition pin    : 
[02/20 13:57:11     76s] (I)       Honor partition fences with feedthrough: 
[02/20 13:57:11     76s] (I)       Do not relax to DPT layer: true
[02/20 13:57:11     76s] (I)       Pass through capacity modeling: true
[02/20 13:57:11     76s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:57:11     76s] (I)       Use row-based GCell size
[02/20 13:57:11     76s] (I)       Use row-based GCell align
[02/20 13:57:11     76s] (I)       GCell unit size   : 3600
[02/20 13:57:11     76s] (I)       GCell multiplier  : 1
[02/20 13:57:11     76s] (I)       GCell row height  : 3600
[02/20 13:57:11     76s] (I)       Actual row height : 3600
[02/20 13:57:11     76s] (I)       GCell align ref   : 20000 20000
[02/20 13:57:11     76s] [NR-eGR] Track table information for default rule: 
[02/20 13:57:11     76s] [NR-eGR] M1 has no routable track
[02/20 13:57:11     76s] [NR-eGR] M2 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M3 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M4 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M5 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M6 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M7 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M8 has single uniform track structure
[02/20 13:57:11     76s] (I)       ===========================================================================
[02/20 13:57:11     76s] (I)       == Report All Rule Vias ==
[02/20 13:57:11     76s] (I)       ===========================================================================
[02/20 13:57:11     76s] (I)        Via Rule : (Default)
[02/20 13:57:11     76s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:57:11     76s] (I)       ---------------------------------------------------------------------------
[02/20 13:57:11     76s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:57:11     76s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:57:11     76s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:57:11     76s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:57:11     76s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:57:11     76s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:57:11     76s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:57:11     76s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:57:11     76s] (I)       ===========================================================================
[02/20 13:57:11     76s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] [NR-eGR] Read 388 PG shapes
[02/20 13:57:11     76s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:57:11     76s] [NR-eGR] #Instance Blockages : 0
[02/20 13:57:11     76s] [NR-eGR] #PG Blockages       : 388
[02/20 13:57:11     76s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:57:11     76s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:57:11     76s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:57:11     76s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:57:11     76s] (I)       readDataFromPlaceDB
[02/20 13:57:11     76s] (I)       Read net information..
[02/20 13:57:11     76s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=46
[02/20 13:57:11     76s] (I)       Read testcase time = 0.000 seconds
[02/20 13:57:11     76s] 
[02/20 13:57:11     76s] [NR-eGR] Connected 0 must-join pins/ports
[02/20 13:57:11     76s] (I)       early_global_route_priority property id does not exist.
[02/20 13:57:11     76s] (I)       Start initializing grid graph
[02/20 13:57:11     76s] (I)       End initializing grid graph
[02/20 13:57:11     76s] (I)       Model blockages into capacity
[02/20 13:57:11     76s] (I)       Read Num Blocks=388  Num Prerouted Wires=0  Num CS=0
[02/20 13:57:11     76s] (I)       Started Modeling ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 1 ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 2 ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Layer 1 (V) : #blockages 150 : #preroutes 0
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 3 ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Layer 2 (H) : #blockages 180 : #preroutes 0
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 4 ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Layer 3 (V) : #blockages 58 : #preroutes 0
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 5 ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 6 ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 7 ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 8 ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       -- layer congestion ratio --
[02/20 13:57:11     76s] (I)       Layer 1 : 0.100000
[02/20 13:57:11     76s] (I)       Layer 2 : 0.700000
[02/20 13:57:11     76s] (I)       Layer 3 : 0.700000
[02/20 13:57:11     76s] (I)       Layer 4 : 1.000000
[02/20 13:57:11     76s] (I)       Layer 5 : 1.000000
[02/20 13:57:11     76s] (I)       Layer 6 : 1.000000
[02/20 13:57:11     76s] (I)       Layer 7 : 1.000000
[02/20 13:57:11     76s] (I)       Layer 8 : 1.000000
[02/20 13:57:11     76s] (I)       ----------------------------
[02/20 13:57:11     76s] (I)       Moved 0 terms for better access 
[02/20 13:57:11     76s] (I)       Number of ignored nets = 0
[02/20 13:57:11     76s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:57:11     76s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:57:11     76s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:57:11     76s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/20 13:57:11     76s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1469.3 MB
[02/20 13:57:11     76s] (I)       Ndr track 0 does not exist
[02/20 13:57:11     76s] (I)       Ndr track 0 does not exist
[02/20 13:57:11     76s] (I)       Layer1  viaCost=300.00
[02/20 13:57:11     76s] (I)       Layer2  viaCost=100.00
[02/20 13:57:11     76s] (I)       Layer3  viaCost=100.00
[02/20 13:57:11     76s] (I)       Layer4  viaCost=100.00
[02/20 13:57:11     76s] (I)       Layer5  viaCost=100.00
[02/20 13:57:11     76s] (I)       Layer6  viaCost=200.00
[02/20 13:57:11     76s] (I)       Layer7  viaCost=100.00
[02/20 13:57:11     76s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:57:11     76s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:57:11     76s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:57:11     76s] (I)       Site width          :   400  (dbu)
[02/20 13:57:11     76s] (I)       Row height          :  3600  (dbu)
[02/20 13:57:11     76s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:57:11     76s] (I)       GCell width         :  3600  (dbu)
[02/20 13:57:11     76s] (I)       GCell height        :  3600  (dbu)
[02/20 13:57:11     76s] (I)       Grid                :    23    21     8
[02/20 13:57:11     76s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:57:11     76s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:57:11     76s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:57:11     76s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:57:11     76s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:57:11     76s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:11     76s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:11     76s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:57:11     76s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:57:11     76s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:57:11     76s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:57:11     76s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:57:11     76s] (I)       --------------------------------------------------------
[02/20 13:57:11     76s] 
[02/20 13:57:11     76s] [NR-eGR] ============ Routing rule table ============
[02/20 13:57:11     76s] [NR-eGR] Rule id: 0  Nets: 1 
[02/20 13:57:11     76s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[02/20 13:57:11     76s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/20 13:57:11     76s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[02/20 13:57:11     76s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:11     76s] [NR-eGR] Rule id: 1  Nets: 0 
[02/20 13:57:11     76s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:57:11     76s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:57:11     76s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:11     76s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:11     76s] [NR-eGR] ========================================
[02/20 13:57:11     76s] [NR-eGR] 
[02/20 13:57:11     76s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer2 : = 2412 / 4284 (56.30%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer3 : = 546 / 4347 (12.56%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer4 : = 1144 / 4284 (26.70%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:57:11     76s] (I)       After initializing earlyGlobalRoute syMemory usage = 1469.3 MB
[02/20 13:57:11     76s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Global Routing ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       ============= Initialization =============
[02/20 13:57:11     76s] (I)       totalPins=19  totalGlobalPin=19 (100.00%)
[02/20 13:57:11     76s] (I)       Started Build MST ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Generate topology with single threads
[02/20 13:57:11     76s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       total 2D Cap : 7069 = (3899 H, 3170 V)
[02/20 13:57:11     76s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/20 13:57:11     76s] (I)       ============  Phase 1a Route ============
[02/20 13:57:11     76s] (I)       Started Phase 1a ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[02/20 13:57:11     76s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 37 = (20 H, 17 V) = (0.51% H, 0.54% V) = (3.600e+01um H, 3.060e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1b Route ============
[02/20 13:57:11     76s] (I)       Started Phase 1b ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 37 = (20 H, 17 V) = (0.51% H, 0.54% V) = (3.600e+01um H, 3.060e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.17% V. EstWL: 6.660000e+01um
[02/20 13:57:11     76s] (I)       ============  Phase 1c Route ============
[02/20 13:57:11     76s] (I)       Started Phase 1c ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Level2 Grid: 5 x 5
[02/20 13:57:11     76s] (I)       Started Two Level Routing ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 37 = (20 H, 17 V) = (0.51% H, 0.54% V) = (3.600e+01um H, 3.060e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1d Route ============
[02/20 13:57:11     76s] (I)       Started Phase 1d ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 43 = (27 H, 16 V) = (0.69% H, 0.50% V) = (4.860e+01um H, 2.880e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1e Route ============
[02/20 13:57:11     76s] (I)       Started Phase 1e ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 43 = (27 H, 16 V) = (0.69% H, 0.50% V) = (4.860e+01um H, 2.880e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.740000e+01um
[02/20 13:57:11     76s] [NR-eGR] 
[02/20 13:57:11     76s] (I)       ============  Phase 1f Route ============
[02/20 13:57:11     76s] (I)       Usage: 43 = (27 H, 16 V) = (0.69% H, 0.50% V) = (4.860e+01um H, 2.880e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1g Route ============
[02/20 13:57:11     76s] (I)       Started Post Routing ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 41 = (25 H, 16 V) = (0.64% H, 0.50% V) = (4.500e+01um H, 2.880e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[02/20 13:57:11     76s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[02/20 13:57:11     76s] (I)       Started Build MST ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Generate topology with single threads
[02/20 13:57:11     76s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       total 2D Cap : 15700 = (8246 H, 7454 V)
[02/20 13:57:11     76s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[02/20 13:57:11     76s] (I)       ============  Phase 1a Route ============
[02/20 13:57:11     76s] (I)       Started Phase 1a ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1b Route ============
[02/20 13:57:11     76s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.368000e+02um
[02/20 13:57:11     76s] (I)       ============  Phase 1c Route ============
[02/20 13:57:11     76s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1d Route ============
[02/20 13:57:11     76s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1e Route ============
[02/20 13:57:11     76s] (I)       Started Phase 1e ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.368000e+02um
[02/20 13:57:11     76s] [NR-eGR] 
[02/20 13:57:11     76s] (I)       ============  Phase 1f Route ============
[02/20 13:57:11     76s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1g Route ============
[02/20 13:57:11     76s] (I)       Started Post Routing ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=35
[02/20 13:57:11     76s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Running layer assignment with 1 threads
[02/20 13:57:11     76s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:57:11     76s] [NR-eGR]                        OverCon            
[02/20 13:57:11     76s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:57:11     76s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:57:11     76s] [NR-eGR] ----------------------------------------------
[02/20 13:57:11     76s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR] ----------------------------------------------
[02/20 13:57:11     76s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR] 
[02/20 13:57:11     76s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       total 2D Cap : 20224 = (9355 H, 10869 V)
[02/20 13:57:11     76s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:57:11     76s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:57:11     76s] (I)       ============= track Assignment ============
[02/20 13:57:11     76s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Started Greedy Track Assignment ( Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:57:11     76s] (I)       Running track assignment with 1 threads
[02/20 13:57:11     76s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] (I)       Run single-thread track assignment
[02/20 13:57:11     76s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.34 MB )
[02/20 13:57:11     76s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:11     76s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[02/20 13:57:11     76s] [NR-eGR]     M2  (2V) length: 1.541000e+02um, number of vias: 141
[02/20 13:57:11     76s] [NR-eGR]     M3  (3H) length: 3.446000e+02um, number of vias: 5
[02/20 13:57:11     76s] [NR-eGR]     M4  (4V) length: 1.800000e+00um, number of vias: 5
[02/20 13:57:11     76s] [NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[02/20 13:57:11     76s] [NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[02/20 13:57:11     76s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:11     76s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:11     76s] [NR-eGR] Total length: 5.207000e+02um, number of vias: 272
[02/20 13:57:11     76s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:11     76s] [NR-eGR] Total eGR-routed clock nets wire length: 6.650000e+01um 
[02/20 13:57:11     76s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:11     76s] [NR-eGR] Report for selected net(s) only.
[02/20 13:57:11     76s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 19
[02/20 13:57:11     76s] [NR-eGR]     M2  (2V) length: 1.770000e+01um, number of vias: 15
[02/20 13:57:11     76s] [NR-eGR]     M3  (3H) length: 2.680000e+01um, number of vias: 5
[02/20 13:57:11     76s] [NR-eGR]     M4  (4V) length: 1.800000e+00um, number of vias: 5
[02/20 13:57:11     76s] [NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[02/20 13:57:11     76s] [NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[02/20 13:57:11     76s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:11     76s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:11     76s] [NR-eGR] Total length: 6.650000e+01um, number of vias: 48
[02/20 13:57:11     76s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:11     76s] [NR-eGR] Total routed clock nets wire length: 6.650000e+01um, number of vias: 48
[02/20 13:57:11     76s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:11     76s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.rgfGGcZD7
[02/20 13:57:11     76s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:57:11     76s]     Routing using eGR only done.
[02/20 13:57:11     76s] Net route status summary:
[02/20 13:57:11     76s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:11     76s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:11     76s] 
[02/20 13:57:11     76s] CCOPT: Done with clock implementation routing.
[02/20 13:57:11     76s] 
[02/20 13:57:11     76s]   Clock implementation routing done.
[02/20 13:57:11     76s]   Fixed 1 wires.
[02/20 13:57:11     76s]   CCOpt: Starting congestion repair using flow wrapper...
[02/20 13:57:11     76s]     Congestion Repair...
[02/20 13:57:11     76s] 
[02/20 13:57:11     76s] Starting congRepair ...
[02/20 13:57:11     76s] User Input Parameters:
[02/20 13:57:11     76s] - Congestion Driven    : On
[02/20 13:57:11     76s] - Timing Driven        : Off
[02/20 13:57:11     76s] - Area-Violation Based : On
[02/20 13:57:11     76s] - Start Rollback Level : -5
[02/20 13:57:11     76s] - Legalized            : On
[02/20 13:57:11     76s] - Window Based         : Off
[02/20 13:57:11     76s] - eDen incr mode       : Off
[02/20 13:57:11     76s] - Small incr mode      : Off
[02/20 13:57:11     76s] 
[02/20 13:57:11     76s] Collecting buffer chain nets ...
[02/20 13:57:11     76s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1425.3M
[02/20 13:57:11     76s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1425.3M
[02/20 13:57:11     76s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1425.3M
[02/20 13:57:11     76s] Starting Early Global Route congestion estimation: mem = 1425.3M
[02/20 13:57:11     76s] (I)       Started Loading and Dumping File ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Reading DB...
[02/20 13:57:11     76s] (I)       Read data from FE... (mem=1425.3M)
[02/20 13:57:11     76s] (I)       Read nodes and places... (mem=1425.3M)
[02/20 13:57:11     76s] (I)       Done Read nodes and places (cpu=0.000s, mem=1425.3M)
[02/20 13:57:11     76s] (I)       Read nets... (mem=1425.3M)
[02/20 13:57:11     76s] (I)       Done Read nets (cpu=0.000s, mem=1425.3M)
[02/20 13:57:11     76s] (I)       Done Read data from FE (cpu=0.000s, mem=1425.3M)
[02/20 13:57:11     76s] (I)       before initializing RouteDB syMemory usage = 1425.3 MB
[02/20 13:57:11     76s] (I)       Honor MSV route constraint: false
[02/20 13:57:11     76s] (I)       Maximum routing layer  : 127
[02/20 13:57:11     76s] (I)       Minimum routing layer  : 2
[02/20 13:57:11     76s] (I)       Supply scale factor H  : 1.00
[02/20 13:57:11     76s] (I)       Supply scale factor V  : 1.00
[02/20 13:57:11     76s] (I)       Tracks used by clock wire: 0
[02/20 13:57:11     76s] (I)       Reverse direction      : 
[02/20 13:57:11     76s] (I)       Honor partition pin guides: true
[02/20 13:57:11     76s] (I)       Route selected nets only: false
[02/20 13:57:11     76s] (I)       Route secondary PG pins: false
[02/20 13:57:11     76s] (I)       Second PG max fanout   : 2147483647
[02/20 13:57:11     76s] (I)       Apply function for special wires: true
[02/20 13:57:11     76s] (I)       Layer by layer blockage reading: true
[02/20 13:57:11     76s] (I)       Offset calculation fix : true
[02/20 13:57:11     76s] (I)       Route stripe layer range: 
[02/20 13:57:11     76s] (I)       Honor partition fences : 
[02/20 13:57:11     76s] (I)       Honor partition pin    : 
[02/20 13:57:11     76s] (I)       Honor partition fences with feedthrough: 
[02/20 13:57:11     76s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:57:11     76s] (I)       Use row-based GCell size
[02/20 13:57:11     76s] (I)       Use row-based GCell align
[02/20 13:57:11     76s] (I)       GCell unit size   : 3600
[02/20 13:57:11     76s] (I)       GCell multiplier  : 1
[02/20 13:57:11     76s] (I)       GCell row height  : 3600
[02/20 13:57:11     76s] (I)       Actual row height : 3600
[02/20 13:57:11     76s] (I)       GCell align ref   : 20000 20000
[02/20 13:57:11     76s] [NR-eGR] Track table information for default rule: 
[02/20 13:57:11     76s] [NR-eGR] M1 has no routable track
[02/20 13:57:11     76s] [NR-eGR] M2 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M3 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M4 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M5 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M6 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M7 has single uniform track structure
[02/20 13:57:11     76s] [NR-eGR] M8 has single uniform track structure
[02/20 13:57:11     76s] (I)       ===========================================================================
[02/20 13:57:11     76s] (I)       == Report All Rule Vias ==
[02/20 13:57:11     76s] (I)       ===========================================================================
[02/20 13:57:11     76s] (I)        Via Rule : (Default)
[02/20 13:57:11     76s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:57:11     76s] (I)       ---------------------------------------------------------------------------
[02/20 13:57:11     76s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:57:11     76s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:57:11     76s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:57:11     76s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:57:11     76s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:57:11     76s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:57:11     76s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:57:11     76s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:57:11     76s] (I)       ===========================================================================
[02/20 13:57:11     76s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] [NR-eGR] Read 188 PG shapes
[02/20 13:57:11     76s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:57:11     76s] [NR-eGR] #Instance Blockages : 0
[02/20 13:57:11     76s] [NR-eGR] #PG Blockages       : 188
[02/20 13:57:11     76s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:57:11     76s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:57:11     76s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:57:11     76s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 42
[02/20 13:57:11     76s] (I)       readDataFromPlaceDB
[02/20 13:57:11     76s] (I)       Read net information..
[02/20 13:57:11     76s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=1
[02/20 13:57:11     76s] (I)       Read testcase time = 0.000 seconds
[02/20 13:57:11     76s] 
[02/20 13:57:11     76s] (I)       early_global_route_priority property id does not exist.
[02/20 13:57:11     76s] (I)       Start initializing grid graph
[02/20 13:57:11     76s] (I)       End initializing grid graph
[02/20 13:57:11     76s] (I)       Model blockages into capacity
[02/20 13:57:11     76s] (I)       Read Num Blocks=188  Num Prerouted Wires=42  Num CS=0
[02/20 13:57:11     76s] (I)       Started Modeling ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 1 ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 2 ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 20
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 3 ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 10
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 4 ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 6
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 5 ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 5
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 6 ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 1
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 7 ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Started Modeling Layer 8 ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:11     76s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       -- layer congestion ratio --
[02/20 13:57:11     76s] (I)       Layer 1 : 0.100000
[02/20 13:57:11     76s] (I)       Layer 2 : 0.700000
[02/20 13:57:11     76s] (I)       Layer 3 : 0.700000
[02/20 13:57:11     76s] (I)       Layer 4 : 0.700000
[02/20 13:57:11     76s] (I)       Layer 5 : 0.700000
[02/20 13:57:11     76s] (I)       Layer 6 : 0.700000
[02/20 13:57:11     76s] (I)       Layer 7 : 0.700000
[02/20 13:57:11     76s] (I)       Layer 8 : 0.700000
[02/20 13:57:11     76s] (I)       ----------------------------
[02/20 13:57:11     76s] (I)       Number of ignored nets = 1
[02/20 13:57:11     76s] (I)       Number of fixed nets = 1.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:57:11     76s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:57:11     76s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:57:11     76s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1425.3 MB
[02/20 13:57:11     76s] (I)       Ndr track 0 does not exist
[02/20 13:57:11     76s] (I)       Ndr track 0 does not exist
[02/20 13:57:11     76s] (I)       Layer1  viaCost=300.00
[02/20 13:57:11     76s] (I)       Layer2  viaCost=100.00
[02/20 13:57:11     76s] (I)       Layer3  viaCost=100.00
[02/20 13:57:11     76s] (I)       Layer4  viaCost=100.00
[02/20 13:57:11     76s] (I)       Layer5  viaCost=100.00
[02/20 13:57:11     76s] (I)       Layer6  viaCost=200.00
[02/20 13:57:11     76s] (I)       Layer7  viaCost=100.00
[02/20 13:57:11     76s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:57:11     76s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:57:11     76s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:57:11     76s] (I)       Site width          :   400  (dbu)
[02/20 13:57:11     76s] (I)       Row height          :  3600  (dbu)
[02/20 13:57:11     76s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:57:11     76s] (I)       GCell width         :  3600  (dbu)
[02/20 13:57:11     76s] (I)       GCell height        :  3600  (dbu)
[02/20 13:57:11     76s] (I)       Grid                :    23    21     8
[02/20 13:57:11     76s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:57:11     76s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:57:11     76s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:57:11     76s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:57:11     76s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:57:11     76s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:11     76s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:11     76s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:57:11     76s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:57:11     76s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:57:11     76s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:57:11     76s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:57:11     76s] (I)       --------------------------------------------------------
[02/20 13:57:11     76s] 
[02/20 13:57:11     76s] [NR-eGR] ============ Routing rule table ============
[02/20 13:57:11     76s] [NR-eGR] Rule id: 0  Nets: 0 
[02/20 13:57:11     76s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[02/20 13:57:11     76s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/20 13:57:11     76s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[02/20 13:57:11     76s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:11     76s] [NR-eGR] Rule id: 1  Nets: 46 
[02/20 13:57:11     76s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:57:11     76s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:57:11     76s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:11     76s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:11     76s] [NR-eGR] ========================================
[02/20 13:57:11     76s] [NR-eGR] 
[02/20 13:57:11     76s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:57:11     76s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:57:11     76s] (I)       After initializing earlyGlobalRoute syMemory usage = 1425.3 MB
[02/20 13:57:11     76s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Started Global Routing ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       ============= Initialization =============
[02/20 13:57:11     76s] (I)       totalPins=98  totalGlobalPin=98 (100.00%)
[02/20 13:57:11     76s] (I)       Started Build MST ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Generate topology with single threads
[02/20 13:57:11     76s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:57:11     76s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 8]
[02/20 13:57:11     76s] (I)       ============  Phase 1a Route ============
[02/20 13:57:11     76s] (I)       Started Phase 1a ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1b Route ============
[02/20 13:57:11     76s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[02/20 13:57:11     76s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:57:11     76s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:57:11     76s] (I)       ============  Phase 1c Route ============
[02/20 13:57:11     76s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1d Route ============
[02/20 13:57:11     76s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] (I)       ============  Phase 1e Route ============
[02/20 13:57:11     76s] (I)       Started Phase 1e ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[02/20 13:57:11     76s] [NR-eGR] 
[02/20 13:57:11     76s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Running layer assignment with 1 threads
[02/20 13:57:11     76s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       ============  Phase 1l Route ============
[02/20 13:57:11     76s] (I)       
[02/20 13:57:11     76s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:57:11     76s] [NR-eGR]                        OverCon            
[02/20 13:57:11     76s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:57:11     76s] [NR-eGR]       Layer                (0)    OverCon 
[02/20 13:57:11     76s] [NR-eGR] ----------------------------------------------
[02/20 13:57:11     76s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR] ----------------------------------------------
[02/20 13:57:11     76s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:57:11     76s] [NR-eGR] 
[02/20 13:57:11     76s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:57:11     76s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:57:11     76s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:57:11     76s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1425.3M
[02/20 13:57:11     76s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.010, MEM:1425.3M
[02/20 13:57:11     76s] OPERPROF: Starting HotSpotCal at level 1, MEM:1425.3M
[02/20 13:57:11     76s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:11     76s] [hotspot] |            |   max hotspot | total hotspot |
[02/20 13:57:11     76s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:11     76s] [hotspot] | normalized |          0.00 |          0.00 |
[02/20 13:57:11     76s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:11     76s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:57:11     76s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:57:11     76s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1425.3M
[02/20 13:57:11     76s] Skipped repairing congestion.
[02/20 13:57:11     76s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1425.3M
[02/20 13:57:11     76s] Starting Early Global Route wiring: mem = 1425.3M
[02/20 13:57:11     76s] (I)       ============= track Assignment ============
[02/20 13:57:11     76s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Started Greedy Track Assignment ( Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:57:11     76s] (I)       Running track assignment with 1 threads
[02/20 13:57:11     76s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] (I)       Run Multi-thread track assignment
[02/20 13:57:11     76s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.34 MB )
[02/20 13:57:11     76s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:11     76s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[02/20 13:57:11     76s] [NR-eGR]     M2  (2V) length: 1.501000e+02um, number of vias: 131
[02/20 13:57:11     76s] [NR-eGR]     M3  (3H) length: 3.438000e+02um, number of vias: 9
[02/20 13:57:11     76s] [NR-eGR]     M4  (4V) length: 5.800000e+00um, number of vias: 5
[02/20 13:57:11     76s] [NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[02/20 13:57:11     76s] [NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[02/20 13:57:11     76s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:11     76s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:11     76s] [NR-eGR] Total length: 5.199000e+02um, number of vias: 266
[02/20 13:57:11     76s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:11     76s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[02/20 13:57:11     76s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:11     76s] Early Global Route wiring runtime: 0.00 seconds, mem = 1423.3M
[02/20 13:57:11     76s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.003, MEM:1423.3M
[02/20 13:57:11     76s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/20 13:57:11     77s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:57:11     77s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/20 13:57:11     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:1423.3M
[02/20 13:57:11     77s] z: 2, totalTracks: 1
[02/20 13:57:11     77s] z: 4, totalTracks: 1
[02/20 13:57:11     77s] z: 6, totalTracks: 1
[02/20 13:57:11     77s] z: 8, totalTracks: 1
[02/20 13:57:11     77s] #spOpts: N=65 
[02/20 13:57:11     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1423.3M
[02/20 13:57:11     77s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1423.3M
[02/20 13:57:11     77s] Core basic site is core
[02/20 13:57:11     77s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:57:11     77s] SiteArray: use 12,288 bytes
[02/20 13:57:11     77s] SiteArray: current memory after site array memory allocation 1423.4M
[02/20 13:57:11     77s] SiteArray: FP blocked sites are writable
[02/20 13:57:11     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:57:11     77s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1423.4M
[02/20 13:57:11     77s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:57:11     77s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1423.4M
[02/20 13:57:11     77s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.069, MEM:1423.4M
[02/20 13:57:11     77s] OPERPROF:     Starting CMU at level 3, MEM:1423.4M
[02/20 13:57:11     77s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1423.4M
[02/20 13:57:11     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1423.4M
[02/20 13:57:11     77s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1423.4MB).
[02/20 13:57:11     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.077, MEM:1423.4M
[02/20 13:57:11     77s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/20 13:57:11     77s]   Leaving CCOpt scope - extractRC...
[02/20 13:57:11     77s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/20 13:57:11     77s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'preRoute' .
[02/20 13:57:11     77s] PreRoute RC Extraction called for design add.
[02/20 13:57:11     77s] RC Extraction called in multi-corner(2) mode.
[02/20 13:57:11     77s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:57:11     77s] RCMode: PreRoute
[02/20 13:57:11     77s]       RC Corner Indexes            0       1   
[02/20 13:57:11     77s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:57:11     77s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:11     77s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:11     77s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:11     77s] Shrink Factor                : 1.00000
[02/20 13:57:11     77s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/20 13:57:11     77s] Using capacitance table file ...
[02/20 13:57:11     77s] LayerId::1 widthSet size::4
[02/20 13:57:11     77s] LayerId::2 widthSet size::4
[02/20 13:57:11     77s] LayerId::3 widthSet size::4
[02/20 13:57:11     77s] LayerId::4 widthSet size::4
[02/20 13:57:11     77s] LayerId::5 widthSet size::4
[02/20 13:57:11     77s] LayerId::6 widthSet size::4
[02/20 13:57:11     77s] LayerId::7 widthSet size::4
[02/20 13:57:11     77s] LayerId::8 widthSet size::4
[02/20 13:57:11     77s] Updating RC grid for preRoute extraction ...
[02/20 13:57:11     77s] Initializing multi-corner capacitance tables ... 
[02/20 13:57:11     77s] Initializing multi-corner resistance tables ...
[02/20 13:57:11     77s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.008822 ; aWlH: 0.000000 ; Pmax: 0.807200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[02/20 13:57:11     77s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1423.355M)
[02/20 13:57:11     77s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/20 13:57:11     77s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/20 13:57:11     77s]   Not writing Steiner routes to the DB after clustering cong repair call.
[02/20 13:57:11     77s]   Clock tree timing engine global stage delay update for WC:setup.late...
[02/20 13:57:11     77s] End AAE Lib Interpolated Model. (MEM=1423.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:11     77s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Clock DAG stats after clustering cong repair call:
[02/20 13:57:11     77s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]   Clock DAG net violations after clustering cong repair call: none
[02/20 13:57:11     77s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/20 13:57:11     77s]     Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]   Primary reporting skew groups after clustering cong repair call:
[02/20 13:57:11     77s]     skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]         min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]         max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]   Skew group summary after clustering cong repair call:
[02/20 13:57:11     77s]     skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/20 13:57:11     77s]   Stage::Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
[02/20 13:57:11     77s]   Stage::DRV Fixing...
[02/20 13:57:11     77s]   Fixing clock tree slew time and max cap violations...
[02/20 13:57:11     77s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:57:11     77s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/20 13:57:11     77s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:57:11     77s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Stage::Insertion Delay Reduction...
[02/20 13:57:11     77s]   Removing unnecessary root buffering...
[02/20 13:57:11     77s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Removing unnecessary root buffering':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Removing unconstrained drivers...
[02/20 13:57:11     77s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Removing unconstrained drivers':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Checking for inverting clock gates...
[02/20 13:57:11     77s]   Checking for inverting clock gates done.
[02/20 13:57:11     77s]   Reducing insertion delay 1...
[02/20 13:57:11     77s]     Accumulated time to calculate placeable region: 0
[02/20 13:57:11     77s]     Accumulated time to calculate placeable region: 0
[02/20 13:57:11     77s]     Accumulated time to calculate placeable region: 0
[02/20 13:57:11     77s]     Accumulated time to calculate placeable region: 0
[02/20 13:57:11     77s]     Accumulated time to calculate placeable region: 0
[02/20 13:57:11     77s]     Accumulated time to calculate placeable region: 0
[02/20 13:57:11     77s]     Accumulated time to calculate placeable region: 0
[02/20 13:57:11     77s]     Accumulated time to calculate placeable region: 0
[02/20 13:57:11     77s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Reducing insertion delay 1':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Removing longest path buffering...
[02/20 13:57:11     77s]     Clock DAG stats after 'Removing longest path buffering':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Removing longest path buffering':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Reducing insertion delay 2...
[02/20 13:57:11     77s]     Path optimization required 0 stage delay updates 
[02/20 13:57:11     77s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Reducing insertion delay 2':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.8 real=0:00:00.8)
[02/20 13:57:11     77s]   CCOpt::Phase::Implementation...
[02/20 13:57:11     77s]   Stage::Reducing Power...
[02/20 13:57:11     77s]   Improving clock tree routing...
[02/20 13:57:11     77s]     Iteration 1...
[02/20 13:57:11     77s]     Iteration 1 done.
[02/20 13:57:11     77s]     Clock DAG stats after 'Improving clock tree routing':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Improving clock tree routing':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Reducing clock tree power 1...
[02/20 13:57:11     77s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/20 13:57:11     77s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     100% 
[02/20 13:57:11     77s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Reducing clock tree power 1':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Reducing clock tree power 2...
[02/20 13:57:11     77s]     Path optimization required 0 stage delay updates 
[02/20 13:57:11     77s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Reducing clock tree power 2':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Stage::Balancing...
[02/20 13:57:11     77s]   Approximately balancing fragments step...
[02/20 13:57:11     77s]     Resolve constraints - Approximately balancing fragments...
[02/20 13:57:11     77s]     Resolving skew group constraints...
[02/20 13:57:11     77s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/20 13:57:11     77s]     Resolving skew group constraints done.
[02/20 13:57:11     77s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[02/20 13:57:11     77s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[02/20 13:57:11     77s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     Approximately balancing fragments...
[02/20 13:57:11     77s]       Moving gates to improve sub-tree skew...
[02/20 13:57:11     77s]         Tried: 2 Succeeded: 0
[02/20 13:57:11     77s]         Topology Tried: 0 Succeeded: 0
[02/20 13:57:11     77s]         0 Succeeded with SS ratio
[02/20 13:57:11     77s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/20 13:57:11     77s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/20 13:57:11     77s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/20 13:57:11     77s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/20 13:57:11     77s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/20 13:57:11     77s]           Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]       Approximately balancing fragments bottom up...
[02/20 13:57:11     77s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:57:11     77s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/20 13:57:11     77s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/20 13:57:11     77s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/20 13:57:11     77s]           Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]       Approximately balancing fragments, wire and cell delays...
[02/20 13:57:11     77s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[02/20 13:57:11     77s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/20 13:57:11     77s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/20 13:57:11     77s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/20 13:57:11     77s]           Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/20 13:57:11     77s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     Approximately balancing fragments done.
[02/20 13:57:11     77s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Clock DAG stats after Approximately balancing fragments:
[02/20 13:57:11     77s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]   Clock DAG net violations after Approximately balancing fragments: none
[02/20 13:57:11     77s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/20 13:57:11     77s]     Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]   Primary reporting skew groups after Approximately balancing fragments:
[02/20 13:57:11     77s]     skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]         min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]         max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]   Skew group summary after Approximately balancing fragments:
[02/20 13:57:11     77s]     skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]   Improving fragments clock skew...
[02/20 13:57:11     77s]     Clock DAG stats after 'Improving fragments clock skew':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Improving fragments clock skew': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Improving fragments clock skew':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Improving fragments clock skew':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Approximately balancing step...
[02/20 13:57:11     77s]     Resolve constraints - Approximately balancing...
[02/20 13:57:11     77s]     Resolving skew group constraints...
[02/20 13:57:11     77s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/20 13:57:11     77s]     Resolving skew group constraints done.
[02/20 13:57:11     77s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     Approximately balancing...
[02/20 13:57:11     77s]       Approximately balancing, wire and cell delays...
[02/20 13:57:11     77s]       Approximately balancing, wire and cell delays, iteration 1...
[02/20 13:57:11     77s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/20 13:57:11     77s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/20 13:57:11     77s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/20 13:57:11     77s]           Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/20 13:57:11     77s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     Approximately balancing done.
[02/20 13:57:11     77s]     Clock DAG stats after 'Approximately balancing step':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Approximately balancing step': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Approximately balancing step':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Approximately balancing step':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Fixing clock tree overload...
[02/20 13:57:11     77s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:57:11     77s]     Clock DAG stats after 'Fixing clock tree overload':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Fixing clock tree overload': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Fixing clock tree overload':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Fixing clock tree overload':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Approximately balancing paths...
[02/20 13:57:11     77s]     Added 0 buffers.
[02/20 13:57:11     77s]     Clock DAG stats after 'Approximately balancing paths':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Approximately balancing paths':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Stage::Polishing...
[02/20 13:57:11     77s]   Merging balancing drivers for power...
[02/20 13:57:11     77s]     Clock tree timing engine global stage delay update for WC:setup.late...
[02/20 13:57:11     77s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     Tried: 2 Succeeded: 0
[02/20 13:57:11     77s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Merging balancing drivers for power':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001], skew [0.000 vs 0.057]
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Checking for inverting clock gates...
[02/20 13:57:11     77s]   Checking for inverting clock gates done.
[02/20 13:57:11     77s]   Improving clock skew...
[02/20 13:57:11     77s]     Clock DAG stats after 'Improving clock skew':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Improving clock skew': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Improving clock skew':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Improving clock skew':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Reducing clock tree power 3...
[02/20 13:57:11     77s]     Initial gate capacitance is (rise=0.014pF fall=0.014pF).
[02/20 13:57:11     77s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/20 13:57:11     77s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     100% 
[02/20 13:57:11     77s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Reducing clock tree power 3':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Improving insertion delay...
[02/20 13:57:11     77s]     Clock DAG stats after 'Improving insertion delay':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Improving insertion delay': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Improving insertion delay':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Improving insertion delay':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Wire Opt OverFix...
[02/20 13:57:11     77s]     Wire Reduction extra effort...
[02/20 13:57:11     77s]       Artificially removing short and long paths...
[02/20 13:57:11     77s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]       Global shorten wires A0...
[02/20 13:57:11     77s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]       Move For Wirelength - core...
[02/20 13:57:11     77s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/20 13:57:11     77s]         Max accepted move=0.000um, total accepted move=0.000um
[02/20 13:57:11     77s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]       Global shorten wires A1...
[02/20 13:57:11     77s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]       Move For Wirelength - core...
[02/20 13:57:11     77s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/20 13:57:11     77s]         Max accepted move=0.000um, total accepted move=0.000um
[02/20 13:57:11     77s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]       Global shorten wires B...
[02/20 13:57:11     77s]         Modifying slew-target multiplier from 1 to 0.95
[02/20 13:57:11     77s]         Reverting slew-target multiplier from 0.95 to 1
[02/20 13:57:11     77s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]       Move For Wirelength - branch...
[02/20 13:57:11     77s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/20 13:57:11     77s]         Max accepted move=0.000um, total accepted move=0.000um
[02/20 13:57:11     77s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/20 13:57:11     77s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]         sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/20 13:57:11     77s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/20 13:57:11     77s]         Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/20 13:57:11     77s]         skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]             min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]             max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]       Skew group summary after 'Wire Reduction extra effort':
[02/20 13:57:11     77s]         skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     Optimizing orientation...
[02/20 13:57:11     77s]     FlipOpt...
[02/20 13:57:11     77s]     Optimizing orientation on clock cells...
[02/20 13:57:11     77s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[02/20 13:57:11     77s]     Optimizing orientation on clock cells done.
[02/20 13:57:11     77s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]     Clock DAG stats after 'Wire Opt OverFix':
[02/20 13:57:11     77s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:11     77s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:11     77s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:11     77s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:11     77s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:11     77s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=75.700um, total=75.700um
[02/20 13:57:11     77s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:11     77s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/20 13:57:11     77s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/20 13:57:11     77s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:11     77s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:11     77s]           max path sink: out_reg_1_/CP
[02/20 13:57:11     77s]     Skew group summary after 'Wire Opt OverFix':
[02/20 13:57:11     77s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:11     77s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:11     77s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Total capacitance is (rise=0.026pF fall=0.026pF), of which (rise=0.012pF fall=0.012pF) is wire, and (rise=0.014pF fall=0.014pF) is gate.
[02/20 13:57:11     77s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:11     77s]   Stage::Updating netlist...
[02/20 13:57:11     77s]   Reset timing graph...
[02/20 13:57:11     77s] Ignoring AAE DB Resetting ...
[02/20 13:57:11     77s]   Reset timing graph done.
[02/20 13:57:11     77s]   Setting non-default rules before calling refine place.
[02/20 13:57:11     77s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1464.6M
[02/20 13:57:11     77s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1464.6M
[02/20 13:57:11     77s]   Leaving CCOpt scope - ClockRefiner...
[02/20 13:57:11     77s]   Assigned high priority to 0 cells.
[02/20 13:57:11     77s]   Performing Clock Only Refine Place.
[02/20 13:57:11     77s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[02/20 13:57:11     77s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1464.6M
[02/20 13:57:11     77s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1464.6M
[02/20 13:57:11     77s] z: 2, totalTracks: 1
[02/20 13:57:11     77s] z: 4, totalTracks: 1
[02/20 13:57:11     77s] z: 6, totalTracks: 1
[02/20 13:57:11     77s] z: 8, totalTracks: 1
[02/20 13:57:11     77s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:11     77s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1464.6M
[02/20 13:57:11     77s] OPERPROF:       Starting CMU at level 4, MEM:1464.6M
[02/20 13:57:11     77s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1464.6M
[02/20 13:57:11     77s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.073, MEM:1464.6M
[02/20 13:57:11     77s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1464.6MB).
[02/20 13:57:11     77s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.080, MEM:1464.6M
[02/20 13:57:11     77s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.080, MEM:1464.6M
[02/20 13:57:11     77s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.9
[02/20 13:57:11     77s] OPERPROF: Starting RefinePlace at level 1, MEM:1464.6M
[02/20 13:57:11     77s] *** Starting refinePlace (0:01:18 mem=1464.6M) ***
[02/20 13:57:11     77s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:11     77s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:11     77s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1464.6M
[02/20 13:57:11     77s] Starting refinePlace ...
[02/20 13:57:11     77s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:11     77s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1464.6MB
[02/20 13:57:11     77s] Statistics of distance of Instance movement in refine placement:
[02/20 13:57:11     77s]   maximum (X+Y) =         0.00 um
[02/20 13:57:11     77s]   mean    (X+Y) =         0.00 um
[02/20 13:57:11     77s] Summary Report:
[02/20 13:57:11     77s] Instances move: 0 (out of 28 movable)
[02/20 13:57:11     77s] Instances flipped: 0
[02/20 13:57:11     77s] Mean displacement: 0.00 um
[02/20 13:57:11     77s] Max displacement: 0.00 um 
[02/20 13:57:11     77s] Total instances moved : 0
[02/20 13:57:11     77s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1464.6M
[02/20 13:57:11     77s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:11     77s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1464.6MB
[02/20 13:57:11     77s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1464.6MB) @(0:01:18 - 0:01:18).
[02/20 13:57:11     77s] *** Finished refinePlace (0:01:18 mem=1464.6M) ***
[02/20 13:57:11     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.9
[02/20 13:57:11     77s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.006, MEM:1464.6M
[02/20 13:57:12     77s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1464.6M
[02/20 13:57:12     77s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1464.6M
[02/20 13:57:12     77s]   Moved 0, flipped 0 and cell swapped 0 of 18 clock instance(s) during refinement.
[02/20 13:57:12     77s]   The largest move was 0 microns for .
[02/20 13:57:12     77s]   Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[02/20 13:57:12     77s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[02/20 13:57:12     77s]   Moved 0 and flipped 0 of 18 clock sinks during refinement.
[02/20 13:57:12     77s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[02/20 13:57:12     77s]   Revert refine place priority changes on 0 cells.
[02/20 13:57:12     77s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:57:12     77s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:57:12     77s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/20 13:57:12     77s]   CCOpt::Phase::eGRPC...
[02/20 13:57:12     77s]   eGR Post Conditioning loop iteration 0...
[02/20 13:57:12     77s]     Clock implementation routing...
[02/20 13:57:12     77s]       Leaving CCOpt scope - Routing Tools...
[02/20 13:57:12     77s] Net route status summary:
[02/20 13:57:12     77s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:12     77s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:12     77s]       Routing using eGR only...
[02/20 13:57:12     77s]         Early Global Route - eGR->NR step...
[02/20 13:57:12     77s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/20 13:57:12     77s] (ccopt eGR): Start to route 1 all nets
[02/20 13:57:12     77s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Loading and Dumping File ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Reading DB...
[02/20 13:57:12     77s] (I)       Read data from FE... (mem=1464.6M)
[02/20 13:57:12     77s] (I)       Read nodes and places... (mem=1464.6M)
[02/20 13:57:12     77s] (I)       Done Read nodes and places (cpu=0.000s, mem=1464.6M)
[02/20 13:57:12     77s] (I)       Read nets... (mem=1464.6M)
[02/20 13:57:12     77s] (I)       Done Read nets (cpu=0.000s, mem=1464.6M)
[02/20 13:57:12     77s] (I)       Done Read data from FE (cpu=0.000s, mem=1464.6M)
[02/20 13:57:12     77s] (I)       before initializing RouteDB syMemory usage = 1464.6 MB
[02/20 13:57:12     77s] (I)       Clean congestion better: true
[02/20 13:57:12     77s] (I)       Estimate vias on DPT layer: true
[02/20 13:57:12     77s] (I)       Clean congestion LA rounds: 5
[02/20 13:57:12     77s] (I)       Layer constraints as soft constraints: true
[02/20 13:57:12     77s] (I)       Soft top layer         : true
[02/20 13:57:12     77s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[02/20 13:57:12     77s] (I)       Better NDR handling    : true
[02/20 13:57:12     77s] (I)       Routing cost fix for NDR handling: true
[02/20 13:57:12     77s] (I)       Update initial WL after Phase 1a: true
[02/20 13:57:12     77s] (I)       Block tracks for preroutes: true
[02/20 13:57:12     77s] (I)       Assign IRoute by net group key: true
[02/20 13:57:12     77s] (I)       Block unroutable channels: true
[02/20 13:57:12     77s] (I)       Block unroutable channel fix: true
[02/20 13:57:12     77s] (I)       Block unroutable channels 3D: true
[02/20 13:57:12     77s] (I)       Check blockage within NDR space in TA: true
[02/20 13:57:12     77s] (I)       Handle EOL spacing     : true
[02/20 13:57:12     77s] (I)       Honor MSV route constraint: false
[02/20 13:57:12     77s] (I)       Maximum routing layer  : 127
[02/20 13:57:12     77s] (I)       Minimum routing layer  : 2
[02/20 13:57:12     77s] (I)       Supply scale factor H  : 1.00
[02/20 13:57:12     77s] (I)       Supply scale factor V  : 1.00
[02/20 13:57:12     77s] (I)       Tracks used by clock wire: 0
[02/20 13:57:12     77s] (I)       Reverse direction      : 
[02/20 13:57:12     77s] (I)       Honor partition pin guides: true
[02/20 13:57:12     77s] (I)       Route selected nets only: true
[02/20 13:57:12     77s] (I)       Route secondary PG pins: false
[02/20 13:57:12     77s] (I)       Second PG max fanout   : 2147483647
[02/20 13:57:12     77s] (I)       Refine MST             : true
[02/20 13:57:12     77s] (I)       Honor PRL              : true
[02/20 13:57:12     77s] (I)       Strong congestion aware: true
[02/20 13:57:12     77s] (I)       Improved initial location for IRoutes: true
[02/20 13:57:12     77s] (I)       Multi panel TA         : true
[02/20 13:57:12     77s] (I)       Penalize wire overlap  : true
[02/20 13:57:12     77s] (I)       Expand small instance blockage: true
[02/20 13:57:12     77s] (I)       Reduce via in TA       : true
[02/20 13:57:12     77s] (I)       SS-aware routing       : true
[02/20 13:57:12     77s] (I)       Improve tree edge sharing: true
[02/20 13:57:12     77s] (I)       Improve 2D via estimation: true
[02/20 13:57:12     77s] (I)       Refine Steiner tree    : true
[02/20 13:57:12     77s] (I)       Build spine tree       : true
[02/20 13:57:12     77s] (I)       Model pass through capacity: true
[02/20 13:57:12     77s] (I)       Extend blockages by a half GCell: true
[02/20 13:57:12     77s] (I)       Partial layer blockage modeling: true
[02/20 13:57:12     77s] (I)       Consider pin shapes    : true
[02/20 13:57:12     77s] (I)       Consider pin shapes for all nodes: true
[02/20 13:57:12     77s] (I)       Consider NR APA        : true
[02/20 13:57:12     77s] (I)       Consider IO pin shape  : true
[02/20 13:57:12     77s] (I)       Fix pin connection bug : true
[02/20 13:57:12     77s] (I)       Consider layer RC for local wires: true
[02/20 13:57:12     77s] (I)       LA-aware pin escape length: 2
[02/20 13:57:12     77s] (I)       Split for must join    : true
[02/20 13:57:12     77s] (I)       Route guide main branches file: /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.rgferg1wP.trunk.1
[02/20 13:57:12     77s] (I)       Route guide min downstream WL type: SUBTREE
[02/20 13:57:12     77s] (I)       Routing effort level   : 10000
[02/20 13:57:12     77s] (I)       Special modeling for N7: 0
[02/20 13:57:12     77s] (I)       Special modeling for N6: 0
[02/20 13:57:12     77s] (I)       N3 special modeling    : 0
[02/20 13:57:12     77s] (I)       Special modeling for N5 v6: 0
[02/20 13:57:12     77s] (I)       Special settings for S3: 0
[02/20 13:57:12     77s] (I)       Special settings for S4: 0
[02/20 13:57:12     77s] (I)       Special settings for S5 v2: 0
[02/20 13:57:12     77s] (I)       Special settings for S7: 0
[02/20 13:57:12     77s] (I)       Special settings for S8: 0
[02/20 13:57:12     77s] (I)       Prefer layer length threshold: 8
[02/20 13:57:12     77s] (I)       Overflow penalty cost  : 10
[02/20 13:57:12     77s] (I)       A-star cost            : 0.30
[02/20 13:57:12     77s] (I)       Misalignment cost      : 10.00
[02/20 13:57:12     77s] (I)       Threshold for short IRoute: 6
[02/20 13:57:12     77s] (I)       Via cost during post routing: 1.00
[02/20 13:57:12     77s] (I)       source-to-sink ratio   : 0.30
[02/20 13:57:12     77s] (I)       Scenic ratio bound     : 3.00
[02/20 13:57:12     77s] (I)       Segment layer relax scenic ratio: 1.25
[02/20 13:57:12     77s] (I)       Source-sink aware LA ratio: 0.50
[02/20 13:57:12     77s] (I)       PG-aware similar topology routing: true
[02/20 13:57:12     77s] (I)       Maze routing via cost fix: true
[02/20 13:57:12     77s] (I)       Apply PRL on PG terms  : true
[02/20 13:57:12     77s] (I)       Apply PRL on obs objects: true
[02/20 13:57:12     77s] (I)       Handle range-type spacing rules: true
[02/20 13:57:12     77s] (I)       Apply function for special wires: true
[02/20 13:57:12     77s] (I)       Layer by layer blockage reading: true
[02/20 13:57:12     77s] (I)       Offset calculation fix : true
[02/20 13:57:12     77s] (I)       Parallel spacing query fix: true
[02/20 13:57:12     77s] (I)       Force source to root IR: true
[02/20 13:57:12     77s] (I)       Layer Weights          : L2:4 L3:2.5
[02/20 13:57:12     77s] (I)       Route stripe layer range: 
[02/20 13:57:12     77s] (I)       Honor partition fences : 
[02/20 13:57:12     77s] (I)       Honor partition pin    : 
[02/20 13:57:12     77s] (I)       Honor partition fences with feedthrough: 
[02/20 13:57:12     77s] (I)       Do not relax to DPT layer: true
[02/20 13:57:12     77s] (I)       Pass through capacity modeling: true
[02/20 13:57:12     77s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:57:12     77s] (I)       Use row-based GCell size
[02/20 13:57:12     77s] (I)       Use row-based GCell align
[02/20 13:57:12     77s] (I)       GCell unit size   : 3600
[02/20 13:57:12     77s] (I)       GCell multiplier  : 1
[02/20 13:57:12     77s] (I)       GCell row height  : 3600
[02/20 13:57:12     77s] (I)       Actual row height : 3600
[02/20 13:57:12     77s] (I)       GCell align ref   : 20000 20000
[02/20 13:57:12     77s] [NR-eGR] Track table information for default rule: 
[02/20 13:57:12     77s] [NR-eGR] M1 has no routable track
[02/20 13:57:12     77s] [NR-eGR] M2 has single uniform track structure
[02/20 13:57:12     77s] [NR-eGR] M3 has single uniform track structure
[02/20 13:57:12     77s] [NR-eGR] M4 has single uniform track structure
[02/20 13:57:12     77s] [NR-eGR] M5 has single uniform track structure
[02/20 13:57:12     77s] [NR-eGR] M6 has single uniform track structure
[02/20 13:57:12     77s] [NR-eGR] M7 has single uniform track structure
[02/20 13:57:12     77s] [NR-eGR] M8 has single uniform track structure
[02/20 13:57:12     77s] (I)       ===========================================================================
[02/20 13:57:12     77s] (I)       == Report All Rule Vias ==
[02/20 13:57:12     77s] (I)       ===========================================================================
[02/20 13:57:12     77s] (I)        Via Rule : (Default)
[02/20 13:57:12     77s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:57:12     77s] (I)       ---------------------------------------------------------------------------
[02/20 13:57:12     77s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:57:12     77s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:57:12     77s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:57:12     77s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:57:12     77s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:57:12     77s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:57:12     77s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:57:12     77s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:57:12     77s] (I)       ===========================================================================
[02/20 13:57:12     77s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] [NR-eGR] Read 388 PG shapes
[02/20 13:57:12     77s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:57:12     77s] [NR-eGR] #Instance Blockages : 0
[02/20 13:57:12     77s] [NR-eGR] #PG Blockages       : 388
[02/20 13:57:12     77s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:57:12     77s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:57:12     77s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:57:12     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:57:12     77s] (I)       readDataFromPlaceDB
[02/20 13:57:12     77s] (I)       Read net information..
[02/20 13:57:12     77s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=46
[02/20 13:57:12     77s] (I)       Read testcase time = 0.000 seconds
[02/20 13:57:12     77s] 
[02/20 13:57:12     77s] [NR-eGR] Connected 0 must-join pins/ports
[02/20 13:57:12     77s] (I)       early_global_route_priority property id does not exist.
[02/20 13:57:12     77s] (I)       Start initializing grid graph
[02/20 13:57:12     77s] (I)       End initializing grid graph
[02/20 13:57:12     77s] (I)       Model blockages into capacity
[02/20 13:57:12     77s] (I)       Read Num Blocks=388  Num Prerouted Wires=0  Num CS=0
[02/20 13:57:12     77s] (I)       Started Modeling ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Modeling Layer 1 ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Modeling Layer 2 ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Layer 1 (V) : #blockages 150 : #preroutes 0
[02/20 13:57:12     77s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Modeling Layer 3 ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Layer 2 (H) : #blockages 180 : #preroutes 0
[02/20 13:57:12     77s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Modeling Layer 4 ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Layer 3 (V) : #blockages 58 : #preroutes 0
[02/20 13:57:12     77s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Modeling Layer 5 ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:12     77s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Modeling Layer 6 ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:12     77s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Modeling Layer 7 ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:12     77s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Modeling Layer 8 ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:12     77s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       -- layer congestion ratio --
[02/20 13:57:12     77s] (I)       Layer 1 : 0.100000
[02/20 13:57:12     77s] (I)       Layer 2 : 0.700000
[02/20 13:57:12     77s] (I)       Layer 3 : 0.700000
[02/20 13:57:12     77s] (I)       Layer 4 : 1.000000
[02/20 13:57:12     77s] (I)       Layer 5 : 1.000000
[02/20 13:57:12     77s] (I)       Layer 6 : 1.000000
[02/20 13:57:12     77s] (I)       Layer 7 : 1.000000
[02/20 13:57:12     77s] (I)       Layer 8 : 1.000000
[02/20 13:57:12     77s] (I)       ----------------------------
[02/20 13:57:12     77s] (I)       Moved 0 terms for better access 
[02/20 13:57:12     77s] (I)       Number of ignored nets = 0
[02/20 13:57:12     77s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:57:12     77s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:57:12     77s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:57:12     77s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:57:12     77s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:57:12     77s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:57:12     77s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:57:12     77s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:57:12     77s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:57:12     77s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/20 13:57:12     77s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1464.6 MB
[02/20 13:57:12     77s] (I)       Ndr track 0 does not exist
[02/20 13:57:12     77s] (I)       Ndr track 0 does not exist
[02/20 13:57:12     77s] (I)       Layer1  viaCost=300.00
[02/20 13:57:12     77s] (I)       Layer2  viaCost=100.00
[02/20 13:57:12     77s] (I)       Layer3  viaCost=100.00
[02/20 13:57:12     77s] (I)       Layer4  viaCost=100.00
[02/20 13:57:12     77s] (I)       Layer5  viaCost=100.00
[02/20 13:57:12     77s] (I)       Layer6  viaCost=200.00
[02/20 13:57:12     77s] (I)       Layer7  viaCost=100.00
[02/20 13:57:12     77s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:57:12     77s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:57:12     77s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:57:12     77s] (I)       Site width          :   400  (dbu)
[02/20 13:57:12     77s] (I)       Row height          :  3600  (dbu)
[02/20 13:57:12     77s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:57:12     77s] (I)       GCell width         :  3600  (dbu)
[02/20 13:57:12     77s] (I)       GCell height        :  3600  (dbu)
[02/20 13:57:12     77s] (I)       Grid                :    23    21     8
[02/20 13:57:12     77s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:57:12     77s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:57:12     77s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:57:12     77s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:57:12     77s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:57:12     77s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:12     77s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:12     77s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:57:12     77s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:57:12     77s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:57:12     77s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:57:12     77s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:57:12     77s] (I)       --------------------------------------------------------
[02/20 13:57:12     77s] 
[02/20 13:57:12     77s] [NR-eGR] ============ Routing rule table ============
[02/20 13:57:12     77s] [NR-eGR] Rule id: 0  Nets: 1 
[02/20 13:57:12     77s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[02/20 13:57:12     77s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/20 13:57:12     77s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[02/20 13:57:12     77s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:12     77s] [NR-eGR] Rule id: 1  Nets: 0 
[02/20 13:57:12     77s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:57:12     77s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:57:12     77s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:12     77s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:12     77s] [NR-eGR] ========================================
[02/20 13:57:12     77s] [NR-eGR] 
[02/20 13:57:12     77s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:57:12     77s] (I)       blocked tracks on layer2 : = 2412 / 4284 (56.30%)
[02/20 13:57:12     77s] (I)       blocked tracks on layer3 : = 546 / 4347 (12.56%)
[02/20 13:57:12     77s] (I)       blocked tracks on layer4 : = 1144 / 4284 (26.70%)
[02/20 13:57:12     77s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:57:12     77s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:57:12     77s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:57:12     77s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:57:12     77s] (I)       After initializing earlyGlobalRoute syMemory usage = 1464.6 MB
[02/20 13:57:12     77s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Global Routing ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       ============= Initialization =============
[02/20 13:57:12     77s] (I)       totalPins=19  totalGlobalPin=19 (100.00%)
[02/20 13:57:12     77s] (I)       Started Build MST ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Generate topology with single threads
[02/20 13:57:12     77s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       total 2D Cap : 7069 = (3899 H, 3170 V)
[02/20 13:57:12     77s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/20 13:57:12     77s] (I)       ============  Phase 1a Route ============
[02/20 13:57:12     77s] (I)       Started Phase 1a ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[02/20 13:57:12     77s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Usage: 37 = (20 H, 17 V) = (0.51% H, 0.54% V) = (3.600e+01um H, 3.060e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       ============  Phase 1b Route ============
[02/20 13:57:12     77s] (I)       Started Phase 1b ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Usage: 37 = (20 H, 17 V) = (0.51% H, 0.54% V) = (3.600e+01um H, 3.060e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.17% V. EstWL: 6.660000e+01um
[02/20 13:57:12     77s] (I)       ============  Phase 1c Route ============
[02/20 13:57:12     77s] (I)       Started Phase 1c ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Level2 Grid: 5 x 5
[02/20 13:57:12     77s] (I)       Started Two Level Routing ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Usage: 37 = (20 H, 17 V) = (0.51% H, 0.54% V) = (3.600e+01um H, 3.060e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       ============  Phase 1d Route ============
[02/20 13:57:12     77s] (I)       Started Phase 1d ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Usage: 43 = (27 H, 16 V) = (0.69% H, 0.50% V) = (4.860e+01um H, 2.880e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       ============  Phase 1e Route ============
[02/20 13:57:12     77s] (I)       Started Phase 1e ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Usage: 43 = (27 H, 16 V) = (0.69% H, 0.50% V) = (4.860e+01um H, 2.880e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.740000e+01um
[02/20 13:57:12     77s] [NR-eGR] 
[02/20 13:57:12     77s] (I)       ============  Phase 1f Route ============
[02/20 13:57:12     77s] (I)       Usage: 43 = (27 H, 16 V) = (0.69% H, 0.50% V) = (4.860e+01um H, 2.880e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       ============  Phase 1g Route ============
[02/20 13:57:12     77s] (I)       Started Post Routing ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Usage: 41 = (25 H, 16 V) = (0.64% H, 0.50% V) = (4.500e+01um H, 2.880e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[02/20 13:57:12     77s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[02/20 13:57:12     77s] (I)       Started Build MST ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Generate topology with single threads
[02/20 13:57:12     77s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       total 2D Cap : 15700 = (8246 H, 7454 V)
[02/20 13:57:12     77s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[02/20 13:57:12     77s] (I)       ============  Phase 1a Route ============
[02/20 13:57:12     77s] (I)       Started Phase 1a ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       ============  Phase 1b Route ============
[02/20 13:57:12     77s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.368000e+02um
[02/20 13:57:12     77s] (I)       ============  Phase 1c Route ============
[02/20 13:57:12     77s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       ============  Phase 1d Route ============
[02/20 13:57:12     77s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       ============  Phase 1e Route ============
[02/20 13:57:12     77s] (I)       Started Phase 1e ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.368000e+02um
[02/20 13:57:12     77s] [NR-eGR] 
[02/20 13:57:12     77s] (I)       ============  Phase 1f Route ============
[02/20 13:57:12     77s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       ============  Phase 1g Route ============
[02/20 13:57:12     77s] (I)       Started Post Routing ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=35
[02/20 13:57:12     77s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Running layer assignment with 1 threads
[02/20 13:57:12     77s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       
[02/20 13:57:12     77s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:57:12     77s] [NR-eGR]                        OverCon            
[02/20 13:57:12     77s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:57:12     77s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:57:12     77s] [NR-eGR] ----------------------------------------------
[02/20 13:57:12     77s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     77s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     77s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     77s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     77s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     77s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     77s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     77s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     77s] [NR-eGR] ----------------------------------------------
[02/20 13:57:12     77s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     77s] [NR-eGR] 
[02/20 13:57:12     77s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       total 2D Cap : 20224 = (9355 H, 10869 V)
[02/20 13:57:12     77s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:57:12     77s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:57:12     77s] (I)       ============= track Assignment ============
[02/20 13:57:12     77s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Started Greedy Track Assignment ( Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:57:12     77s] (I)       Running track assignment with 1 threads
[02/20 13:57:12     77s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] (I)       Run single-thread track assignment
[02/20 13:57:12     77s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.57 MB )
[02/20 13:57:12     77s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:12     77s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[02/20 13:57:12     77s] [NR-eGR]     M2  (2V) length: 1.501000e+02um, number of vias: 131
[02/20 13:57:12     77s] [NR-eGR]     M3  (3H) length: 3.438000e+02um, number of vias: 9
[02/20 13:57:12     77s] [NR-eGR]     M4  (4V) length: 5.800000e+00um, number of vias: 5
[02/20 13:57:12     77s] [NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[02/20 13:57:12     77s] [NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[02/20 13:57:12     77s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:12     77s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:12     77s] [NR-eGR] Total length: 5.199000e+02um, number of vias: 266
[02/20 13:57:12     77s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:12     77s] [NR-eGR] Total eGR-routed clock nets wire length: 6.650000e+01um 
[02/20 13:57:12     77s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:12     77s] [NR-eGR] Report for selected net(s) only.
[02/20 13:57:12     77s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 19
[02/20 13:57:12     77s] [NR-eGR]     M2  (2V) length: 1.770000e+01um, number of vias: 15
[02/20 13:57:12     77s] [NR-eGR]     M3  (3H) length: 2.680000e+01um, number of vias: 5
[02/20 13:57:12     77s] [NR-eGR]     M4  (4V) length: 1.800000e+00um, number of vias: 5
[02/20 13:57:12     77s] [NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[02/20 13:57:12     77s] [NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[02/20 13:57:12     77s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:12     77s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:12     77s] [NR-eGR] Total length: 6.650000e+01um, number of vias: 48
[02/20 13:57:12     77s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:12     77s] [NR-eGR] Total routed clock nets wire length: 6.650000e+01um, number of vias: 48
[02/20 13:57:12     77s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:12     77s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1423.57 MB )
[02/20 13:57:12     77s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.rgferg1wP
[02/20 13:57:12     77s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:57:12     77s] Set FIXED routing status on 1 net(s)
[02/20 13:57:12     77s]       Routing using eGR only done.
[02/20 13:57:12     77s] Net route status summary:
[02/20 13:57:12     77s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:12     77s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:12     77s] 
[02/20 13:57:12     77s] CCOPT: Done with clock implementation routing.
[02/20 13:57:12     77s] 
[02/20 13:57:12     77s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:57:12     77s]     Clock implementation routing done.
[02/20 13:57:12     77s]     Leaving CCOpt scope - extractRC...
[02/20 13:57:12     77s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/20 13:57:12     77s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'preRoute' .
[02/20 13:57:12     77s] PreRoute RC Extraction called for design add.
[02/20 13:57:12     77s] RC Extraction called in multi-corner(2) mode.
[02/20 13:57:12     77s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:57:12     77s] RCMode: PreRoute
[02/20 13:57:12     77s]       RC Corner Indexes            0       1   
[02/20 13:57:12     77s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:57:12     77s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:12     77s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:12     77s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:12     77s] Shrink Factor                : 1.00000
[02/20 13:57:12     77s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/20 13:57:12     77s] Using capacitance table file ...
[02/20 13:57:12     77s] LayerId::1 widthSet size::4
[02/20 13:57:12     77s] LayerId::2 widthSet size::4
[02/20 13:57:12     77s] LayerId::3 widthSet size::4
[02/20 13:57:12     77s] LayerId::4 widthSet size::4
[02/20 13:57:12     77s] LayerId::5 widthSet size::4
[02/20 13:57:12     77s] LayerId::6 widthSet size::4
[02/20 13:57:12     77s] LayerId::7 widthSet size::4
[02/20 13:57:12     77s] LayerId::8 widthSet size::4
[02/20 13:57:12     77s] Updating RC grid for preRoute extraction ...
[02/20 13:57:12     77s] Initializing multi-corner capacitance tables ... 
[02/20 13:57:12     77s] Initializing multi-corner resistance tables ...
[02/20 13:57:12     77s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.008822 ; aWlH: 0.000000 ; Pmax: 0.807200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[02/20 13:57:12     77s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1423.566M)
[02/20 13:57:12     77s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/20 13:57:12     77s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/20 13:57:12     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:1423.6M
[02/20 13:57:12     77s] z: 2, totalTracks: 1
[02/20 13:57:12     77s] z: 4, totalTracks: 1
[02/20 13:57:12     77s] z: 6, totalTracks: 1
[02/20 13:57:12     77s] z: 8, totalTracks: 1
[02/20 13:57:12     77s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:12     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1423.6M
[02/20 13:57:12     77s] OPERPROF:     Starting CMU at level 3, MEM:1423.6M
[02/20 13:57:12     77s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1423.6M
[02/20 13:57:12     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.070, MEM:1423.6M
[02/20 13:57:12     77s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1423.6MB).
[02/20 13:57:12     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.081, MEM:1423.6M
[02/20 13:57:12     77s]     Calling post conditioning for eGRPC...
[02/20 13:57:12     77s]       eGRPC...
[02/20 13:57:12     77s]         eGRPC active optimizations:
[02/20 13:57:12     77s]          - Move Down
[02/20 13:57:12     77s]          - Downsizing before DRV sizing
[02/20 13:57:12     77s]          - DRV fixing with cell sizing
[02/20 13:57:12     77s]          - Move to fanout
[02/20 13:57:12     77s]          - Cloning
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         Currently running CTS, using active skew data
[02/20 13:57:12     77s]         Reset bufferability constraints...
[02/20 13:57:12     77s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/20 13:57:12     77s]         Clock tree timing engine global stage delay update for WC:setup.late...
[02/20 13:57:12     77s] End AAE Lib Interpolated Model. (MEM=1423.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:12     77s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:12     77s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:12     77s]         Clock DAG stats eGRPC initial state:
[02/20 13:57:12     77s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:12     77s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:12     77s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:12     77s]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:12     77s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[02/20 13:57:12     77s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=66.500um, total=66.500um
[02/20 13:57:12     77s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:12     77s]         Clock DAG net violations eGRPC initial state: none
[02/20 13:57:12     77s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/20 13:57:12     77s]           Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:12     77s]         Primary reporting skew groups eGRPC initial state:
[02/20 13:57:12     77s]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:12     77s]               min path sink: y_q_reg_0_/CP
[02/20 13:57:12     77s]               max path sink: out_reg_1_/CP
[02/20 13:57:12     77s]         Skew group summary eGRPC initial state:
[02/20 13:57:12     77s]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:12     77s]         Moving buffers...
[02/20 13:57:12     77s]         Violation analysis...
[02/20 13:57:12     77s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:12     77s]         Clock DAG stats eGRPC after moving buffers:
[02/20 13:57:12     77s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:12     77s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:12     77s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:12     77s]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:12     77s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[02/20 13:57:12     77s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=66.500um, total=66.500um
[02/20 13:57:12     77s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:12     77s]         Clock DAG net violations eGRPC after moving buffers: none
[02/20 13:57:12     77s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[02/20 13:57:12     77s]           Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:12     77s]         Primary reporting skew groups eGRPC after moving buffers:
[02/20 13:57:12     77s]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:12     77s]               min path sink: y_q_reg_0_/CP
[02/20 13:57:12     77s]               max path sink: out_reg_1_/CP
[02/20 13:57:12     77s]         Skew group summary eGRPC after moving buffers:
[02/20 13:57:12     77s]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:12     77s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:12     77s]         Initial Pass of Downsizing Clock Tree Cells...
[02/20 13:57:12     77s]         Artificially removing long paths...
[02/20 13:57:12     77s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/20 13:57:12     77s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:12     77s]         Modifying slew-target multiplier from 1 to 0.9
[02/20 13:57:12     77s]         Downsizing prefiltering...
[02/20 13:57:12     77s]         Downsizing prefiltering done.
[02/20 13:57:12     77s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:57:12     77s]         DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[02/20 13:57:12     77s]         CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/20 13:57:12     77s]         Reverting slew-target multiplier from 0.9 to 1
[02/20 13:57:12     77s]         Clock DAG stats eGRPC after downsizing:
[02/20 13:57:12     77s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:12     77s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:12     77s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:12     77s]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:12     77s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[02/20 13:57:12     77s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=66.500um, total=66.500um
[02/20 13:57:12     77s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:12     77s]         Clock DAG net violations eGRPC after downsizing: none
[02/20 13:57:12     77s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[02/20 13:57:12     77s]           Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:12     77s]         Primary reporting skew groups eGRPC after downsizing:
[02/20 13:57:12     77s]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:12     77s]               min path sink: y_q_reg_0_/CP
[02/20 13:57:12     77s]               max path sink: out_reg_1_/CP
[02/20 13:57:12     77s]         Skew group summary eGRPC after downsizing:
[02/20 13:57:12     77s]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:12     77s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:12     77s]         Fixing DRVs...
[02/20 13:57:12     77s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:57:12     77s]         CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         PRO Statistics: Fix DRVs (cell sizing):
[02/20 13:57:12     77s]         =======================================
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         Cell changes by Net Type:
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         -------------------------------------------------------------------------------------------------
[02/20 13:57:12     77s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/20 13:57:12     77s]         -------------------------------------------------------------------------------------------------
[02/20 13:57:12     77s]         top                0            0           0            0                    0                0
[02/20 13:57:12     77s]         trunk              0            0           0            0                    0                0
[02/20 13:57:12     77s]         leaf               0            0           0            0                    0                0
[02/20 13:57:12     77s]         -------------------------------------------------------------------------------------------------
[02/20 13:57:12     77s]         Total              0            0           0            0                    0                0
[02/20 13:57:12     77s]         -------------------------------------------------------------------------------------------------
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/20 13:57:12     77s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         Clock DAG stats eGRPC after DRV fixing:
[02/20 13:57:12     77s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:12     77s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:12     77s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:12     77s]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:12     77s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[02/20 13:57:12     77s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=66.500um, total=66.500um
[02/20 13:57:12     77s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:12     77s]         Clock DAG net violations eGRPC after DRV fixing: none
[02/20 13:57:12     77s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[02/20 13:57:12     77s]           Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:12     77s]         Primary reporting skew groups eGRPC after DRV fixing:
[02/20 13:57:12     77s]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:12     77s]               min path sink: y_q_reg_0_/CP
[02/20 13:57:12     77s]               max path sink: out_reg_1_/CP
[02/20 13:57:12     77s]         Skew group summary eGRPC after DRV fixing:
[02/20 13:57:12     77s]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:12     77s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         Slew Diagnostics: After DRV fixing
[02/20 13:57:12     77s]         ==================================
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         Global Causes:
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         -------------------------------------
[02/20 13:57:12     77s]         Cause
[02/20 13:57:12     77s]         -------------------------------------
[02/20 13:57:12     77s]         DRV fixing with buffering is disabled
[02/20 13:57:12     77s]         -------------------------------------
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         Top 5 overslews:
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         ---------------------------------
[02/20 13:57:12     77s]         Overslew    Causes    Driving Pin
[02/20 13:57:12     77s]         ---------------------------------
[02/20 13:57:12     77s]           (empty table)
[02/20 13:57:12     77s]         ---------------------------------
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         -------------------
[02/20 13:57:12     77s]         Cause    Occurences
[02/20 13:57:12     77s]         -------------------
[02/20 13:57:12     77s]           (empty table)
[02/20 13:57:12     77s]         -------------------
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         Violation diagnostics counts from the 0 nodes that have violations:
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         -------------------
[02/20 13:57:12     77s]         Cause    Occurences
[02/20 13:57:12     77s]         -------------------
[02/20 13:57:12     77s]           (empty table)
[02/20 13:57:12     77s]         -------------------
[02/20 13:57:12     77s]         
[02/20 13:57:12     77s]         Reconnecting optimized routes...
[02/20 13:57:12     77s]         Reset timing graph...
[02/20 13:57:12     77s] Ignoring AAE DB Resetting ...
[02/20 13:57:12     77s]         Reset timing graph done.
[02/20 13:57:12     77s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:12     77s]         Violation analysis...
[02/20 13:57:12     77s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:12     77s]         Clock instances to consider for cloning: 0
[02/20 13:57:12     77s]         Reset timing graph...
[02/20 13:57:12     77s] Ignoring AAE DB Resetting ...
[02/20 13:57:12     77s]         Reset timing graph done.
[02/20 13:57:12     77s]         Set dirty flag on 0 insts, 0 nets
[02/20 13:57:12     77s]         Clock DAG stats before routing clock trees:
[02/20 13:57:12     77s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:12     77s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:12     77s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:12     77s]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:12     77s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
[02/20 13:57:12     77s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=66.500um, total=66.500um
[02/20 13:57:12     77s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:12     77s]         Clock DAG net violations before routing clock trees: none
[02/20 13:57:12     77s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/20 13:57:12     77s]           Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:12     77s]         Primary reporting skew groups before routing clock trees:
[02/20 13:57:12     77s]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:12     77s]               min path sink: y_q_reg_0_/CP
[02/20 13:57:12     77s]               max path sink: out_reg_1_/CP
[02/20 13:57:12     77s]         Skew group summary before routing clock trees:
[02/20 13:57:12     77s]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:12     77s]       eGRPC done.
[02/20 13:57:12     77s]     Calling post conditioning for eGRPC done.
[02/20 13:57:12     77s]   eGR Post Conditioning loop iteration 0 done.
[02/20 13:57:12     77s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/20 13:57:12     77s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1461.7M
[02/20 13:57:12     77s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1461.7M
[02/20 13:57:12     77s]   Leaving CCOpt scope - ClockRefiner...
[02/20 13:57:12     77s]   Assigned high priority to 0 cells.
[02/20 13:57:12     77s]   Performing Single Pass Refine Place.
[02/20 13:57:12     77s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[02/20 13:57:12     77s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1461.7M
[02/20 13:57:12     77s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1461.7M
[02/20 13:57:12     77s] z: 2, totalTracks: 1
[02/20 13:57:12     77s] z: 4, totalTracks: 1
[02/20 13:57:12     77s] z: 6, totalTracks: 1
[02/20 13:57:12     77s] z: 8, totalTracks: 1
[02/20 13:57:12     77s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:12     77s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1461.7M
[02/20 13:57:12     78s] OPERPROF:       Starting CMU at level 4, MEM:1461.7M
[02/20 13:57:12     78s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1461.7M
[02/20 13:57:12     78s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:1461.7M
[02/20 13:57:12     78s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1461.7MB).
[02/20 13:57:12     78s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.076, MEM:1461.7M
[02/20 13:57:12     78s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.076, MEM:1461.7M
[02/20 13:57:12     78s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.10
[02/20 13:57:12     78s] OPERPROF: Starting RefinePlace at level 1, MEM:1461.7M
[02/20 13:57:12     78s] *** Starting refinePlace (0:01:18 mem=1461.7M) ***
[02/20 13:57:12     78s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:12     78s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:12     78s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1461.7M
[02/20 13:57:12     78s] Starting refinePlace ...
[02/20 13:57:12     78s] ** Cut row section cpu time 0:00:00.0.
[02/20 13:57:12     78s]    Spread Effort: high, standalone mode, useDDP on.
[02/20 13:57:12     78s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1461.7MB) @(0:01:18 - 0:01:18).
[02/20 13:57:12     78s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:12     78s] wireLenOptFixPriorityInst 18 inst fixed
[02/20 13:57:12     78s] 
[02/20 13:57:12     78s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:57:12     78s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:12     78s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1461.7MB) @(0:01:18 - 0:01:18).
[02/20 13:57:12     78s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:12     78s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1461.7MB
[02/20 13:57:12     78s] Statistics of distance of Instance movement in refine placement:
[02/20 13:57:12     78s]   maximum (X+Y) =         0.00 um
[02/20 13:57:12     78s]   mean    (X+Y) =         0.00 um
[02/20 13:57:12     78s] Summary Report:
[02/20 13:57:12     78s] Instances move: 0 (out of 28 movable)
[02/20 13:57:12     78s] Instances flipped: 0
[02/20 13:57:12     78s] Mean displacement: 0.00 um
[02/20 13:57:12     78s] Max displacement: 0.00 um 
[02/20 13:57:12     78s] Total instances moved : 0
[02/20 13:57:12     78s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.005, MEM:1461.7M
[02/20 13:57:12     78s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:12     78s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1461.7MB
[02/20 13:57:12     78s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1461.7MB) @(0:01:18 - 0:01:18).
[02/20 13:57:12     78s] *** Finished refinePlace (0:01:18 mem=1461.7M) ***
[02/20 13:57:12     78s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.10
[02/20 13:57:12     78s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.010, MEM:1461.7M
[02/20 13:57:12     78s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1461.7M
[02/20 13:57:12     78s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1461.7M
[02/20 13:57:12     78s]   Moved 0, flipped 0 and cell swapped 0 of 18 clock instance(s) during refinement.
[02/20 13:57:12     78s]   The largest move was 0 microns for .
[02/20 13:57:12     78s]   Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[02/20 13:57:12     78s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[02/20 13:57:12     78s]   Moved 0 and flipped 0 of 18 clock sinks during refinement.
[02/20 13:57:12     78s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[02/20 13:57:12     78s]   Revert refine place priority changes on 0 cells.
[02/20 13:57:12     78s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:57:12     78s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/20 13:57:12     78s]   CCOpt::Phase::Routing...
[02/20 13:57:12     78s]   Clock implementation routing...
[02/20 13:57:12     78s]     Leaving CCOpt scope - Routing Tools...
[02/20 13:57:12     78s] Net route status summary:
[02/20 13:57:12     78s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:12     78s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:12     78s]     Routing using eGR in eGR->NR Step...
[02/20 13:57:12     78s]       Early Global Route - eGR->NR step...
[02/20 13:57:12     78s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/20 13:57:12     78s] (ccopt eGR): Start to route 1 all nets
[02/20 13:57:12     78s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Loading and Dumping File ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Reading DB...
[02/20 13:57:12     78s] (I)       Read data from FE... (mem=1461.7M)
[02/20 13:57:12     78s] (I)       Read nodes and places... (mem=1461.7M)
[02/20 13:57:12     78s] (I)       Done Read nodes and places (cpu=0.000s, mem=1461.7M)
[02/20 13:57:12     78s] (I)       Read nets... (mem=1461.7M)
[02/20 13:57:12     78s] (I)       Done Read nets (cpu=0.000s, mem=1461.7M)
[02/20 13:57:12     78s] (I)       Done Read data from FE (cpu=0.000s, mem=1461.7M)
[02/20 13:57:12     78s] (I)       before initializing RouteDB syMemory usage = 1461.7 MB
[02/20 13:57:12     78s] (I)       Clean congestion better: true
[02/20 13:57:12     78s] (I)       Estimate vias on DPT layer: true
[02/20 13:57:12     78s] (I)       Clean congestion LA rounds: 5
[02/20 13:57:12     78s] (I)       Layer constraints as soft constraints: true
[02/20 13:57:12     78s] (I)       Soft top layer         : true
[02/20 13:57:12     78s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[02/20 13:57:12     78s] (I)       Better NDR handling    : true
[02/20 13:57:12     78s] (I)       Routing cost fix for NDR handling: true
[02/20 13:57:12     78s] (I)       Update initial WL after Phase 1a: true
[02/20 13:57:12     78s] (I)       Block tracks for preroutes: true
[02/20 13:57:12     78s] (I)       Assign IRoute by net group key: true
[02/20 13:57:12     78s] (I)       Block unroutable channels: true
[02/20 13:57:12     78s] (I)       Block unroutable channel fix: true
[02/20 13:57:12     78s] (I)       Block unroutable channels 3D: true
[02/20 13:57:12     78s] (I)       Check blockage within NDR space in TA: true
[02/20 13:57:12     78s] (I)       Handle EOL spacing     : true
[02/20 13:57:12     78s] (I)       Honor MSV route constraint: false
[02/20 13:57:12     78s] (I)       Maximum routing layer  : 127
[02/20 13:57:12     78s] (I)       Minimum routing layer  : 2
[02/20 13:57:12     78s] (I)       Supply scale factor H  : 1.00
[02/20 13:57:12     78s] (I)       Supply scale factor V  : 1.00
[02/20 13:57:12     78s] (I)       Tracks used by clock wire: 0
[02/20 13:57:12     78s] (I)       Reverse direction      : 
[02/20 13:57:12     78s] (I)       Honor partition pin guides: true
[02/20 13:57:12     78s] (I)       Route selected nets only: true
[02/20 13:57:12     78s] (I)       Route secondary PG pins: false
[02/20 13:57:12     78s] (I)       Second PG max fanout   : 2147483647
[02/20 13:57:12     78s] (I)       Refine MST             : true
[02/20 13:57:12     78s] (I)       Honor PRL              : true
[02/20 13:57:12     78s] (I)       Strong congestion aware: true
[02/20 13:57:12     78s] (I)       Improved initial location for IRoutes: true
[02/20 13:57:12     78s] (I)       Multi panel TA         : true
[02/20 13:57:12     78s] (I)       Penalize wire overlap  : true
[02/20 13:57:12     78s] (I)       Expand small instance blockage: true
[02/20 13:57:12     78s] (I)       Reduce via in TA       : true
[02/20 13:57:12     78s] (I)       SS-aware routing       : true
[02/20 13:57:12     78s] (I)       Improve tree edge sharing: true
[02/20 13:57:12     78s] (I)       Improve 2D via estimation: true
[02/20 13:57:12     78s] (I)       Refine Steiner tree    : true
[02/20 13:57:12     78s] (I)       Build spine tree       : true
[02/20 13:57:12     78s] (I)       Model pass through capacity: true
[02/20 13:57:12     78s] (I)       Extend blockages by a half GCell: true
[02/20 13:57:12     78s] (I)       Partial layer blockage modeling: true
[02/20 13:57:12     78s] (I)       Consider pin shapes    : true
[02/20 13:57:12     78s] (I)       Consider pin shapes for all nodes: true
[02/20 13:57:12     78s] (I)       Consider NR APA        : true
[02/20 13:57:12     78s] (I)       Consider IO pin shape  : true
[02/20 13:57:12     78s] (I)       Fix pin connection bug : true
[02/20 13:57:12     78s] (I)       Consider layer RC for local wires: true
[02/20 13:57:12     78s] (I)       LA-aware pin escape length: 2
[02/20 13:57:12     78s] (I)       Split for must join    : true
[02/20 13:57:12     78s] (I)       Route guide main branches file: /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.rgf1VN6Ly.trunk.1
[02/20 13:57:12     78s] (I)       Route guide min downstream WL type: SUBTREE
[02/20 13:57:12     78s] (I)       Routing effort level   : 10000
[02/20 13:57:12     78s] (I)       Special modeling for N7: 0
[02/20 13:57:12     78s] (I)       Special modeling for N6: 0
[02/20 13:57:12     78s] (I)       N3 special modeling    : 0
[02/20 13:57:12     78s] (I)       Special modeling for N5 v6: 0
[02/20 13:57:12     78s] (I)       Special settings for S3: 0
[02/20 13:57:12     78s] (I)       Special settings for S4: 0
[02/20 13:57:12     78s] (I)       Special settings for S5 v2: 0
[02/20 13:57:12     78s] (I)       Special settings for S7: 0
[02/20 13:57:12     78s] (I)       Special settings for S8: 0
[02/20 13:57:12     78s] (I)       Prefer layer length threshold: 8
[02/20 13:57:12     78s] (I)       Overflow penalty cost  : 10
[02/20 13:57:12     78s] (I)       A-star cost            : 0.30
[02/20 13:57:12     78s] (I)       Misalignment cost      : 10.00
[02/20 13:57:12     78s] (I)       Threshold for short IRoute: 6
[02/20 13:57:12     78s] (I)       Via cost during post routing: 1.00
[02/20 13:57:12     78s] (I)       source-to-sink ratio   : 0.30
[02/20 13:57:12     78s] (I)       Scenic ratio bound     : 3.00
[02/20 13:57:12     78s] (I)       Segment layer relax scenic ratio: 1.25
[02/20 13:57:12     78s] (I)       Source-sink aware LA ratio: 0.50
[02/20 13:57:12     78s] (I)       PG-aware similar topology routing: true
[02/20 13:57:12     78s] (I)       Maze routing via cost fix: true
[02/20 13:57:12     78s] (I)       Apply PRL on PG terms  : true
[02/20 13:57:12     78s] (I)       Apply PRL on obs objects: true
[02/20 13:57:12     78s] (I)       Handle range-type spacing rules: true
[02/20 13:57:12     78s] (I)       Apply function for special wires: true
[02/20 13:57:12     78s] (I)       Layer by layer blockage reading: true
[02/20 13:57:12     78s] (I)       Offset calculation fix : true
[02/20 13:57:12     78s] (I)       Parallel spacing query fix: true
[02/20 13:57:12     78s] (I)       Force source to root IR: true
[02/20 13:57:12     78s] (I)       Layer Weights          : L2:4 L3:2.5
[02/20 13:57:12     78s] (I)       Route stripe layer range: 
[02/20 13:57:12     78s] (I)       Honor partition fences : 
[02/20 13:57:12     78s] (I)       Honor partition pin    : 
[02/20 13:57:12     78s] (I)       Honor partition fences with feedthrough: 
[02/20 13:57:12     78s] (I)       Do not relax to DPT layer: true
[02/20 13:57:12     78s] (I)       Pass through capacity modeling: true
[02/20 13:57:12     78s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:57:12     78s] (I)       Use row-based GCell size
[02/20 13:57:12     78s] (I)       Use row-based GCell align
[02/20 13:57:12     78s] (I)       GCell unit size   : 3600
[02/20 13:57:12     78s] (I)       GCell multiplier  : 1
[02/20 13:57:12     78s] (I)       GCell row height  : 3600
[02/20 13:57:12     78s] (I)       Actual row height : 3600
[02/20 13:57:12     78s] (I)       GCell align ref   : 20000 20000
[02/20 13:57:12     78s] [NR-eGR] Track table information for default rule: 
[02/20 13:57:12     78s] [NR-eGR] M1 has no routable track
[02/20 13:57:12     78s] [NR-eGR] M2 has single uniform track structure
[02/20 13:57:12     78s] [NR-eGR] M3 has single uniform track structure
[02/20 13:57:12     78s] [NR-eGR] M4 has single uniform track structure
[02/20 13:57:12     78s] [NR-eGR] M5 has single uniform track structure
[02/20 13:57:12     78s] [NR-eGR] M6 has single uniform track structure
[02/20 13:57:12     78s] [NR-eGR] M7 has single uniform track structure
[02/20 13:57:12     78s] [NR-eGR] M8 has single uniform track structure
[02/20 13:57:12     78s] (I)       ===========================================================================
[02/20 13:57:12     78s] (I)       == Report All Rule Vias ==
[02/20 13:57:12     78s] (I)       ===========================================================================
[02/20 13:57:12     78s] (I)        Via Rule : (Default)
[02/20 13:57:12     78s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:57:12     78s] (I)       ---------------------------------------------------------------------------
[02/20 13:57:12     78s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[02/20 13:57:12     78s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:57:12     78s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:57:12     78s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:57:12     78s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[02/20 13:57:12     78s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[02/20 13:57:12     78s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[02/20 13:57:12     78s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:57:12     78s] (I)       ===========================================================================
[02/20 13:57:12     78s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] [NR-eGR] Read 388 PG shapes
[02/20 13:57:12     78s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:57:12     78s] [NR-eGR] #Instance Blockages : 0
[02/20 13:57:12     78s] [NR-eGR] #PG Blockages       : 388
[02/20 13:57:12     78s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:57:12     78s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:57:12     78s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:57:12     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/20 13:57:12     78s] (I)       readDataFromPlaceDB
[02/20 13:57:12     78s] (I)       Read net information..
[02/20 13:57:12     78s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=46
[02/20 13:57:12     78s] (I)       Read testcase time = 0.000 seconds
[02/20 13:57:12     78s] 
[02/20 13:57:12     78s] [NR-eGR] Connected 0 must-join pins/ports
[02/20 13:57:12     78s] (I)       early_global_route_priority property id does not exist.
[02/20 13:57:12     78s] (I)       Start initializing grid graph
[02/20 13:57:12     78s] (I)       End initializing grid graph
[02/20 13:57:12     78s] (I)       Model blockages into capacity
[02/20 13:57:12     78s] (I)       Read Num Blocks=388  Num Prerouted Wires=0  Num CS=0
[02/20 13:57:12     78s] (I)       Started Modeling ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Modeling Layer 1 ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Modeling Layer 2 ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Layer 1 (V) : #blockages 150 : #preroutes 0
[02/20 13:57:12     78s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Modeling Layer 3 ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Layer 2 (H) : #blockages 180 : #preroutes 0
[02/20 13:57:12     78s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Modeling Layer 4 ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Layer 3 (V) : #blockages 58 : #preroutes 0
[02/20 13:57:12     78s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Modeling Layer 5 ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:12     78s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Modeling Layer 6 ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:12     78s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Modeling Layer 7 ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:12     78s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Modeling Layer 8 ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:12     78s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       -- layer congestion ratio --
[02/20 13:57:12     78s] (I)       Layer 1 : 0.100000
[02/20 13:57:12     78s] (I)       Layer 2 : 0.700000
[02/20 13:57:12     78s] (I)       Layer 3 : 0.700000
[02/20 13:57:12     78s] (I)       Layer 4 : 1.000000
[02/20 13:57:12     78s] (I)       Layer 5 : 1.000000
[02/20 13:57:12     78s] (I)       Layer 6 : 1.000000
[02/20 13:57:12     78s] (I)       Layer 7 : 1.000000
[02/20 13:57:12     78s] (I)       Layer 8 : 1.000000
[02/20 13:57:12     78s] (I)       ----------------------------
[02/20 13:57:12     78s] (I)       Moved 0 terms for better access 
[02/20 13:57:12     78s] (I)       Number of ignored nets = 0
[02/20 13:57:12     78s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/20 13:57:12     78s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:57:12     78s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:57:12     78s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:57:12     78s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:57:12     78s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:57:12     78s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:57:12     78s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:57:12     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:57:12     78s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/20 13:57:12     78s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1461.7 MB
[02/20 13:57:12     78s] (I)       Ndr track 0 does not exist
[02/20 13:57:12     78s] (I)       Ndr track 0 does not exist
[02/20 13:57:12     78s] (I)       Layer1  viaCost=300.00
[02/20 13:57:12     78s] (I)       Layer2  viaCost=100.00
[02/20 13:57:12     78s] (I)       Layer3  viaCost=100.00
[02/20 13:57:12     78s] (I)       Layer4  viaCost=100.00
[02/20 13:57:12     78s] (I)       Layer5  viaCost=100.00
[02/20 13:57:12     78s] (I)       Layer6  viaCost=200.00
[02/20 13:57:12     78s] (I)       Layer7  viaCost=100.00
[02/20 13:57:12     78s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:57:12     78s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:57:12     78s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:57:12     78s] (I)       Site width          :   400  (dbu)
[02/20 13:57:12     78s] (I)       Row height          :  3600  (dbu)
[02/20 13:57:12     78s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:57:12     78s] (I)       GCell width         :  3600  (dbu)
[02/20 13:57:12     78s] (I)       GCell height        :  3600  (dbu)
[02/20 13:57:12     78s] (I)       Grid                :    23    21     8
[02/20 13:57:12     78s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:57:12     78s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:57:12     78s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:57:12     78s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:57:12     78s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:57:12     78s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:12     78s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:12     78s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:57:12     78s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:57:12     78s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:57:12     78s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:57:12     78s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:57:12     78s] (I)       --------------------------------------------------------
[02/20 13:57:12     78s] 
[02/20 13:57:12     78s] [NR-eGR] ============ Routing rule table ============
[02/20 13:57:12     78s] [NR-eGR] Rule id: 0  Nets: 1 
[02/20 13:57:12     78s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[02/20 13:57:12     78s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/20 13:57:12     78s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[02/20 13:57:12     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:12     78s] [NR-eGR] Rule id: 1  Nets: 0 
[02/20 13:57:12     78s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:57:12     78s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:57:12     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:12     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:12     78s] [NR-eGR] ========================================
[02/20 13:57:12     78s] [NR-eGR] 
[02/20 13:57:12     78s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:57:12     78s] (I)       blocked tracks on layer2 : = 2412 / 4284 (56.30%)
[02/20 13:57:12     78s] (I)       blocked tracks on layer3 : = 546 / 4347 (12.56%)
[02/20 13:57:12     78s] (I)       blocked tracks on layer4 : = 1144 / 4284 (26.70%)
[02/20 13:57:12     78s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:57:12     78s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:57:12     78s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:57:12     78s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:57:12     78s] (I)       After initializing earlyGlobalRoute syMemory usage = 1461.7 MB
[02/20 13:57:12     78s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Global Routing ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       ============= Initialization =============
[02/20 13:57:12     78s] (I)       totalPins=19  totalGlobalPin=19 (100.00%)
[02/20 13:57:12     78s] (I)       Started Build MST ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Generate topology with single threads
[02/20 13:57:12     78s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       total 2D Cap : 7069 = (3899 H, 3170 V)
[02/20 13:57:12     78s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/20 13:57:12     78s] (I)       ============  Phase 1a Route ============
[02/20 13:57:12     78s] (I)       Started Phase 1a ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[02/20 13:57:12     78s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Usage: 37 = (20 H, 17 V) = (0.51% H, 0.54% V) = (3.600e+01um H, 3.060e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       ============  Phase 1b Route ============
[02/20 13:57:12     78s] (I)       Started Phase 1b ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Usage: 37 = (20 H, 17 V) = (0.51% H, 0.54% V) = (3.600e+01um H, 3.060e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.17% V. EstWL: 6.660000e+01um
[02/20 13:57:12     78s] (I)       ============  Phase 1c Route ============
[02/20 13:57:12     78s] (I)       Started Phase 1c ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Level2 Grid: 5 x 5
[02/20 13:57:12     78s] (I)       Started Two Level Routing ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Usage: 37 = (20 H, 17 V) = (0.51% H, 0.54% V) = (3.600e+01um H, 3.060e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       ============  Phase 1d Route ============
[02/20 13:57:12     78s] (I)       Started Phase 1d ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Usage: 43 = (27 H, 16 V) = (0.69% H, 0.50% V) = (4.860e+01um H, 2.880e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       ============  Phase 1e Route ============
[02/20 13:57:12     78s] (I)       Started Phase 1e ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Usage: 43 = (27 H, 16 V) = (0.69% H, 0.50% V) = (4.860e+01um H, 2.880e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.740000e+01um
[02/20 13:57:12     78s] [NR-eGR] 
[02/20 13:57:12     78s] (I)       ============  Phase 1f Route ============
[02/20 13:57:12     78s] (I)       Usage: 43 = (27 H, 16 V) = (0.69% H, 0.50% V) = (4.860e+01um H, 2.880e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       ============  Phase 1g Route ============
[02/20 13:57:12     78s] (I)       Started Post Routing ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Usage: 41 = (25 H, 16 V) = (0.64% H, 0.50% V) = (4.500e+01um H, 2.880e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[02/20 13:57:12     78s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[02/20 13:57:12     78s] (I)       Started Build MST ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Generate topology with single threads
[02/20 13:57:12     78s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       total 2D Cap : 15700 = (8246 H, 7454 V)
[02/20 13:57:12     78s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[02/20 13:57:12     78s] (I)       ============  Phase 1a Route ============
[02/20 13:57:12     78s] (I)       Started Phase 1a ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       ============  Phase 1b Route ============
[02/20 13:57:12     78s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.368000e+02um
[02/20 13:57:12     78s] (I)       ============  Phase 1c Route ============
[02/20 13:57:12     78s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       ============  Phase 1d Route ============
[02/20 13:57:12     78s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       ============  Phase 1e Route ============
[02/20 13:57:12     78s] (I)       Started Phase 1e ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.368000e+02um
[02/20 13:57:12     78s] [NR-eGR] 
[02/20 13:57:12     78s] (I)       ============  Phase 1f Route ============
[02/20 13:57:12     78s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       ============  Phase 1g Route ============
[02/20 13:57:12     78s] (I)       Started Post Routing ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Usage: 76 = (44 H, 32 V) = (0.53% H, 0.43% V) = (7.920e+01um H, 5.760e+01um V)
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=35
[02/20 13:57:12     78s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Running layer assignment with 1 threads
[02/20 13:57:12     78s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       
[02/20 13:57:12     78s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:57:12     78s] [NR-eGR]                        OverCon            
[02/20 13:57:12     78s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:57:12     78s] [NR-eGR]       Layer                (1)    OverCon 
[02/20 13:57:12     78s] [NR-eGR] ----------------------------------------------
[02/20 13:57:12     78s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     78s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     78s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     78s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     78s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     78s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     78s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     78s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     78s] [NR-eGR] ----------------------------------------------
[02/20 13:57:12     78s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:57:12     78s] [NR-eGR] 
[02/20 13:57:12     78s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       total 2D Cap : 20224 = (9355 H, 10869 V)
[02/20 13:57:12     78s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:57:12     78s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:57:12     78s] (I)       ============= track Assignment ============
[02/20 13:57:12     78s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Started Greedy Track Assignment ( Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:57:12     78s] (I)       Running track assignment with 1 threads
[02/20 13:57:12     78s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] (I)       Run single-thread track assignment
[02/20 13:57:12     78s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1461.72 MB )
[02/20 13:57:12     78s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:12     78s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[02/20 13:57:12     78s] [NR-eGR]     M2  (2V) length: 1.501000e+02um, number of vias: 131
[02/20 13:57:12     78s] [NR-eGR]     M3  (3H) length: 3.438000e+02um, number of vias: 9
[02/20 13:57:12     78s] [NR-eGR]     M4  (4V) length: 5.800000e+00um, number of vias: 5
[02/20 13:57:12     78s] [NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[02/20 13:57:12     78s] [NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[02/20 13:57:12     78s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:12     78s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:12     78s] [NR-eGR] Total length: 5.199000e+02um, number of vias: 266
[02/20 13:57:12     78s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:12     78s] [NR-eGR] Total eGR-routed clock nets wire length: 6.650000e+01um 
[02/20 13:57:12     78s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:12     78s] [NR-eGR] Report for selected net(s) only.
[02/20 13:57:12     78s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 19
[02/20 13:57:12     78s] [NR-eGR]     M2  (2V) length: 1.770000e+01um, number of vias: 15
[02/20 13:57:12     78s] [NR-eGR]     M3  (3H) length: 2.680000e+01um, number of vias: 5
[02/20 13:57:12     78s] [NR-eGR]     M4  (4V) length: 1.800000e+00um, number of vias: 5
[02/20 13:57:12     78s] [NR-eGR]     M5  (5H) length: 9.400000e+00um, number of vias: 4
[02/20 13:57:12     78s] [NR-eGR]     M6  (6V) length: 1.080000e+01um, number of vias: 0
[02/20 13:57:12     78s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:12     78s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:12     78s] [NR-eGR] Total length: 6.650000e+01um, number of vias: 48
[02/20 13:57:12     78s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:12     78s] [NR-eGR] Total routed clock nets wire length: 6.650000e+01um, number of vias: 48
[02/20 13:57:12     78s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:12     78s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1421.72 MB )
[02/20 13:57:12     78s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.rgf1VN6Ly
[02/20 13:57:12     78s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:57:12     78s]     Routing using eGR in eGR->NR Step done.
[02/20 13:57:12     78s]     Routing using NR in eGR->NR Step...
[02/20 13:57:12     78s] 
[02/20 13:57:12     78s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[02/20 13:57:12     78s]   All net are default rule.
[02/20 13:57:12     78s]   Removed pre-existing routes for 1 nets.
[02/20 13:57:12     78s]   Preferred NanoRoute mode settings: Current
[02/20 13:57:12     78s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/20 13:57:12     78s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[02/20 13:57:12     78s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[02/20 13:57:12     78s]       Clock detailed routing...
[02/20 13:57:12     78s]         NanoRoute...
[02/20 13:57:12     78s] % Begin globalDetailRoute (date=02/20 13:57:12, mem=1081.3M)
[02/20 13:57:12     78s] 
[02/20 13:57:12     78s] globalDetailRoute
[02/20 13:57:12     78s] 
[02/20 13:57:12     78s] #setNanoRouteMode -drouteAutoStop false
[02/20 13:57:12     78s] #setNanoRouteMode -drouteEndIteration 20
[02/20 13:57:12     78s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[02/20 13:57:12     78s] #setNanoRouteMode -routeSelectedNetOnly true
[02/20 13:57:12     78s] #setNanoRouteMode -routeWithEco true
[02/20 13:57:12     78s] #setNanoRouteMode -routeWithSiDriven false
[02/20 13:57:12     78s] #setNanoRouteMode -routeWithTimingDriven false
[02/20 13:57:12     78s] ### Time Record (globalDetailRoute) is installed.
[02/20 13:57:12     78s] #Start globalDetailRoute on Mon Feb 20 13:57:12 2023
[02/20 13:57:12     78s] #
[02/20 13:57:12     78s] ### Time Record (Pre Callback) is installed.
[02/20 13:57:12     78s] ### Time Record (Pre Callback) is uninstalled.
[02/20 13:57:12     78s] ### Time Record (DB Import) is installed.
[02/20 13:57:12     78s] ### Time Record (Timing Data Generation) is installed.
[02/20 13:57:12     78s] ### Time Record (Timing Data Generation) is uninstalled.
[02/20 13:57:12     78s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[02/20 13:57:12     78s] ### Net info: total nets: 49
[02/20 13:57:12     78s] ### Net info: dirty nets: 1
[02/20 13:57:12     78s] ### Net info: marked as disconnected nets: 0
[02/20 13:57:12     78s] #num needed restored net=0
[02/20 13:57:12     78s] #need_extraction net=0 (total=49)
[02/20 13:57:12     78s] ### Net info: fully routed nets: 0
[02/20 13:57:12     78s] ### Net info: trivial (< 2 pins) nets: 2
[02/20 13:57:12     78s] ### Net info: unrouted nets: 47
[02/20 13:57:12     78s] ### Net info: re-extraction nets: 0
[02/20 13:57:12     78s] ### Net info: selected nets: 1
[02/20 13:57:12     78s] ### Net info: ignored nets: 0
[02/20 13:57:12     78s] ### Net info: skip routing nets: 0
[02/20 13:57:12     78s] ### Time Record (DB Import) is uninstalled.
[02/20 13:57:12     78s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[02/20 13:57:12     78s] #RTESIG:78da8d91cb6ac3301045bbee570c4a162ed4b6460f4bde16ba29250da1c956a489e21a6c
[02/20 13:57:12     78s] #       cb5872a07f5fb5ddbab107ede670e672b55a1f9e7740b0cc50a59e2a6510363b4611394d
[02/20 13:57:12     78s] #       29a32ac7d2c4d5fe89dcafd66fdb77e4022ec7c65b483e9c6b1e61f476006f43a8bbeae1
[02/20 13:57:12     78s] #       8f618c427c49dd055bd9619a29398461bca5119a0309ae778dabbe08243e0c7139896a49
[02/20 13:57:12     78s] #       6753955a465d3c1955b61bdb4908292fe77221e712506492fe0c2497c61dc33fa49a6f0b
[02/20 13:57:12     78s] #       05650b20a616405c01c943dbe775d7b9ebe84db06d6f18138530b5edaa22b5279b52958d
[02/20 13:57:12     78s] #       277fceec79341ecf5160b0ddbe7cda3c1baa0b1e36c5eb4cdf289900f29be7669b526b20
[02/20 13:57:12     78s] #       573e23d354ce76ae0bb68059e059f2235add2cfbee1b8e75fb4e
[02/20 13:57:12     78s] #
[02/20 13:57:12     78s] #Skip comparing routing design signature in db-snapshot flow
[02/20 13:57:12     78s] #RTESIG:78da8d913d4fc330108699f91527b7439048e2f347ecac482c0895aa82ae5669dc102989
[02/20 13:57:12     78s] #       abd8a9c4bfc7c0c2509258b7dda3c7a7f75dadf78f3b205866a8524f9532089b1da3889c
[02/20 13:57:12     78s] #       a69451956369e2eaed81dcaed62fdb57e4024e87d65b48de9d6bef61f476006f4368fafa
[02/20 13:57:12     78s] #       ee97618c429ca4e983aded709d293984619cd208cd81047776adab3f09243e0c717915d5
[02/20 13:57:12     78s] #       92ce5e556a1975f1cba8b2fdd85d8590f272ee2ee45c028a4cd2ef07c9a97587f00fa9e6
[02/20 13:57:12     78s] #       d34241d90288a905105740f2d09df3a6efdd65f426d8ee6c181385308dedeb22b5479b52
[02/20 13:57:12     78s] #       958d475f65b61a8dc72a0a0c76dba70f9b67437dc2fda6789ec91b2513407eee994c536a
[02/20 13:57:12     78s] #       0de4c2676485f8239b023595b3e5e8822d6016789654a7d5642b375fc3c70810
[02/20 13:57:12     78s] #
[02/20 13:57:12     78s] ### Time Record (Global Routing) is installed.
[02/20 13:57:12     78s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:57:12     78s] ### Time Record (Data Preparation) is installed.
[02/20 13:57:12     78s] #Start routing data preparation on Mon Feb 20 13:57:12 2023
[02/20 13:57:12     78s] #
[02/20 13:57:12     78s] #Minimum voltage of a net in the design = 0.000.
[02/20 13:57:12     78s] #Maximum voltage of a net in the design = 1.100.
[02/20 13:57:12     78s] #Voltage range [0.000 - 1.100] has 47 nets.
[02/20 13:57:12     78s] #Voltage range [0.900 - 1.100] has 1 net.
[02/20 13:57:12     78s] #Voltage range [0.000 - 0.000] has 1 net.
[02/20 13:57:12     78s] ### Time Record (Cell Pin Access) is installed.
[02/20 13:57:12     78s] #Initial pin access analysis.
[02/20 13:57:12     78s] #Detail pin access analysis.
[02/20 13:57:12     78s] ### Time Record (Cell Pin Access) is uninstalled.
[02/20 13:57:12     78s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[02/20 13:57:12     78s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:57:12     78s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:57:12     78s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:57:12     78s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:57:12     78s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:57:12     78s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:57:12     78s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:57:12     78s] #Regenerating Ggrids automatically.
[02/20 13:57:12     78s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[02/20 13:57:12     78s] #Using automatically generated G-grids.
[02/20 13:57:13     79s] #Done routing data preparation.
[02/20 13:57:13     79s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1089.22 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### Time Record (Data Preparation) is uninstalled.
[02/20 13:57:13     79s] ### Time Record (Special Wire Merging) is installed.
[02/20 13:57:13     79s] #Merging special wires: starts on Mon Feb 20 13:57:13 2023 with memory = 1089.45 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### Time Record (Special Wire Merging) is uninstalled.
[02/20 13:57:13     79s] #reading routing guides ......
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Finished routing data preparation on Mon Feb 20 13:57:13 2023
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Cpu time = 00:00:01
[02/20 13:57:13     79s] #Elapsed time = 00:00:01
[02/20 13:57:13     79s] #Increased memory = 7.11 (MB)
[02/20 13:57:13     79s] #Total memory = 1089.55 (MB)
[02/20 13:57:13     79s] #Peak memory = 1158.34 (MB)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### Time Record (Global Routing) is installed.
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Start global routing on Mon Feb 20 13:57:13 2023
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Start global routing initialization on Mon Feb 20 13:57:13 2023
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Number of eco nets is 0
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Start global routing data preparation on Mon Feb 20 13:57:13 2023
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### build_merged_routing_blockage_rect_list starts on Mon Feb 20 13:57:13 2023 with memory = 1089.61 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] #Start routing resource analysis on Mon Feb 20 13:57:13 2023
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### init_is_bin_blocked starts on Mon Feb 20 13:57:13 2023 with memory = 1089.63 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Feb 20 13:57:13 2023 with memory = 1089.76 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### adjust_flow_cap starts on Mon Feb 20 13:57:13 2023 with memory = 1089.84 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### adjust_partial_route_blockage starts on Mon Feb 20 13:57:13 2023 with memory = 1089.84 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### set_via_blocked starts on Mon Feb 20 13:57:13 2023 with memory = 1089.84 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### copy_flow starts on Mon Feb 20 13:57:13 2023 with memory = 1089.84 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] #Routing resource analysis is done on Mon Feb 20 13:57:13 2023
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### report_flow_cap starts on Mon Feb 20 13:57:13 2023 with memory = 1089.85 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #  Resource Analysis:
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/20 13:57:13     79s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/20 13:57:13     79s] #  --------------------------------------------------------------
[02/20 13:57:13     79s] #  M1             H         120          69         182    27.47%
[02/20 13:57:13     79s] #  M2             V         129          75         182     7.69%
[02/20 13:57:13     79s] #  M3             H         189           0         182     1.65%
[02/20 13:57:13     79s] #  M4             V         148          56         182     5.49%
[02/20 13:57:13     79s] #  M5             H         189           0         182     0.00%
[02/20 13:57:13     79s] #  M6             V         204           0         182     0.00%
[02/20 13:57:13     79s] #  M7             H          47           0         182     0.00%
[02/20 13:57:13     79s] #  M8             V          51           0         182     0.00%
[02/20 13:57:13     79s] #  --------------------------------------------------------------
[02/20 13:57:13     79s] #  Total                   1078      12.53%        1456     5.29%
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #  1 nets (2.04%) with 1 preferred extra spacing.
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### analyze_m2_tracks starts on Mon Feb 20 13:57:13 2023 with memory = 1089.85 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### report_initial_resource starts on Mon Feb 20 13:57:13 2023 with memory = 1089.86 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### mark_pg_pins_accessibility starts on Mon Feb 20 13:57:13 2023 with memory = 1089.86 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### set_net_region starts on Mon Feb 20 13:57:13 2023 with memory = 1089.86 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Global routing data preparation is done on Mon Feb 20 13:57:13 2023
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.87 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### prepare_level starts on Mon Feb 20 13:57:13 2023 with memory = 1089.89 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #Routing guide is on.
[02/20 13:57:13     79s] ### init level 1 starts on Mon Feb 20 13:57:13 2023 with memory = 1089.90 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### Level 1 hgrid = 14 X 13
[02/20 13:57:13     79s] ### prepare_level_flow starts on Mon Feb 20 13:57:13 2023 with memory = 1089.93 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Global routing initialization is done on Mon Feb 20 13:57:13 2023
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.93 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #start global routing iteration 1...
[02/20 13:57:13     79s] ### init_flow_edge starts on Mon Feb 20 13:57:13 2023 with memory = 1089.99 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### routing at level 1 (topmost level) iter 0
[02/20 13:57:13     79s] ### measure_qor starts on Mon Feb 20 13:57:13 2023 with memory = 1091.54 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### measure_congestion starts on Mon Feb 20 13:57:13 2023 with memory = 1091.54 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.55 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #start global routing iteration 2...
[02/20 13:57:13     79s] ### routing at level 1 (topmost level) iter 1
[02/20 13:57:13     79s] ### measure_qor starts on Mon Feb 20 13:57:13 2023 with memory = 1091.63 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### measure_congestion starts on Mon Feb 20 13:57:13 2023 with memory = 1091.63 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.63 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### route_end starts on Mon Feb 20 13:57:13 2023 with memory = 1091.63 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/20 13:57:13     79s] #Total number of selected nets for routing = 1.
[02/20 13:57:13     79s] #Total number of unselected nets (but routable) for routing = 46 (skipped).
[02/20 13:57:13     79s] #Total number of nets in the design = 49.
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #46 skipped nets do not have any wires.
[02/20 13:57:13     79s] #1 routable net has only global wires.
[02/20 13:57:13     79s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Routed net constraints summary:
[02/20 13:57:13     79s] #------------------------------------------------
[02/20 13:57:13     79s] #        Rules   Pref Extra Space   Unconstrained  
[02/20 13:57:13     79s] #------------------------------------------------
[02/20 13:57:13     79s] #      Default                  1               0  
[02/20 13:57:13     79s] #------------------------------------------------
[02/20 13:57:13     79s] #        Total                  1               0  
[02/20 13:57:13     79s] #------------------------------------------------
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Routing constraints summary of the whole design:
[02/20 13:57:13     79s] #------------------------------------------------
[02/20 13:57:13     79s] #        Rules   Pref Extra Space   Unconstrained  
[02/20 13:57:13     79s] #------------------------------------------------
[02/20 13:57:13     79s] #      Default                  1              46  
[02/20 13:57:13     79s] #------------------------------------------------
[02/20 13:57:13     79s] #        Total                  1              46  
[02/20 13:57:13     79s] #------------------------------------------------
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### cal_base_flow starts on Mon Feb 20 13:57:13 2023 with memory = 1091.64 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### init_flow_edge starts on Mon Feb 20 13:57:13 2023 with memory = 1091.64 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### cal_flow starts on Mon Feb 20 13:57:13 2023 with memory = 1091.64 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### report_overcon starts on Mon Feb 20 13:57:13 2023 with memory = 1091.66 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #                 OverCon          
[02/20 13:57:13     79s] #                  #Gcell    %Gcell
[02/20 13:57:13     79s] #     Layer           (1)   OverCon  Flow/Cap
[02/20 13:57:13     79s] #  ----------------------------------------------
[02/20 13:57:13     79s] #  M1            0(0.00%)   (0.00%)     0.36  
[02/20 13:57:13     79s] #  M2            2(1.17%)   (1.17%)     0.31  
[02/20 13:57:13     79s] #  M3            0(0.00%)   (0.00%)     0.14  
[02/20 13:57:13     79s] #  M4            0(0.00%)   (0.00%)     0.00  
[02/20 13:57:13     79s] #  M5            0(0.00%)   (0.00%)     0.00  
[02/20 13:57:13     79s] #  M6            0(0.00%)   (0.00%)     0.00  
[02/20 13:57:13     79s] #  M7            0(0.00%)   (0.00%)     0.00  
[02/20 13:57:13     79s] #  M8            0(0.00%)   (0.00%)     0.00  
[02/20 13:57:13     79s] #  ----------------------------------------------
[02/20 13:57:13     79s] #     Total      2(0.14%)   (0.14%)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/20 13:57:13     79s] #  Overflow after GR: 0.00% H + 0.14% V
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### cal_base_flow starts on Mon Feb 20 13:57:13 2023 with memory = 1091.67 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### init_flow_edge starts on Mon Feb 20 13:57:13 2023 with memory = 1091.67 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### cal_flow starts on Mon Feb 20 13:57:13 2023 with memory = 1091.67 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### export_cong_map starts on Mon Feb 20 13:57:13 2023 with memory = 1091.67 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### PDZT_Export::export_cong_map starts on Mon Feb 20 13:57:13 2023 with memory = 1091.67 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### import_cong_map starts on Mon Feb 20 13:57:13 2023 with memory = 1091.68 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### update starts on Mon Feb 20 13:57:13 2023 with memory = 1091.68 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #Complete Global Routing.
[02/20 13:57:13     79s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:57:13     79s] #Total wire length = 57 um.
[02/20 13:57:13     79s] #Total half perimeter of net bounding box = 45 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M1 = 0 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M2 = 12 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M3 = 24 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M4 = 0 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M5 = 9 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M6 = 12 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:57:13     79s] #Total number of vias = 43
[02/20 13:57:13     79s] #Up-Via Summary (total 43):
[02/20 13:57:13     79s] #           
[02/20 13:57:13     79s] #-----------------------
[02/20 13:57:13     79s] # M1                 19
[02/20 13:57:13     79s] # M2                 10
[02/20 13:57:13     79s] # M3                  5
[02/20 13:57:13     79s] # M4                  5
[02/20 13:57:13     79s] # M5                  4
[02/20 13:57:13     79s] #-----------------------
[02/20 13:57:13     79s] #                    43 
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Total number of involved priority nets 1
[02/20 13:57:13     79s] #Maximum src to sink distance for priority net 40.8
[02/20 13:57:13     79s] #Average of max src_to_sink distance for priority net 40.8
[02/20 13:57:13     79s] #Average of ave src_to_sink distance for priority net 28.2
[02/20 13:57:13     79s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### report_overcon starts on Mon Feb 20 13:57:13 2023 with memory = 1092.12 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### report_overcon starts on Mon Feb 20 13:57:13 2023 with memory = 1092.12 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #Max overcon = 1 tracks.
[02/20 13:57:13     79s] #Total overcon = 0.14%.
[02/20 13:57:13     79s] #Worst layer Gcell overcon rate = 0.00%.
[02/20 13:57:13     79s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Global routing statistics:
[02/20 13:57:13     79s] #Cpu time = 00:00:00
[02/20 13:57:13     79s] #Elapsed time = 00:00:00
[02/20 13:57:13     79s] #Increased memory = 2.57 (MB)
[02/20 13:57:13     79s] #Total memory = 1092.12 (MB)
[02/20 13:57:13     79s] #Peak memory = 1158.34 (MB)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Finished global routing on Mon Feb 20 13:57:13 2023
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:57:13     79s] ### Time Record (Track Assignment) is installed.
[02/20 13:57:13     79s] #reading routing guides ......
[02/20 13:57:13     79s] ### Time Record (Track Assignment) is uninstalled.
[02/20 13:57:13     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.71 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] ### Time Record (Track Assignment) is installed.
[02/20 13:57:13     79s] #Start Track Assignment.
[02/20 13:57:13     79s] #Done with 5 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
[02/20 13:57:13     79s] #Done with 5 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
[02/20 13:57:13     79s] #Complete Track Assignment.
[02/20 13:57:13     79s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:57:13     79s] #Total wire length = 66 um.
[02/20 13:57:13     79s] #Total half perimeter of net bounding box = 45 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M1 = 5 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M2 = 15 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M3 = 26 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M4 = 0 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M5 = 9 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M6 = 11 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:57:13     79s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:57:13     79s] #Total number of vias = 43
[02/20 13:57:13     79s] #Up-Via Summary (total 43):
[02/20 13:57:13     79s] #           
[02/20 13:57:13     79s] #-----------------------
[02/20 13:57:13     79s] # M1                 19
[02/20 13:57:13     79s] # M2                 10
[02/20 13:57:13     79s] # M3                  5
[02/20 13:57:13     79s] # M4                  5
[02/20 13:57:13     79s] # M5                  4
[02/20 13:57:13     79s] #-----------------------
[02/20 13:57:13     79s] #                    43 
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] ### Time Record (Track Assignment) is uninstalled.
[02/20 13:57:13     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.10 (MB), peak = 1158.34 (MB)
[02/20 13:57:13     79s] #
[02/20 13:57:13     79s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/20 13:57:13     79s] #Cpu time = 00:00:01
[02/20 13:57:13     79s] #Elapsed time = 00:00:01
[02/20 13:57:13     79s] #Increased memory = 10.05 (MB)
[02/20 13:57:13     79s] #Total memory = 1092.34 (MB)
[02/20 13:57:13     79s] #Peak memory = 1158.34 (MB)
[02/20 13:57:13     79s] ### Time Record (Detail Routing) is installed.
[02/20 13:57:13     79s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:57:14     79s] #
[02/20 13:57:14     79s] #Start Detail Routing..
[02/20 13:57:14     79s] #start initial detail routing ...
[02/20 13:57:14     79s] ### Design has 0 dirty nets
[02/20 13:57:14     79s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[02/20 13:57:14     79s] #   number of violations = 0
[02/20 13:57:14     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1137.50 (MB), peak = 1158.34 (MB)
[02/20 13:57:14     79s] #Complete Detail Routing.
[02/20 13:57:14     79s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:57:14     79s] #Total wire length = 78 um.
[02/20 13:57:14     79s] #Total half perimeter of net bounding box = 45 um.
[02/20 13:57:14     79s] #Total wire length on LAYER M1 = 1 um.
[02/20 13:57:14     79s] #Total wire length on LAYER M2 = 1 um.
[02/20 13:57:14     79s] #Total wire length on LAYER M3 = 34 um.
[02/20 13:57:14     79s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:57:14     79s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:57:14     79s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:57:14     79s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:57:14     79s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:57:14     79s] #Total number of vias = 59
[02/20 13:57:14     79s] #Up-Via Summary (total 59):
[02/20 13:57:14     79s] #           
[02/20 13:57:14     79s] #-----------------------
[02/20 13:57:14     79s] # M1                 19
[02/20 13:57:14     79s] # M2                 19
[02/20 13:57:14     79s] # M3                 16
[02/20 13:57:14     79s] # M4                  3
[02/20 13:57:14     79s] # M5                  2
[02/20 13:57:14     79s] #-----------------------
[02/20 13:57:14     79s] #                    59 
[02/20 13:57:14     79s] #
[02/20 13:57:14     79s] #Total number of DRC violations = 0
[02/20 13:57:14     79s] ### Time Record (Detail Routing) is uninstalled.
[02/20 13:57:14     79s] #Cpu time = 00:00:01
[02/20 13:57:14     79s] #Elapsed time = 00:00:01
[02/20 13:57:14     79s] #Increased memory = 3.39 (MB)
[02/20 13:57:14     79s] #Total memory = 1095.74 (MB)
[02/20 13:57:14     79s] #Peak memory = 1158.34 (MB)
[02/20 13:57:14     79s] #detailRoute Statistics:
[02/20 13:57:14     79s] #Cpu time = 00:00:01
[02/20 13:57:14     79s] #Elapsed time = 00:00:01
[02/20 13:57:14     79s] #Increased memory = 3.39 (MB)
[02/20 13:57:14     79s] #Total memory = 1095.74 (MB)
[02/20 13:57:14     79s] #Peak memory = 1158.34 (MB)
[02/20 13:57:14     79s] #Skip updating routing design signature in db-snapshot flow
[02/20 13:57:14     79s] ### Time Record (DB Export) is installed.
[02/20 13:57:14     79s] Extracting standard cell pins and blockage ...... 
[02/20 13:57:14     79s] Pin and blockage extraction finished
[02/20 13:57:14     79s] ### Time Record (DB Export) is uninstalled.
[02/20 13:57:14     79s] ### Time Record (Post Callback) is installed.
[02/20 13:57:14     79s] ### Time Record (Post Callback) is uninstalled.
[02/20 13:57:14     79s] #
[02/20 13:57:14     79s] #globalDetailRoute statistics:
[02/20 13:57:14     79s] #Cpu time = 00:00:02
[02/20 13:57:14     79s] #Elapsed time = 00:00:02
[02/20 13:57:14     79s] #Increased memory = 23.84 (MB)
[02/20 13:57:14     79s] #Total memory = 1105.21 (MB)
[02/20 13:57:14     79s] #Peak memory = 1158.34 (MB)
[02/20 13:57:14     79s] #Number of warnings = 1
[02/20 13:57:14     79s] #Total number of warnings = 4
[02/20 13:57:14     79s] #Number of fails = 0
[02/20 13:57:14     79s] #Total number of fails = 0
[02/20 13:57:14     79s] #Complete globalDetailRoute on Mon Feb 20 13:57:14 2023
[02/20 13:57:14     79s] #
[02/20 13:57:14     79s] ### Time Record (globalDetailRoute) is uninstalled.
[02/20 13:57:14     79s] ### 
[02/20 13:57:14     79s] ###   Scalability Statistics
[02/20 13:57:14     79s] ### 
[02/20 13:57:14     79s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:57:14     79s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/20 13:57:14     79s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:57:14     79s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/20 13:57:14     79s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/20 13:57:14     79s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/20 13:57:14     79s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/20 13:57:14     79s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/20 13:57:14     79s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/20 13:57:14     79s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[02/20 13:57:14     79s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/20 13:57:14     79s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/20 13:57:14     79s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/20 13:57:14     79s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[02/20 13:57:14     79s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[02/20 13:57:14     79s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:57:14     79s] ### 
[02/20 13:57:14     79s] % End globalDetailRoute (date=02/20 13:57:14, total cpu=0:00:01.8, real=0:00:02.0, peak res=1104.7M, current mem=1104.7M)
[02/20 13:57:14     79s]         NanoRoute done. (took cpu=0:00:01.8 real=0:00:01.8)
[02/20 13:57:14     79s]       Clock detailed routing done.
[02/20 13:57:14     79s] Checking guided vs. routed lengths for 1 nets...
[02/20 13:57:14     79s] 
[02/20 13:57:14     79s]       
[02/20 13:57:14     79s]       Guided max path lengths
[02/20 13:57:14     79s]       =======================
[02/20 13:57:14     79s]       
[02/20 13:57:14     79s]       ---------------------------------------
[02/20 13:57:14     79s]       From (um)    To (um)    Number of paths
[02/20 13:57:14     79s]       ---------------------------------------
[02/20 13:57:14     79s]        40.000      45.000            1
[02/20 13:57:14     79s]       ---------------------------------------
[02/20 13:57:14     79s]       
[02/20 13:57:14     79s]       Deviation of routing from guided max path lengths
[02/20 13:57:14     79s]       =================================================
[02/20 13:57:14     79s]       
[02/20 13:57:14     79s]       -------------------------------------
[02/20 13:57:14     79s]       From (%)    To (%)    Number of paths
[02/20 13:57:14     79s]       -------------------------------------
[02/20 13:57:14     79s]       below       0.000            1
[02/20 13:57:14     79s]        0.000      1.000            0
[02/20 13:57:14     79s]       -------------------------------------
[02/20 13:57:14     79s]       
[02/20 13:57:14     79s] 
[02/20 13:57:14     79s]     Top 1 notable deviations of routed length from guided length
[02/20 13:57:14     79s]     =============================================================
[02/20 13:57:14     79s] 
[02/20 13:57:14     79s]     Net clk (19 terminals)
[02/20 13:57:14     79s]     Guided length:  max path =    40.900um, total =    75.700um
[02/20 13:57:14     79s]     Routed length:  max path =    40.600um, total =    90.050um
[02/20 13:57:14     79s]     Deviation:      max path =    -0.733%,  total =    18.956%
[02/20 13:57:14     79s] 
[02/20 13:57:14     79s] Set FIXED routing status on 1 net(s)
[02/20 13:57:14     79s]       Route Remaining Unrouted Nets...
[02/20 13:57:14     79s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[02/20 13:57:14     79s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1437.4M
[02/20 13:57:14     79s] All LLGs are deleted
[02/20 13:57:14     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1437.4M
[02/20 13:57:14     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1437.4M
[02/20 13:57:14     79s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1437.4M
[02/20 13:57:14     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=1437.4M
[02/20 13:57:14     79s] LayerId::1 widthSet size::4
[02/20 13:57:14     79s] LayerId::2 widthSet size::4
[02/20 13:57:14     79s] LayerId::3 widthSet size::4
[02/20 13:57:14     79s] LayerId::4 widthSet size::4
[02/20 13:57:14     79s] LayerId::5 widthSet size::4
[02/20 13:57:14     79s] LayerId::6 widthSet size::4
[02/20 13:57:14     79s] LayerId::7 widthSet size::4
[02/20 13:57:14     79s] LayerId::8 widthSet size::4
[02/20 13:57:14     79s] Updating RC grid for preRoute extraction ...
[02/20 13:57:14     79s] Initializing multi-corner capacitance tables ... 
[02/20 13:57:14     80s] Initializing multi-corner resistance tables ...
[02/20 13:57:14     80s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.807200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[02/20 13:57:14     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=1437.4M
[02/20 13:57:14     80s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Loading and Dumping File ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Reading DB...
[02/20 13:57:14     80s] (I)       Read data from FE... (mem=1437.4M)
[02/20 13:57:14     80s] (I)       Read nodes and places... (mem=1437.4M)
[02/20 13:57:14     80s] (I)       Done Read nodes and places (cpu=0.000s, mem=1437.4M)
[02/20 13:57:14     80s] (I)       Read nets... (mem=1437.4M)
[02/20 13:57:14     80s] (I)       Done Read nets (cpu=0.000s, mem=1437.4M)
[02/20 13:57:14     80s] (I)       Done Read data from FE (cpu=0.000s, mem=1437.4M)
[02/20 13:57:14     80s] (I)       before initializing RouteDB syMemory usage = 1437.4 MB
[02/20 13:57:14     80s] (I)       Honor MSV route constraint: false
[02/20 13:57:14     80s] (I)       Maximum routing layer  : 127
[02/20 13:57:14     80s] (I)       Minimum routing layer  : 2
[02/20 13:57:14     80s] (I)       Supply scale factor H  : 1.00
[02/20 13:57:14     80s] (I)       Supply scale factor V  : 1.00
[02/20 13:57:14     80s] (I)       Tracks used by clock wire: 0
[02/20 13:57:14     80s] (I)       Reverse direction      : 
[02/20 13:57:14     80s] (I)       Honor partition pin guides: true
[02/20 13:57:14     80s] (I)       Route selected nets only: false
[02/20 13:57:14     80s] (I)       Route secondary PG pins: false
[02/20 13:57:14     80s] (I)       Second PG max fanout   : 2147483647
[02/20 13:57:14     80s] (I)       Apply function for special wires: true
[02/20 13:57:14     80s] (I)       Layer by layer blockage reading: true
[02/20 13:57:14     80s] (I)       Offset calculation fix : true
[02/20 13:57:14     80s] (I)       Route stripe layer range: 
[02/20 13:57:14     80s] (I)       Honor partition fences : 
[02/20 13:57:14     80s] (I)       Honor partition pin    : 
[02/20 13:57:14     80s] (I)       Honor partition fences with feedthrough: 
[02/20 13:57:14     80s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:57:14     80s] (I)       Use row-based GCell size
[02/20 13:57:14     80s] (I)       Use row-based GCell align
[02/20 13:57:14     80s] (I)       GCell unit size   : 3600
[02/20 13:57:14     80s] (I)       GCell multiplier  : 1
[02/20 13:57:14     80s] (I)       GCell row height  : 3600
[02/20 13:57:14     80s] (I)       Actual row height : 3600
[02/20 13:57:14     80s] (I)       GCell align ref   : 20000 20000
[02/20 13:57:14     80s] [NR-eGR] Track table information for default rule: 
[02/20 13:57:14     80s] [NR-eGR] M1 has no routable track
[02/20 13:57:14     80s] [NR-eGR] M2 has single uniform track structure
[02/20 13:57:14     80s] [NR-eGR] M3 has single uniform track structure
[02/20 13:57:14     80s] [NR-eGR] M4 has single uniform track structure
[02/20 13:57:14     80s] [NR-eGR] M5 has single uniform track structure
[02/20 13:57:14     80s] [NR-eGR] M6 has single uniform track structure
[02/20 13:57:14     80s] [NR-eGR] M7 has single uniform track structure
[02/20 13:57:14     80s] [NR-eGR] M8 has single uniform track structure
[02/20 13:57:14     80s] (I)       ===========================================================================
[02/20 13:57:14     80s] (I)       == Report All Rule Vias ==
[02/20 13:57:14     80s] (I)       ===========================================================================
[02/20 13:57:14     80s] (I)        Via Rule : (Default)
[02/20 13:57:14     80s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:57:14     80s] (I)       ---------------------------------------------------------------------------
[02/20 13:57:14     80s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[02/20 13:57:14     80s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:57:14     80s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:57:14     80s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:57:14     80s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[02/20 13:57:14     80s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[02/20 13:57:14     80s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[02/20 13:57:14     80s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:57:14     80s] (I)       ===========================================================================
[02/20 13:57:14     80s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] [NR-eGR] Read 188 PG shapes
[02/20 13:57:14     80s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:57:14     80s] [NR-eGR] #Instance Blockages : 0
[02/20 13:57:14     80s] [NR-eGR] #PG Blockages       : 188
[02/20 13:57:14     80s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:57:14     80s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:57:14     80s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:57:14     80s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 62
[02/20 13:57:14     80s] (I)       readDataFromPlaceDB
[02/20 13:57:14     80s] (I)       Read net information..
[02/20 13:57:14     80s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=1
[02/20 13:57:14     80s] (I)       Read testcase time = 0.000 seconds
[02/20 13:57:14     80s] 
[02/20 13:57:14     80s] (I)       early_global_route_priority property id does not exist.
[02/20 13:57:14     80s] (I)       Start initializing grid graph
[02/20 13:57:14     80s] (I)       End initializing grid graph
[02/20 13:57:14     80s] (I)       Model blockages into capacity
[02/20 13:57:14     80s] (I)       Read Num Blocks=188  Num Prerouted Wires=62  Num CS=0
[02/20 13:57:14     80s] (I)       Started Modeling ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Modeling Layer 1 ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Modeling Layer 2 ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 21
[02/20 13:57:14     80s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Modeling Layer 3 ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 28
[02/20 13:57:14     80s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Modeling Layer 4 ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 9
[02/20 13:57:14     80s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Modeling Layer 5 ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 3
[02/20 13:57:14     80s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Modeling Layer 6 ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 1
[02/20 13:57:14     80s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Modeling Layer 7 ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:14     80s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Modeling Layer 8 ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:14     80s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       -- layer congestion ratio --
[02/20 13:57:14     80s] (I)       Layer 1 : 0.100000
[02/20 13:57:14     80s] (I)       Layer 2 : 0.700000
[02/20 13:57:14     80s] (I)       Layer 3 : 0.700000
[02/20 13:57:14     80s] (I)       Layer 4 : 0.700000
[02/20 13:57:14     80s] (I)       Layer 5 : 0.700000
[02/20 13:57:14     80s] (I)       Layer 6 : 0.700000
[02/20 13:57:14     80s] (I)       Layer 7 : 0.700000
[02/20 13:57:14     80s] (I)       Layer 8 : 0.700000
[02/20 13:57:14     80s] (I)       ----------------------------
[02/20 13:57:14     80s] (I)       Number of ignored nets = 1
[02/20 13:57:14     80s] (I)       Number of fixed nets = 1.  Ignored: Yes
[02/20 13:57:14     80s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:57:14     80s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:57:14     80s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:57:14     80s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:57:14     80s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:57:14     80s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:57:14     80s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:57:14     80s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:57:14     80s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1437.4 MB
[02/20 13:57:14     80s] (I)       Ndr track 0 does not exist
[02/20 13:57:14     80s] (I)       Ndr track 0 does not exist
[02/20 13:57:14     80s] (I)       Layer1  viaCost=300.00
[02/20 13:57:14     80s] (I)       Layer2  viaCost=100.00
[02/20 13:57:14     80s] (I)       Layer3  viaCost=100.00
[02/20 13:57:14     80s] (I)       Layer4  viaCost=100.00
[02/20 13:57:14     80s] (I)       Layer5  viaCost=100.00
[02/20 13:57:14     80s] (I)       Layer6  viaCost=200.00
[02/20 13:57:14     80s] (I)       Layer7  viaCost=100.00
[02/20 13:57:14     80s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:57:14     80s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:57:14     80s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:57:14     80s] (I)       Site width          :   400  (dbu)
[02/20 13:57:14     80s] (I)       Row height          :  3600  (dbu)
[02/20 13:57:14     80s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:57:14     80s] (I)       GCell width         :  3600  (dbu)
[02/20 13:57:14     80s] (I)       GCell height        :  3600  (dbu)
[02/20 13:57:14     80s] (I)       Grid                :    23    21     8
[02/20 13:57:14     80s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:57:14     80s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:57:14     80s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:57:14     80s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:57:14     80s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:57:14     80s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:14     80s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:14     80s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:57:14     80s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:57:14     80s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:57:14     80s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:57:14     80s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:57:14     80s] (I)       --------------------------------------------------------
[02/20 13:57:14     80s] 
[02/20 13:57:14     80s] [NR-eGR] ============ Routing rule table ============
[02/20 13:57:14     80s] [NR-eGR] Rule id: 0  Nets: 0 
[02/20 13:57:14     80s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[02/20 13:57:14     80s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/20 13:57:14     80s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[02/20 13:57:14     80s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:14     80s] [NR-eGR] Rule id: 1  Nets: 46 
[02/20 13:57:14     80s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:57:14     80s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:57:14     80s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:14     80s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:14     80s] [NR-eGR] ========================================
[02/20 13:57:14     80s] [NR-eGR] 
[02/20 13:57:14     80s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:57:14     80s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:57:14     80s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:57:14     80s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:57:14     80s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:57:14     80s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:57:14     80s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:57:14     80s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:57:14     80s] (I)       After initializing earlyGlobalRoute syMemory usage = 1437.4 MB
[02/20 13:57:14     80s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Global Routing ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       ============= Initialization =============
[02/20 13:57:14     80s] (I)       totalPins=98  totalGlobalPin=98 (100.00%)
[02/20 13:57:14     80s] (I)       Started Build MST ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Generate topology with single threads
[02/20 13:57:14     80s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:57:14     80s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 8]
[02/20 13:57:14     80s] (I)       ============  Phase 1a Route ============
[02/20 13:57:14     80s] (I)       Started Phase 1a ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:14     80s] (I)       
[02/20 13:57:14     80s] (I)       ============  Phase 1b Route ============
[02/20 13:57:14     80s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:14     80s] (I)       
[02/20 13:57:14     80s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[02/20 13:57:14     80s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:57:14     80s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:57:14     80s] (I)       ============  Phase 1c Route ============
[02/20 13:57:14     80s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:14     80s] (I)       
[02/20 13:57:14     80s] (I)       ============  Phase 1d Route ============
[02/20 13:57:14     80s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:14     80s] (I)       
[02/20 13:57:14     80s] (I)       ============  Phase 1e Route ============
[02/20 13:57:14     80s] (I)       Started Phase 1e ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:14     80s] (I)       
[02/20 13:57:14     80s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[02/20 13:57:14     80s] [NR-eGR] 
[02/20 13:57:14     80s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Running layer assignment with 1 threads
[02/20 13:57:14     80s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       ============  Phase 1l Route ============
[02/20 13:57:14     80s] (I)       
[02/20 13:57:14     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:57:14     80s] [NR-eGR]                        OverCon            
[02/20 13:57:14     80s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:57:14     80s] [NR-eGR]       Layer                (0)    OverCon 
[02/20 13:57:14     80s] [NR-eGR] ----------------------------------------------
[02/20 13:57:14     80s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:14     80s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:14     80s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:14     80s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:14     80s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:14     80s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:14     80s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:14     80s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:14     80s] [NR-eGR] ----------------------------------------------
[02/20 13:57:14     80s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:57:14     80s] [NR-eGR] 
[02/20 13:57:14     80s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:57:14     80s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:57:14     80s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:57:14     80s] (I)       ============= track Assignment ============
[02/20 13:57:14     80s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Started Greedy Track Assignment ( Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:57:14     80s] (I)       Running track assignment with 1 threads
[02/20 13:57:14     80s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] (I)       Run Multi-thread track assignment
[02/20 13:57:14     80s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:14     80s] [NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 117
[02/20 13:57:14     80s] [NR-eGR]     M2  (2V) length: 1.334000e+02um, number of vias: 133
[02/20 13:57:14     80s] [NR-eGR]     M3  (3H) length: 3.512500e+02um, number of vias: 20
[02/20 13:57:14     80s] [NR-eGR]     M4  (4V) length: 2.720000e+01um, number of vias: 3
[02/20 13:57:14     80s] [NR-eGR]     M5  (5H) length: 1.140000e+01um, number of vias: 2
[02/20 13:57:14     80s] [NR-eGR]     M6  (6V) length: 8.600000e+00um, number of vias: 0
[02/20 13:57:14     80s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:14     80s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:14     80s] [NR-eGR] Total length: 5.320500e+02um, number of vias: 275
[02/20 13:57:14     80s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:14     80s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[02/20 13:57:14     80s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:14     80s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1437.37 MB )
[02/20 13:57:14     80s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/20 13:57:14     80s]     Routing using NR in eGR->NR Step done.
[02/20 13:57:14     80s] Net route status summary:
[02/20 13:57:14     80s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:14     80s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:14     80s] 
[02/20 13:57:14     80s] CCOPT: Done with clock implementation routing.
[02/20 13:57:14     80s] 
[02/20 13:57:14     80s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.1 real=0:00:02.1)
[02/20 13:57:14     80s]   Clock implementation routing done.
[02/20 13:57:14     80s]   Leaving CCOpt scope - extractRC...
[02/20 13:57:14     80s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/20 13:57:14     80s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'preRoute' .
[02/20 13:57:14     80s] PreRoute RC Extraction called for design add.
[02/20 13:57:14     80s] RC Extraction called in multi-corner(2) mode.
[02/20 13:57:14     80s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:57:14     80s] RCMode: PreRoute
[02/20 13:57:14     80s]       RC Corner Indexes            0       1   
[02/20 13:57:14     80s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:57:14     80s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:14     80s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:14     80s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:14     80s] Shrink Factor                : 1.00000
[02/20 13:57:14     80s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/20 13:57:14     80s] Using capacitance table file ...
[02/20 13:57:14     80s] LayerId::1 widthSet size::4
[02/20 13:57:14     80s] LayerId::2 widthSet size::4
[02/20 13:57:14     80s] LayerId::3 widthSet size::4
[02/20 13:57:14     80s] LayerId::4 widthSet size::4
[02/20 13:57:14     80s] LayerId::5 widthSet size::4
[02/20 13:57:14     80s] LayerId::6 widthSet size::4
[02/20 13:57:14     80s] LayerId::7 widthSet size::4
[02/20 13:57:14     80s] LayerId::8 widthSet size::4
[02/20 13:57:14     80s] Updating RC grid for preRoute extraction ...
[02/20 13:57:14     80s] Initializing multi-corner capacitance tables ... 
[02/20 13:57:14     80s] Initializing multi-corner resistance tables ...
[02/20 13:57:14     80s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.008814 ; aWlH: 0.000000 ; Pmax: 0.807200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[02/20 13:57:14     80s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1437.367M)
[02/20 13:57:14     80s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/20 13:57:14     80s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/20 13:57:14     80s]   Clock tree timing engine global stage delay update for WC:setup.late...
[02/20 13:57:14     80s] End AAE Lib Interpolated Model. (MEM=1437.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:14     80s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s]   Clock DAG stats after routing clock trees:
[02/20 13:57:14     80s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:14     80s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:14     80s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:14     80s]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:14     80s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:14     80s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:57:14     80s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:14     80s]   Clock DAG net violations after routing clock trees: none
[02/20 13:57:14     80s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/20 13:57:14     80s]     Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:14     80s]   Primary reporting skew groups after routing clock trees:
[02/20 13:57:14     80s]     skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]         min path sink: y_q_reg_0_/CP
[02/20 13:57:14     80s]         max path sink: out_reg_1_/CP
[02/20 13:57:14     80s]   Skew group summary after routing clock trees:
[02/20 13:57:14     80s]     skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]   CCOpt::Phase::Routing done. (took cpu=0:00:02.3 real=0:00:02.3)
[02/20 13:57:14     80s]   CCOpt::Phase::PostConditioning...
[02/20 13:57:14     80s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[02/20 13:57:14     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1485.1M
[02/20 13:57:14     80s] z: 2, totalTracks: 1
[02/20 13:57:14     80s] z: 4, totalTracks: 1
[02/20 13:57:14     80s] z: 6, totalTracks: 1
[02/20 13:57:14     80s] z: 8, totalTracks: 1
[02/20 13:57:14     80s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:14     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1485.1M
[02/20 13:57:14     80s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1485.1M
[02/20 13:57:14     80s] Core basic site is core
[02/20 13:57:14     80s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:57:14     80s] SiteArray: use 12,288 bytes
[02/20 13:57:14     80s] SiteArray: current memory after site array memory allocation 1485.1M
[02/20 13:57:14     80s] SiteArray: FP blocked sites are writable
[02/20 13:57:14     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:57:14     80s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1485.1M
[02/20 13:57:14     80s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:57:14     80s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1485.1M
[02/20 13:57:14     80s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.072, MEM:1485.1M
[02/20 13:57:14     80s] OPERPROF:     Starting CMU at level 3, MEM:1485.1M
[02/20 13:57:14     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1485.1M
[02/20 13:57:14     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.073, MEM:1485.1M
[02/20 13:57:14     80s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1485.1MB).
[02/20 13:57:14     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.086, MEM:1485.1M
[02/20 13:57:14     80s]   Removing CTS place status from clock tree and sinks.
[02/20 13:57:14     80s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/20 13:57:14     80s]   Switching to inst based legalization.
[02/20 13:57:14     80s]   PostConditioning...
[02/20 13:57:14     80s]     PostConditioning active optimizations:
[02/20 13:57:14     80s]      - DRV fixing with cell sizing and buffering
[02/20 13:57:14     80s]      - Skew fixing with cell sizing
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Currently running CTS, using active skew data
[02/20 13:57:14     80s]     Reset bufferability constraints...
[02/20 13:57:14     80s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/20 13:57:14     80s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s]     Upsizing to fix DRVs...
[02/20 13:57:14     80s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:57:14     80s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     PRO Statistics: Fix DRVs (initial upsizing):
[02/20 13:57:14     80s]     ============================================
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Cell changes by Net Type:
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     top                0            0           0            0                    0                0
[02/20 13:57:14     80s]     trunk              0            0           0            0                    0                0
[02/20 13:57:14     80s]     leaf               0            0           0            0                    0                0
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     Total              0            0           0            0                    0                0
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/20 13:57:14     80s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[02/20 13:57:14     80s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:14     80s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:14     80s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:14     80s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:14     80s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:14     80s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:57:14     80s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:14     80s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[02/20 13:57:14     80s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[02/20 13:57:14     80s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:14     80s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[02/20 13:57:14     80s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:14     80s]           max path sink: out_reg_1_/CP
[02/20 13:57:14     80s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[02/20 13:57:14     80s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s]     Recomputing CTS skew targets...
[02/20 13:57:14     80s]     Resolving skew group constraints...
[02/20 13:57:14     80s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/20 13:57:14     80s]     Resolving skew group constraints done.
[02/20 13:57:14     80s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s]     Fixing DRVs...
[02/20 13:57:14     80s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:57:14     80s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     PRO Statistics: Fix DRVs (cell sizing):
[02/20 13:57:14     80s]     =======================================
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Cell changes by Net Type:
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     top                0            0           0            0                    0                0
[02/20 13:57:14     80s]     trunk              0            0           0            0                    0                0
[02/20 13:57:14     80s]     leaf               0            0           0            0                    0                0
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     Total              0            0           0            0                    0                0
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/20 13:57:14     80s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Clock DAG stats PostConditioning after DRV fixing:
[02/20 13:57:14     80s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:14     80s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:14     80s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:14     80s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:14     80s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:14     80s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:57:14     80s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:14     80s]     Clock DAG net violations PostConditioning after DRV fixing: none
[02/20 13:57:14     80s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[02/20 13:57:14     80s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:14     80s]     Primary reporting skew groups PostConditioning after DRV fixing:
[02/20 13:57:14     80s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:14     80s]           max path sink: out_reg_1_/CP
[02/20 13:57:14     80s]     Skew group summary PostConditioning after DRV fixing:
[02/20 13:57:14     80s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s]     Buffering to fix DRVs...
[02/20 13:57:14     80s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/20 13:57:14     80s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:57:14     80s]     Inserted 0 buffers and inverters.
[02/20 13:57:14     80s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/20 13:57:14     80s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/20 13:57:14     80s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/20 13:57:14     80s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:14     80s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:14     80s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:14     80s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:14     80s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:14     80s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:57:14     80s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:14     80s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/20 13:57:14     80s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/20 13:57:14     80s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:14     80s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/20 13:57:14     80s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:14     80s]           max path sink: out_reg_1_/CP
[02/20 13:57:14     80s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/20 13:57:14     80s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Slew Diagnostics: After DRV fixing
[02/20 13:57:14     80s]     ==================================
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Global Causes:
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     -----
[02/20 13:57:14     80s]     Cause
[02/20 13:57:14     80s]     -----
[02/20 13:57:14     80s]       (empty table)
[02/20 13:57:14     80s]     -----
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Top 5 overslews:
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     ---------------------------------
[02/20 13:57:14     80s]     Overslew    Causes    Driving Pin
[02/20 13:57:14     80s]     ---------------------------------
[02/20 13:57:14     80s]       (empty table)
[02/20 13:57:14     80s]     ---------------------------------
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     -------------------
[02/20 13:57:14     80s]     Cause    Occurences
[02/20 13:57:14     80s]     -------------------
[02/20 13:57:14     80s]       (empty table)
[02/20 13:57:14     80s]     -------------------
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Violation diagnostics counts from the 0 nodes that have violations:
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     -------------------
[02/20 13:57:14     80s]     Cause    Occurences
[02/20 13:57:14     80s]     -------------------
[02/20 13:57:14     80s]       (empty table)
[02/20 13:57:14     80s]     -------------------
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Fixing Skew by cell sizing...
[02/20 13:57:14     80s]     Path optimization required 0 stage delay updates 
[02/20 13:57:14     80s]     Resized 0 clock insts to decrease delay.
[02/20 13:57:14     80s]     Fixing short paths with downsize only
[02/20 13:57:14     80s]     Path optimization required 0 stage delay updates 
[02/20 13:57:14     80s]     Resized 0 clock insts to increase delay.
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     PRO Statistics: Fix Skew (cell sizing):
[02/20 13:57:14     80s]     =======================================
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Cell changes by Net Type:
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     top                0            0           0            0                    0                0
[02/20 13:57:14     80s]     trunk              0            0           0            0                    0                0
[02/20 13:57:14     80s]     leaf               0            0           0            0                    0                0
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     Total              0            0           0            0                    0                0
[02/20 13:57:14     80s]     -------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/20 13:57:14     80s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/20 13:57:14     80s]     
[02/20 13:57:14     80s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[02/20 13:57:14     80s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:14     80s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:14     80s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:14     80s]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:14     80s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:14     80s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:57:14     80s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:14     80s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[02/20 13:57:14     80s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[02/20 13:57:14     80s]       Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:14     80s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[02/20 13:57:14     80s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]           min path sink: y_q_reg_0_/CP
[02/20 13:57:14     80s]           max path sink: out_reg_1_/CP
[02/20 13:57:14     80s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[02/20 13:57:14     80s]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s]     Reconnecting optimized routes...
[02/20 13:57:14     80s]     Reset timing graph...
[02/20 13:57:14     80s] Ignoring AAE DB Resetting ...
[02/20 13:57:14     80s]     Reset timing graph done.
[02/20 13:57:14     80s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[02/20 13:57:14     80s]     Set dirty flag on 0 insts, 0 nets
[02/20 13:57:14     80s]   PostConditioning done.
[02/20 13:57:14     80s] Net route status summary:
[02/20 13:57:14     80s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:14     80s]   Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:57:14     80s]   Update timing and DAG stats after post-conditioning...
[02/20 13:57:14     80s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s]   Clock tree timing engine global stage delay update for WC:setup.late...
[02/20 13:57:14     80s] End AAE Lib Interpolated Model. (MEM=1475.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:14     80s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s]   Clock DAG stats after post-conditioning:
[02/20 13:57:14     80s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:14     80s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:14     80s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:14     80s]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:14     80s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:14     80s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:57:14     80s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:14     80s]   Clock DAG net violations after post-conditioning: none
[02/20 13:57:14     80s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/20 13:57:14     80s]     Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:14     80s]   Primary reporting skew groups after post-conditioning:
[02/20 13:57:14     80s]     skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]         min path sink: y_q_reg_0_/CP
[02/20 13:57:14     80s]         max path sink: out_reg_1_/CP
[02/20 13:57:14     80s]   Skew group summary after post-conditioning:
[02/20 13:57:14     80s]     skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/20 13:57:14     80s]   Setting CTS place status to fixed for clock tree and sinks.
[02/20 13:57:14     80s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/20 13:57:14     80s]   Post-balance tidy up or trial balance steps...
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Clock DAG stats at end of CTS:
[02/20 13:57:14     80s]   ==============================
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   -----------------------------------------------------------
[02/20 13:57:14     80s]   Cell type                     Count    Area     Capacitance
[02/20 13:57:14     80s]   -----------------------------------------------------------
[02/20 13:57:14     80s]   Buffers                         0      0.000       0.000
[02/20 13:57:14     80s]   Inverters                       0      0.000       0.000
[02/20 13:57:14     80s]   Integrated Clock Gates          0      0.000       0.000
[02/20 13:57:14     80s]   Non-Integrated Clock Gates      0      0.000       0.000
[02/20 13:57:14     80s]   Clock Logic                     0      0.000       0.000
[02/20 13:57:14     80s]   All                             0      0.000       0.000
[02/20 13:57:14     80s]   -----------------------------------------------------------
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Clock DAG wire lengths at end of CTS:
[02/20 13:57:14     80s]   =====================================
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   --------------------
[02/20 13:57:14     80s]   Type     Wire Length
[02/20 13:57:14     80s]   --------------------
[02/20 13:57:14     80s]   Top         0.000
[02/20 13:57:14     80s]   Trunk       0.000
[02/20 13:57:14     80s]   Leaf       78.200
[02/20 13:57:14     80s]   Total      78.200
[02/20 13:57:14     80s]   --------------------
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Clock DAG hp wire lengths at end of CTS:
[02/20 13:57:14     80s]   ========================================
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   -----------------------
[02/20 13:57:14     80s]   Type     hp Wire Length
[02/20 13:57:14     80s]   -----------------------
[02/20 13:57:14     80s]   Top          0.000
[02/20 13:57:14     80s]   Trunk        0.000
[02/20 13:57:14     80s]   Leaf         0.000
[02/20 13:57:14     80s]   Total        0.000
[02/20 13:57:14     80s]   -----------------------
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Clock DAG capacitances at end of CTS:
[02/20 13:57:14     80s]   =====================================
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   --------------------------------
[02/20 13:57:14     80s]   Type     Gate     Wire     Total
[02/20 13:57:14     80s]   --------------------------------
[02/20 13:57:14     80s]   Top      0.000    0.000    0.000
[02/20 13:57:14     80s]   Trunk    0.000    0.000    0.000
[02/20 13:57:14     80s]   Leaf     0.014    0.012    0.027
[02/20 13:57:14     80s]   Total    0.014    0.012    0.027
[02/20 13:57:14     80s]   --------------------------------
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Clock DAG sink capacitances at end of CTS:
[02/20 13:57:14     80s]   ==========================================
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   --------------------------------------------------------
[02/20 13:57:14     80s]   Count    Total    Average    Std. Dev.    Min      Max
[02/20 13:57:14     80s]   --------------------------------------------------------
[02/20 13:57:14     80s]    18      0.014     0.001       0.000      0.001    0.001
[02/20 13:57:14     80s]   --------------------------------------------------------
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Clock DAG net violations at end of CTS:
[02/20 13:57:14     80s]   =======================================
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   None
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/20 13:57:14     80s]   ====================================================================
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[02/20 13:57:14     80s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]   Leaf        0.105       1       0.004       0.000      0.004    0.004    {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}         -
[02/20 13:57:14     80s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Primary reporting skew groups summary at end of CTS:
[02/20 13:57:14     80s]   ====================================================
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/20 13:57:14     80s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]   WC:setup.late    clk/CON       0.001     0.001     0.000       0.057         0.000           0.000           0.001        0.000     100% {0.001, 0.001}
[02/20 13:57:14     80s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Skew group summary at end of CTS:
[02/20 13:57:14     80s]   =================================
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/20 13:57:14     80s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]   WC:setup.late    clk/CON       0.001     0.001     0.000       0.057         0.000           0.000           0.001        0.000     100% {0.001, 0.001}
[02/20 13:57:14     80s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Found a total of 0 clock tree pins with a slew violation.
[02/20 13:57:14     80s]   
[02/20 13:57:14     80s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s] Synthesizing clock trees done.
[02/20 13:57:14     80s] Tidy Up And Update Timing...
[02/20 13:57:14     80s] External - Set all clocks to propagated mode...
[02/20 13:57:14     80s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[02/20 13:57:14     80s]  * CCOpt property update_io_latency is false
[02/20 13:57:14     80s] 
[02/20 13:57:14     80s] Setting all clocks to propagated mode.
[02/20 13:57:14     80s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s] Clock DAG stats after update timingGraph:
[02/20 13:57:14     80s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:57:14     80s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:57:14     80s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:57:14     80s]   sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:57:14     80s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:57:14     80s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:57:14     80s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:57:14     80s] Clock DAG net violations after update timingGraph: none
[02/20 13:57:14     80s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/20 13:57:14     80s]   Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:57:14     80s] Primary reporting skew groups after update timingGraph:
[02/20 13:57:14     80s]   skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s]       min path sink: y_q_reg_0_/CP
[02/20 13:57:14     80s]       max path sink: out_reg_1_/CP
[02/20 13:57:14     80s] Skew group summary after update timingGraph:
[02/20 13:57:14     80s]   skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:57:14     80s] Logging CTS constraint violations...
[02/20 13:57:14     80s]   No violations found.
[02/20 13:57:14     80s] Logging CTS constraint violations done.
[02/20 13:57:14     80s] Tidy Up And Update Timing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:57:14     80s] Runtime done. (took cpu=0:00:07.3 real=0:00:07.2)
[02/20 13:57:14     80s] Runtime Report Coverage % = 95.2
[02/20 13:57:14     80s] Runtime Summary
[02/20 13:57:14     80s] ===============
[02/20 13:57:14     80s] Clock Runtime:  (50%) Core CTS           3.45 (Init 2.83, Construction 0.17, Implementation 0.11, eGRPC 0.15, PostConditioning 0.15, Other 0.04)
[02/20 13:57:14     80s] Clock Runtime:  (44%) CTS services       3.04 (RefinePlace 0.40, EarlyGlobalClock 0.32, NanoRoute 1.79, ExtractRC 0.53, TimingAnalysis 0.00)
[02/20 13:57:14     80s] Clock Runtime:   (5%) Other CTS          0.41 (Init 0.07, CongRepair/EGR-DP 0.32, TimingUpdate 0.03, Other 0.00)
[02/20 13:57:14     80s] Clock Runtime: (100%) Total              6.89
[02/20 13:57:14     80s] 
[02/20 13:57:14     80s] 
[02/20 13:57:14     80s] Runtime Summary:
[02/20 13:57:14     80s] ================
[02/20 13:57:14     80s] 
[02/20 13:57:14     80s] -----------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s] wall  % time  children  called  name
[02/20 13:57:14     80s] -----------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s] 7.24  100.00    7.24      0       
[02/20 13:57:14     80s] 7.24  100.00    6.89      1     Runtime
[02/20 13:57:14     80s] 1.44   19.83    1.43      1     CCOpt::Phase::Initialization
[02/20 13:57:14     80s] 1.43   19.83    1.43      1       Check Prerequisites
[02/20 13:57:14     80s] 0.02    0.27    0.00      1         Leaving CCOpt scope - CheckPlace
[02/20 13:57:14     80s] 1.41   19.55    0.00      1         Validating CTS configuration
[02/20 13:57:14     80s] 0.00    0.00    0.00      1           Checking module port directions
[02/20 13:57:14     80s] 0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[02/20 13:57:14     80s] 1.35   18.65    1.32      1     CCOpt::Phase::PreparingToBalance
[02/20 13:57:14     80s] 0.00    0.03    0.00      1       Leaving CCOpt scope - Initializing power interface
[02/20 13:57:14     80s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing activity data
[02/20 13:57:14     80s] 0.04    0.62    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/20 13:57:14     80s] 0.10    1.45    0.00      1       Legalization setup
[02/20 13:57:14     80s] 1.17   16.21    0.00      1       Validating CTS configuration
[02/20 13:57:14     80s] 0.00    0.00    0.00      1         Checking module port directions
[02/20 13:57:14     80s] 0.11    1.50    0.00      1     Preparing To Balance
[02/20 13:57:14     80s] 0.84   11.55    0.83      1     CCOpt::Phase::Construction
[02/20 13:57:14     80s] 0.78   10.84    0.78      1       Stage::Clustering
[02/20 13:57:14     80s] 0.33    4.54    0.32      1         Clustering
[02/20 13:57:14     80s] 0.00    0.01    0.00      1           Initialize for clustering
[02/20 13:57:14     80s] 0.01    0.11    0.00      1           Bottom-up phase
[02/20 13:57:14     80s] 0.31    4.34    0.23      1           Legalizing clock trees
[02/20 13:57:14     80s] 0.21    2.97    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/20 13:57:14     80s] 0.02    0.21    0.00      1             Clock tree timing engine global stage delay update for WC:setup.late
[02/20 13:57:14     80s] 0.46    6.30    0.45      1         CongRepair After Initial Clustering
[02/20 13:57:14     80s] 0.27    3.79    0.17      1           Leaving CCOpt scope - Early Global Route
[02/20 13:57:14     80s] 0.07    0.96    0.00      1             Early Global Route - eGR->NR step
[02/20 13:57:14     80s] 0.10    1.40    0.00      1             Congestion Repair
[02/20 13:57:14     80s] 0.17    2.42    0.00      1           Leaving CCOpt scope - extractRC
[02/20 13:57:14     80s] 0.00    0.04    0.00      1           Clock tree timing engine global stage delay update for WC:setup.late
[02/20 13:57:14     80s] 0.00    0.06    0.00      1       Stage::DRV Fixing
[02/20 13:57:14     80s] 0.00    0.03    0.00      1         Fixing clock tree slew time and max cap violations
[02/20 13:57:14     80s] 0.00    0.03    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/20 13:57:14     80s] 0.05    0.63    0.04      1       Stage::Insertion Delay Reduction
[02/20 13:57:14     80s] 0.01    0.07    0.00      1         Removing unnecessary root buffering
[02/20 13:57:14     80s] 0.00    0.06    0.00      1         Removing unconstrained drivers
[02/20 13:57:14     80s] 0.03    0.42    0.00      1         Reducing insertion delay 1
[02/20 13:57:14     80s] 0.00    0.02    0.00      1         Removing longest path buffering
[02/20 13:57:14     80s] 0.00    0.03    0.00      1         Reducing insertion delay 2
[02/20 13:57:14     80s] 0.20    2.73    0.20      1     CCOpt::Phase::Implementation
[02/20 13:57:14     80s] 0.01    0.12    0.01      1       Stage::Reducing Power
[02/20 13:57:14     80s] 0.00    0.03    0.00      1         Improving clock tree routing
[02/20 13:57:14     80s] 0.00    0.04    0.00      1         Reducing clock tree power 1
[02/20 13:57:14     80s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/20 13:57:14     80s] 0.00    0.05    0.00      1         Reducing clock tree power 2
[02/20 13:57:14     80s] 0.05    0.64    0.04      1       Stage::Balancing
[02/20 13:57:14     80s] 0.03    0.40    0.03      1         Approximately balancing fragments step
[02/20 13:57:14     80s] 0.02    0.23    0.00      1           Resolve constraints - Approximately balancing fragments
[02/20 13:57:14     80s] 0.01    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[02/20 13:57:14     80s] 0.00    0.02    0.00      1           Moving gates to improve sub-tree skew
[02/20 13:57:14     80s] 0.00    0.02    0.00      1           Approximately balancing fragments bottom up
[02/20 13:57:14     80s] 0.00    0.02    0.00      1           Approximately balancing fragments, wire and cell delays
[02/20 13:57:14     80s] 0.00    0.03    0.00      1         Improving fragments clock skew
[02/20 13:57:14     80s] 0.01    0.12    0.01      1         Approximately balancing step
[02/20 13:57:14     80s] 0.00    0.06    0.00      1           Resolve constraints - Approximately balancing
[02/20 13:57:14     80s] 0.00    0.02    0.00      1           Approximately balancing, wire and cell delays
[02/20 13:57:14     80s] 0.00    0.03    0.00      1         Fixing clock tree overload
[02/20 13:57:14     80s] 0.00    0.03    0.00      1         Approximately balancing paths
[02/20 13:57:14     80s] 0.02    0.28    0.02      1       Stage::Polishing
[02/20 13:57:14     80s] 0.00    0.04    0.00      1         Merging balancing drivers for power
[02/20 13:57:14     80s] 0.00    0.01    0.00      1           Clock tree timing engine global stage delay update for WC:setup.late
[02/20 13:57:14     80s] 0.00    0.03    0.00      1         Improving clock skew
[02/20 13:57:14     80s] 0.00    0.04    0.00      1         Reducing clock tree power 3
[02/20 13:57:14     80s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/20 13:57:14     80s] 0.00    0.03    0.00      1         Improving insertion delay
[02/20 13:57:14     80s] 0.01    0.12    0.01      1         Wire Opt OverFix
[02/20 13:57:14     80s] 0.01    0.08    0.00      1           Wire Reduction extra effort
[02/20 13:57:14     80s] 0.00    0.01    0.00      1             Artificially removing short and long paths
[02/20 13:57:14     80s] 0.00    0.00    0.00      1             Global shorten wires A0
[02/20 13:57:14     80s] 0.00    0.01    0.00      2             Move For Wirelength - core
[02/20 13:57:14     80s] 0.00    0.00    0.00      1             Global shorten wires A1
[02/20 13:57:14     80s] 0.00    0.00    0.00      1             Global shorten wires B
[02/20 13:57:14     80s] 0.00    0.00    0.00      1             Move For Wirelength - branch
[02/20 13:57:14     80s] 0.00    0.00    0.00      1           Optimizing orientation
[02/20 13:57:14     80s] 0.00    0.00    0.00      1             FlipOpt
[02/20 13:57:14     80s] 0.12    1.68    0.09      1       Stage::Updating netlist
[02/20 13:57:14     80s] 0.09    1.26    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/20 13:57:14     80s] 0.48    6.60    0.34      1     CCOpt::Phase::eGRPC
[02/20 13:57:14     80s] 0.06    0.86    0.06      1       Leaving CCOpt scope - Routing Tools
[02/20 13:57:14     80s] 0.06    0.85    0.00      1         Early Global Route - eGR->NR step
[02/20 13:57:14     80s] 0.17    2.37    0.00      1       Leaving CCOpt scope - extractRC
[02/20 13:57:14     80s] 0.00    0.05    0.00      1       Reset bufferability constraints
[02/20 13:57:14     80s] 0.00    0.05    0.00      1         Clock tree timing engine global stage delay update for WC:setup.late
[02/20 13:57:14     80s] 0.00    0.03    0.00      1       Moving buffers
[02/20 13:57:14     80s] 0.00    0.00    0.00      1         Violation analysis
[02/20 13:57:14     80s] 0.00    0.04    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[02/20 13:57:14     80s] 0.00    0.00    0.00      1         Artificially removing long paths
[02/20 13:57:14     80s] 0.00    0.04    0.00      1       Fixing DRVs
[02/20 13:57:14     80s] 0.00    0.00    0.00      1       Reconnecting optimized routes
[02/20 13:57:14     80s] 0.00    0.00    0.00      1       Violation analysis
[02/20 13:57:14     80s] 0.09    1.26    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/20 13:57:14     80s] 2.30   31.75    2.29      1     CCOpt::Phase::Routing
[02/20 13:57:14     80s] 2.10   29.06    2.09      1       Leaving CCOpt scope - Routing Tools
[02/20 13:57:14     80s] 0.08    1.12    0.00      1         Early Global Route - eGR->NR step
[02/20 13:57:14     80s] 1.79   24.75    0.00      1         NanoRoute
[02/20 13:57:14     80s] 0.21    2.96    0.00      1         Route Remaining Unrouted Nets
[02/20 13:57:14     80s] 0.19    2.57    0.00      1       Leaving CCOpt scope - extractRC
[02/20 13:57:14     80s] 0.00    0.06    0.00      1       Clock tree timing engine global stage delay update for WC:setup.late
[02/20 13:57:14     80s] 0.15    2.12    0.03      1     CCOpt::Phase::PostConditioning
[02/20 13:57:14     80s] 0.00    0.00    0.00      1       Reset bufferability constraints
[02/20 13:57:14     80s] 0.00    0.04    0.00      1       Upsizing to fix DRVs
[02/20 13:57:14     80s] 0.00    0.06    0.00      1       Recomputing CTS skew targets
[02/20 13:57:14     80s] 0.00    0.04    0.00      1       Fixing DRVs
[02/20 13:57:14     80s] 0.01    0.07    0.00      1       Buffering to fix DRVs
[02/20 13:57:14     80s] 0.00    0.06    0.00      1       Fixing Skew by cell sizing
[02/20 13:57:14     80s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[02/20 13:57:14     80s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/20 13:57:14     80s] 0.01    0.08    0.00      1       Clock tree timing engine global stage delay update for WC:setup.late
[02/20 13:57:14     80s] 0.01    0.11    0.00      1     Post-balance tidy up or trial balance steps
[02/20 13:57:14     80s] 0.03    0.38    0.02      1     Tidy Up And Update Timing
[02/20 13:57:14     80s] 0.02    0.35    0.00      1       External - Set all clocks to propagated mode
[02/20 13:57:14     80s] -----------------------------------------------------------------------------------------------------------------
[02/20 13:57:14     80s] 
[02/20 13:57:14     80s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/20 13:57:14     80s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1483.3M
[02/20 13:57:14     80s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1483.3M
[02/20 13:57:15     80s] Synthesizing clock trees with CCOpt done.
[02/20 13:57:15     80s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1138.4M, totSessionCpu=0:01:21 **
[02/20 13:57:15     80s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/20 13:57:15     80s] Need call spDPlaceInit before registerPrioInstLoc.
[02/20 13:57:15     80s] GigaOpt running with 1 threads.
[02/20 13:57:15     80s] Info: 1 threads available for lower-level modules during optimization.
[02/20 13:57:15     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1445.3M
[02/20 13:57:15     80s] z: 2, totalTracks: 1
[02/20 13:57:15     80s] z: 4, totalTracks: 1
[02/20 13:57:15     80s] z: 6, totalTracks: 1
[02/20 13:57:15     80s] z: 8, totalTracks: 1
[02/20 13:57:15     80s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:15     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1445.3M
[02/20 13:57:15     80s] OPERPROF:     Starting CMU at level 3, MEM:1445.3M
[02/20 13:57:15     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1445.3M
[02/20 13:57:15     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1445.3M
[02/20 13:57:15     80s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1445.3MB).
[02/20 13:57:15     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:1445.3M
[02/20 13:57:15     80s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:15     80s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[02/20 13:57:15     80s] 	Cell FILL1_LL, site bcore.
[02/20 13:57:15     80s] 	Cell FILL_NW_HH, site bcore.
[02/20 13:57:15     80s] 	Cell FILL_NW_LL, site bcore.
[02/20 13:57:15     80s] 	Cell LVLLHCD1, site bcore.
[02/20 13:57:15     80s] 	Cell LVLLHCD2, site bcore.
[02/20 13:57:15     80s] 	Cell LVLLHCD4, site bcore.
[02/20 13:57:15     80s] 	Cell LVLLHCD8, site bcore.
[02/20 13:57:15     80s] 	Cell LVLLHD1, site bcore.
[02/20 13:57:15     80s] 	Cell LVLLHD2, site bcore.
[02/20 13:57:15     80s] 	Cell LVLLHD4, site bcore.
[02/20 13:57:15     80s] 	Cell LVLLHD8, site bcore.
[02/20 13:57:15     80s] .
[02/20 13:57:15     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1445.3M
[02/20 13:57:15     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1445.3M
[02/20 13:57:15     80s] 
[02/20 13:57:15     80s] Creating Lib Analyzer ...
[02/20 13:57:15     80s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:57:15     80s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:57:15     80s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:57:15     80s] 
[02/20 13:57:16     81s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:22 mem=1453.3M
[02/20 13:57:16     81s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:22 mem=1453.3M
[02/20 13:57:16     81s] Creating Lib Analyzer, finished. 
[02/20 13:57:16     81s] Effort level <high> specified for reg2reg path_group
[02/20 13:57:17     83s] Processing average sequential pin duty cycle 
[02/20 13:57:21     86s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1153.1M, totSessionCpu=0:01:27 **
[02/20 13:57:21     86s] *** optDesign -postCTS ***
[02/20 13:57:21     86s] DRC Margin: user margin 0.0; extra margin 0.2
[02/20 13:57:21     86s] Hold Target Slack: user slack 0
[02/20 13:57:21     86s] Setup Target Slack: user slack 0; extra slack 0.0
[02/20 13:57:21     86s] setUsefulSkewMode -ecoRoute false
[02/20 13:57:21     86s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/20 13:57:21     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1459.3M
[02/20 13:57:21     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.076, MEM:1459.3M
[02/20 13:57:21     86s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1459.3M
[02/20 13:57:21     86s] All LLGs are deleted
[02/20 13:57:21     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1459.3M
[02/20 13:57:21     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1459.3M
[02/20 13:57:21     86s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1459.3M
[02/20 13:57:21     86s] Start to check current routing status for nets...
[02/20 13:57:21     86s] All nets are already routed correctly.
[02/20 13:57:21     86s] End to check current routing status for nets (mem=1459.3M)
[02/20 13:57:21     86s] Compute RC Scale Done ...
[02/20 13:57:21     86s] ** Profile ** Start :  cpu=0:00:00.0, mem=1592.1M
[02/20 13:57:21     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1592.1M
[02/20 13:57:21     86s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1592.1M
[02/20 13:57:21     86s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1592.2M
[02/20 13:57:21     86s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1592.2M
[02/20 13:57:21     86s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1592.2M
[02/20 13:57:21     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:1592.2M
[02/20 13:57:21     86s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1592.2M
[02/20 13:57:21     86s] Starting delay calculation for Setup views
[02/20 13:57:21     86s] #################################################################################
[02/20 13:57:21     86s] # Design Stage: PreRoute
[02/20 13:57:21     86s] # Design Name: add
[02/20 13:57:21     86s] # Design Mode: 65nm
[02/20 13:57:21     86s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:57:21     86s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:57:21     86s] # Signoff Settings: SI Off 
[02/20 13:57:21     86s] #################################################################################
[02/20 13:57:21     86s] Calculate delays in BcWc mode...
[02/20 13:57:21     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 1592.2M, InitMEM = 1592.2M)
[02/20 13:57:21     86s] Start delay calculation (fullDC) (1 T). (MEM=1592.15)
[02/20 13:57:21     86s] End AAE Lib Interpolated Model. (MEM=1603.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:21     86s] Total number of fetched objects 47
[02/20 13:57:21     86s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:21     86s] End delay calculation. (MEM=1603.67 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:57:21     86s] End delay calculation (fullDC). (MEM=1603.67 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:57:21     86s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1603.7M) ***
[02/20 13:57:21     86s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:27 mem=1603.7M)
[02/20 13:57:21     86s] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1603.7M
[02/20 13:57:21     87s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1603.7M
[02/20 13:57:21     87s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.380  |  0.380  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1603.7M
[02/20 13:57:21     87s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1236.6M, totSessionCpu=0:01:27 **
[02/20 13:57:21     87s] ** INFO : this run is activating low effort ccoptDesign flow
[02/20 13:57:21     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:57:21     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:27 mem=1539.7M
[02/20 13:57:21     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1539.7M
[02/20 13:57:21     87s] z: 2, totalTracks: 1
[02/20 13:57:21     87s] z: 4, totalTracks: 1
[02/20 13:57:21     87s] z: 6, totalTracks: 1
[02/20 13:57:21     87s] z: 8, totalTracks: 1
[02/20 13:57:21     87s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:21     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1539.7M
[02/20 13:57:21     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:1539.7M
[02/20 13:57:21     87s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1539.7MB).
[02/20 13:57:21     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.077, MEM:1539.7M
[02/20 13:57:21     87s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:57:21     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=1539.7M
[02/20 13:57:21     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1539.7M
[02/20 13:57:21     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1539.7M
[02/20 13:57:21     87s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:57:21     87s] 
[02/20 13:57:21     87s] Power view               = WC_VIEW
[02/20 13:57:21     87s] Number of VT partitions  = 2
[02/20 13:57:21     87s] Standard cells in design = 811
[02/20 13:57:21     87s] Instances in design      = 28
[02/20 13:57:21     87s] 
[02/20 13:57:21     87s] Instance distribution across the VT partitions:
[02/20 13:57:21     87s] 
[02/20 13:57:21     87s]  LVT : inst = 0 (0.0%), cells = 335 (41.31%)
[02/20 13:57:21     87s]    Lib tcbn65gpluswc        : inst = 0 (0.0%)
[02/20 13:57:21     87s] 
[02/20 13:57:21     87s]  HVT : inst = 28 (100.0%), cells = 461 (56.84%)
[02/20 13:57:21     87s]    Lib tcbn65gpluswc        : inst = 28 (100.0%)
[02/20 13:57:21     87s] 
[02/20 13:57:21     87s] Reporting took 0 sec
[02/20 13:57:21     87s] #optDebug: fT-E <X 2 0 0 1>
[02/20 13:57:21     87s] *** Starting optimizing excluded clock nets MEM= 1539.7M) ***
[02/20 13:57:21     87s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1539.7M) ***
[02/20 13:57:21     87s] *** Starting optimizing excluded clock nets MEM= 1539.7M) ***
[02/20 13:57:21     87s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1539.7M) ***
[02/20 13:57:21     87s] Info: Done creating the CCOpt slew target map.
[02/20 13:57:21     87s] Begin: GigaOpt high fanout net optimization
[02/20 13:57:21     87s] GigaOpt HFN: use maxLocalDensity 1.2
[02/20 13:57:21     87s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/20 13:57:21     87s] Info: 1 net with fixed/cover wires excluded.
[02/20 13:57:21     87s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:57:21     87s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:27.2/0:01:41.5 (0.9), mem = 1539.7M
[02/20 13:57:21     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.8
[02/20 13:57:21     87s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:21     87s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:57:21     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:27 mem=1547.7M
[02/20 13:57:21     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1547.7M
[02/20 13:57:21     87s] z: 2, totalTracks: 1
[02/20 13:57:21     87s] z: 4, totalTracks: 1
[02/20 13:57:21     87s] z: 6, totalTracks: 1
[02/20 13:57:21     87s] z: 8, totalTracks: 1
[02/20 13:57:21     87s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:21     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1547.7M
[02/20 13:57:21     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:1547.7M
[02/20 13:57:21     87s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1547.7MB).
[02/20 13:57:21     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:1547.7M
[02/20 13:57:21     87s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:57:21     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=1547.7M
[02/20 13:57:21     87s] ### Creating RouteCongInterface, started
[02/20 13:57:21     87s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=1547.7M
[02/20 13:57:21     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=1547.7M
[02/20 13:57:21     87s] 
[02/20 13:57:21     87s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[02/20 13:57:21     87s] 
[02/20 13:57:21     87s] #optDebug: {0, 1.200}
[02/20 13:57:21     87s] ### Creating RouteCongInterface, finished
[02/20 13:57:21     87s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=1547.7M
[02/20 13:57:21     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=1547.7M
[02/20 13:57:23     89s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:57:23     89s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1547.7M
[02/20 13:57:23     89s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1547.7M
[02/20 13:57:23     89s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:57:23     89s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:23     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.8
[02/20 13:57:23     89s] *** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.3 (1.0), totSession cpu/real = 0:01:29.5/0:01:43.7 (0.9), mem = 1547.7M
[02/20 13:57:23     89s] 
[02/20 13:57:23     89s] =============================================================================================
[02/20 13:57:23     89s]  Step TAT Report for DrvOpt #2
[02/20 13:57:23     89s] =============================================================================================
[02/20 13:57:23     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:23     89s] ---------------------------------------------------------------------------------------------
[02/20 13:57:23     89s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:23     89s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:57:23     89s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:23     89s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:23     89s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   33.6
[02/20 13:57:23     89s] [ MISC                   ]          0:00:02.2  (  96.4 % )     0:00:02.2 /  0:00:02.2    1.0
[02/20 13:57:23     89s] ---------------------------------------------------------------------------------------------
[02/20 13:57:23     89s]  DrvOpt #2 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.2    1.0
[02/20 13:57:23     89s] ---------------------------------------------------------------------------------------------
[02/20 13:57:23     89s] 
[02/20 13:57:23     89s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/20 13:57:23     89s] End: GigaOpt high fanout net optimization
[02/20 13:57:23     89s] skipped the cell partition in DRV
[02/20 13:57:24     89s] *** Timing Is met
[02/20 13:57:24     89s] *** Check timing (0:00:00.0)
[02/20 13:57:24     89s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:57:24     89s] optDesignOneStep: Power Flow
[02/20 13:57:24     89s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:57:24     89s] Deleting Lib Analyzer.
[02/20 13:57:24     89s] Begin: GigaOpt Optimization in WNS mode
[02/20 13:57:24     89s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[02/20 13:57:24     89s] Info: 1 net with fixed/cover wires excluded.
[02/20 13:57:24     89s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:57:24     89s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.6/0:01:43.9 (0.9), mem = 1547.7M
[02/20 13:57:24     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.9
[02/20 13:57:24     89s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:24     89s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:57:24     89s] ### Creating PhyDesignMc. totSessionCpu=0:01:30 mem=1547.7M
[02/20 13:57:24     89s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/20 13:57:24     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:1547.7M
[02/20 13:57:24     89s] z: 2, totalTracks: 1
[02/20 13:57:24     89s] z: 4, totalTracks: 1
[02/20 13:57:24     89s] z: 6, totalTracks: 1
[02/20 13:57:24     89s] z: 8, totalTracks: 1
[02/20 13:57:24     89s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:24     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1547.7M
[02/20 13:57:24     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.079, MEM:1547.7M
[02/20 13:57:24     89s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1547.7MB).
[02/20 13:57:24     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.088, MEM:1547.7M
[02/20 13:57:24     89s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:57:24     89s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=1547.7M
[02/20 13:57:24     89s] ### Creating RouteCongInterface, started
[02/20 13:57:24     89s] 
[02/20 13:57:24     89s] Creating Lib Analyzer ...
[02/20 13:57:24     89s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:57:24     89s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:57:24     89s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:57:24     89s] 
[02/20 13:57:25     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=1547.7M
[02/20 13:57:25     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=1547.7M
[02/20 13:57:25     90s] Creating Lib Analyzer, finished. 
[02/20 13:57:25     90s] 
[02/20 13:57:25     90s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[02/20 13:57:25     90s] 
[02/20 13:57:25     90s] #optDebug: {0, 1.200}
[02/20 13:57:25     90s] ### Creating RouteCongInterface, finished
[02/20 13:57:25     90s] ### Creating LA Mngr. totSessionCpu=0:01:31 mem=1547.7M
[02/20 13:57:25     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:31 mem=1547.7M
[02/20 13:57:30     96s] *info: 1 clock net excluded
[02/20 13:57:30     96s] *info: 2 special nets excluded.
[02/20 13:57:30     96s] *info: 2 no-driver nets excluded.
[02/20 13:57:30     96s] *info: 1 net with fixed/cover wires excluded.
[02/20 13:57:32     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.22464.1
[02/20 13:57:32     97s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[02/20 13:57:32     97s] ** GigaOpt Optimizer WNS Slack 0.022 TNS Slack 0.000 Density 97.31
[02/20 13:57:32     97s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.871|0.000|
|reg2reg   |0.380|0.000|
|HEPG      |0.380|0.000|
|All Paths |0.380|0.000|
+----------+-----+-----+

[02/20 13:57:32     97s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:57:32     97s] Layer 3 has 1 constrained nets 
[02/20 13:57:32     97s] **** End NDR-Layer Usage Statistics ****
[02/20 13:57:32     97s] 
[02/20 13:57:32     97s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1567.7M) ***
[02/20 13:57:32     97s] 
[02/20 13:57:32     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.22464.1
[02/20 13:57:32     98s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1548.7M
[02/20 13:57:32     98s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1548.7M
[02/20 13:57:32     98s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:57:32     98s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:32     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.9
[02/20 13:57:32     98s] *** SetupOpt [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:01:38.0/0:01:52.3 (0.9), mem = 1548.7M
[02/20 13:57:32     98s] 
[02/20 13:57:32     98s] =============================================================================================
[02/20 13:57:32     98s]  Step TAT Report for WnsOpt #1
[02/20 13:57:32     98s] =============================================================================================
[02/20 13:57:32     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:32     98s] ---------------------------------------------------------------------------------------------
[02/20 13:57:32     98s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:32     98s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  13.4 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:57:32     98s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:32     98s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:57:32     98s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:57:32     98s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:32     98s] [ TransformInit          ]      1   0:00:07.1  (  84.8 % )     0:00:07.1 /  0:00:07.1    1.0
[02/20 13:57:32     98s] [ MISC                   ]          0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    1.0
[02/20 13:57:32     98s] ---------------------------------------------------------------------------------------------
[02/20 13:57:32     98s]  WnsOpt #1 TOTAL                    0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.4    1.0
[02/20 13:57:32     98s] ---------------------------------------------------------------------------------------------
[02/20 13:57:32     98s] 
[02/20 13:57:32     98s] End: GigaOpt Optimization in WNS mode
[02/20 13:57:32     98s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:57:32     98s] optDesignOneStep: Power Flow
[02/20 13:57:32     98s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:57:32     98s] Deleting Lib Analyzer.
[02/20 13:57:32     98s] GigaOpt: target slack met, skip TNS optimization
[02/20 13:57:32     98s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/20 13:57:32     98s] Info: 1 net with fixed/cover wires excluded.
[02/20 13:57:32     98s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:57:32     98s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=1542.7M
[02/20 13:57:32     98s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=1542.7M
[02/20 13:57:32     98s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/20 13:57:32     98s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:57:32     98s] ### Creating PhyDesignMc. totSessionCpu=0:01:38 mem=1561.7M
[02/20 13:57:32     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:1561.7M
[02/20 13:57:32     98s] z: 2, totalTracks: 1
[02/20 13:57:32     98s] z: 4, totalTracks: 1
[02/20 13:57:32     98s] z: 6, totalTracks: 1
[02/20 13:57:32     98s] z: 8, totalTracks: 1
[02/20 13:57:32     98s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:32     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1561.7M
[02/20 13:57:32     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.070, MEM:1561.7M
[02/20 13:57:32     98s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1561.7MB).
[02/20 13:57:32     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.078, MEM:1561.7M
[02/20 13:57:32     98s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:57:32     98s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=1561.7M
[02/20 13:57:32     98s] Begin: Area Reclaim Optimization
[02/20 13:57:32     98s] 
[02/20 13:57:32     98s] Creating Lib Analyzer ...
[02/20 13:57:32     98s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:57:32     98s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:57:32     98s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:57:32     98s] 
[02/20 13:57:33     99s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:39 mem=1583.8M
[02/20 13:57:33     99s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:39 mem=1583.8M
[02/20 13:57:33     99s] Creating Lib Analyzer, finished. 
[02/20 13:57:33     99s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:39.2/0:01:53.5 (0.9), mem = 1583.8M
[02/20 13:57:33     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.10
[02/20 13:57:33     99s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:33     99s] ### Creating RouteCongInterface, started
[02/20 13:57:33     99s] 
[02/20 13:57:33     99s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[02/20 13:57:33     99s] 
[02/20 13:57:33     99s] #optDebug: {0, 1.200}
[02/20 13:57:33     99s] ### Creating RouteCongInterface, finished
[02/20 13:57:33     99s] ### Creating LA Mngr. totSessionCpu=0:01:39 mem=1583.8M
[02/20 13:57:33     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:39 mem=1583.8M
[02/20 13:57:33     99s] Usable buffer cells for single buffer setup transform:
[02/20 13:57:33     99s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[02/20 13:57:33     99s] Number of usable buffer cells above: 18
[02/20 13:57:34    100s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1583.8M
[02/20 13:57:34    100s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1583.8M
[02/20 13:57:34    100s] Reclaim Optimization WNS Slack 0.029  TNS Slack 0.000 Density 97.31
[02/20 13:57:34    100s] +----------+---------+--------+--------+------------+--------+
[02/20 13:57:34    100s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/20 13:57:34    100s] +----------+---------+--------+--------+------------+--------+
[02/20 13:57:34    100s] |    97.31%|        -|   0.029|   0.000|   0:00:00.0| 1583.8M|
[02/20 13:57:34    100s] |    97.31%|        0|   0.029|   0.000|   0:00:00.0| 1602.9M|
[02/20 13:57:34    100s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[02/20 13:57:34    100s] |    97.31%|        0|   0.029|   0.000|   0:00:00.0| 1602.9M|
[02/20 13:57:34    100s] |    97.31%|        0|   0.029|   0.000|   0:00:00.0| 1602.9M|
[02/20 13:57:34    100s] |    97.31%|        0|   0.029|   0.000|   0:00:00.0| 1602.9M|
[02/20 13:57:34    100s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[02/20 13:57:34    100s] |    97.31%|        0|   0.029|   0.000|   0:00:00.0| 1602.9M|
[02/20 13:57:34    100s] +----------+---------+--------+--------+------------+--------+
[02/20 13:57:34    100s] Reclaim Optimization End WNS Slack 0.029  TNS Slack 0.000 Density 97.31
[02/20 13:57:34    100s] 
[02/20 13:57:34    100s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/20 13:57:34    100s] --------------------------------------------------------------
[02/20 13:57:34    100s] |                                   | Total     | Sequential |
[02/20 13:57:34    100s] --------------------------------------------------------------
[02/20 13:57:34    100s] | Num insts resized                 |       0  |       0    |
[02/20 13:57:34    100s] | Num insts undone                  |       0  |       0    |
[02/20 13:57:34    100s] | Num insts Downsized               |       0  |       0    |
[02/20 13:57:34    100s] | Num insts Samesized               |       0  |       0    |
[02/20 13:57:34    100s] | Num insts Upsized                 |       0  |       0    |
[02/20 13:57:34    100s] | Num multiple commits+uncommits    |       0  |       -    |
[02/20 13:57:34    100s] --------------------------------------------------------------
[02/20 13:57:34    100s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:57:34    100s] Layer 3 has 1 constrained nets 
[02/20 13:57:34    100s] **** End NDR-Layer Usage Statistics ****
[02/20 13:57:34    100s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[02/20 13:57:34    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.068, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.074, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.074, MEM:1602.9M
[02/20 13:57:34    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.11
[02/20 13:57:34    100s] OPERPROF: Starting RefinePlace at level 1, MEM:1602.9M
[02/20 13:57:34    100s] *** Starting refinePlace (0:01:40 mem=1602.9M) ***
[02/20 13:57:34    100s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:34    100s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:34    100s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1602.9M
[02/20 13:57:34    100s] Starting refinePlace ...
[02/20 13:57:34    100s] 
[02/20 13:57:34    100s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:57:34    100s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:34    100s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1602.9MB) @(0:01:40 - 0:01:40).
[02/20 13:57:34    100s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:34    100s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1602.9MB
[02/20 13:57:34    100s] Statistics of distance of Instance movement in refine placement:
[02/20 13:57:34    100s]   maximum (X+Y) =         0.00 um
[02/20 13:57:34    100s]   mean    (X+Y) =         0.00 um
[02/20 13:57:34    100s] Summary Report:
[02/20 13:57:34    100s] Instances move: 0 (out of 28 movable)
[02/20 13:57:34    100s] Instances flipped: 0
[02/20 13:57:34    100s] Mean displacement: 0.00 um
[02/20 13:57:34    100s] Max displacement: 0.00 um 
[02/20 13:57:34    100s] Total instances moved : 0
[02/20 13:57:34    100s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.003, MEM:1602.9M
[02/20 13:57:34    100s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:34    100s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1602.9MB
[02/20 13:57:34    100s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1602.9MB) @(0:01:40 - 0:01:40).
[02/20 13:57:34    100s] *** Finished refinePlace (0:01:40 mem=1602.9M) ***
[02/20 13:57:34    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.11
[02/20 13:57:34    100s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.007, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1602.9M
[02/20 13:57:34    100s] Finished re-routing un-routed nets (0:00:00.0 1602.9M)
[02/20 13:57:34    100s] 
[02/20 13:57:34    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.067, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1602.9M
[02/20 13:57:34    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.073, MEM:1602.9M
[02/20 13:57:34    100s] 
[02/20 13:57:34    100s] Density : 0.9731
[02/20 13:57:34    100s] Max route overflow : 0.0000
[02/20 13:57:34    100s] 
[02/20 13:57:34    100s] 
[02/20 13:57:34    100s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1602.9M) ***
[02/20 13:57:34    100s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:34    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.10
[02/20 13:57:34    100s] *** AreaOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:40.3/0:01:54.5 (0.9), mem = 1602.9M
[02/20 13:57:34    100s] 
[02/20 13:57:34    100s] =============================================================================================
[02/20 13:57:34    100s]  Step TAT Report for AreaOpt #2
[02/20 13:57:34    100s] =============================================================================================
[02/20 13:57:34    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:34    100s] ---------------------------------------------------------------------------------------------
[02/20 13:57:34    100s] [ RefinePlace            ]      1   0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.2    1.1
[02/20 13:57:34    100s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:34    100s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  50.5 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:57:34    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:34    100s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:34    100s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:34    100s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/20 13:57:34    100s] [ OptGetWeight           ]     35   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:34    100s] [ OptEval                ]     35   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[02/20 13:57:34    100s] [ OptCommit              ]     35   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:34    100s] [ PostCommitDelayUpdate  ]     36   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    5.6
[02/20 13:57:34    100s] [ MISC                   ]          0:00:00.8  (  39.6 % )     0:00:00.8 /  0:00:00.8    1.0
[02/20 13:57:34    100s] ---------------------------------------------------------------------------------------------
[02/20 13:57:34    100s]  AreaOpt #2 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[02/20 13:57:34    100s] ---------------------------------------------------------------------------------------------
[02/20 13:57:34    100s] 
[02/20 13:57:34    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1567.8M
[02/20 13:57:34    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1567.8M
[02/20 13:57:34    100s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:57:34    100s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1548.77M, totSessionCpu=0:01:40).
[02/20 13:57:34    100s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1548.8M
[02/20 13:57:34    100s] All LLGs are deleted
[02/20 13:57:34    100s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1548.8M
[02/20 13:57:34    100s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1548.8M
[02/20 13:57:34    100s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1548.8M
[02/20 13:57:34    100s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=1548.8M
[02/20 13:57:34    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=1548.8M
[02/20 13:57:34    100s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Loading and Dumping File ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Reading DB...
[02/20 13:57:34    100s] (I)       Read data from FE... (mem=1548.8M)
[02/20 13:57:34    100s] (I)       Read nodes and places... (mem=1548.8M)
[02/20 13:57:34    100s] (I)       Done Read nodes and places (cpu=0.000s, mem=1548.8M)
[02/20 13:57:34    100s] (I)       Read nets... (mem=1548.8M)
[02/20 13:57:34    100s] (I)       Done Read nets (cpu=0.000s, mem=1548.8M)
[02/20 13:57:34    100s] (I)       Done Read data from FE (cpu=0.000s, mem=1548.8M)
[02/20 13:57:34    100s] (I)       before initializing RouteDB syMemory usage = 1548.8 MB
[02/20 13:57:34    100s] (I)       Honor MSV route constraint: false
[02/20 13:57:34    100s] (I)       Maximum routing layer  : 127
[02/20 13:57:34    100s] (I)       Minimum routing layer  : 2
[02/20 13:57:34    100s] (I)       Supply scale factor H  : 1.00
[02/20 13:57:34    100s] (I)       Supply scale factor V  : 1.00
[02/20 13:57:34    100s] (I)       Tracks used by clock wire: 0
[02/20 13:57:34    100s] (I)       Reverse direction      : 
[02/20 13:57:34    100s] (I)       Honor partition pin guides: true
[02/20 13:57:34    100s] (I)       Route selected nets only: false
[02/20 13:57:34    100s] (I)       Route secondary PG pins: false
[02/20 13:57:34    100s] (I)       Second PG max fanout   : 2147483647
[02/20 13:57:34    100s] (I)       Apply function for special wires: true
[02/20 13:57:34    100s] (I)       Layer by layer blockage reading: true
[02/20 13:57:34    100s] (I)       Offset calculation fix : true
[02/20 13:57:34    100s] (I)       Route stripe layer range: 
[02/20 13:57:34    100s] (I)       Honor partition fences : 
[02/20 13:57:34    100s] (I)       Honor partition pin    : 
[02/20 13:57:34    100s] (I)       Honor partition fences with feedthrough: 
[02/20 13:57:34    100s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:57:34    100s] (I)       Use row-based GCell size
[02/20 13:57:34    100s] (I)       Use row-based GCell align
[02/20 13:57:34    100s] (I)       GCell unit size   : 3600
[02/20 13:57:34    100s] (I)       GCell multiplier  : 1
[02/20 13:57:34    100s] (I)       GCell row height  : 3600
[02/20 13:57:34    100s] (I)       Actual row height : 3600
[02/20 13:57:34    100s] (I)       GCell align ref   : 20000 20000
[02/20 13:57:34    100s] [NR-eGR] Track table information for default rule: 
[02/20 13:57:34    100s] [NR-eGR] M1 has no routable track
[02/20 13:57:34    100s] [NR-eGR] M2 has single uniform track structure
[02/20 13:57:34    100s] [NR-eGR] M3 has single uniform track structure
[02/20 13:57:34    100s] [NR-eGR] M4 has single uniform track structure
[02/20 13:57:34    100s] [NR-eGR] M5 has single uniform track structure
[02/20 13:57:34    100s] [NR-eGR] M6 has single uniform track structure
[02/20 13:57:34    100s] [NR-eGR] M7 has single uniform track structure
[02/20 13:57:34    100s] [NR-eGR] M8 has single uniform track structure
[02/20 13:57:34    100s] (I)       ===========================================================================
[02/20 13:57:34    100s] (I)       == Report All Rule Vias ==
[02/20 13:57:34    100s] (I)       ===========================================================================
[02/20 13:57:34    100s] (I)        Via Rule : (Default)
[02/20 13:57:34    100s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:57:34    100s] (I)       ---------------------------------------------------------------------------
[02/20 13:57:34    100s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[02/20 13:57:34    100s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:57:34    100s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:57:34    100s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:57:34    100s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[02/20 13:57:34    100s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[02/20 13:57:34    100s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[02/20 13:57:34    100s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:57:34    100s] (I)       ===========================================================================
[02/20 13:57:34    100s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] [NR-eGR] Read 188 PG shapes
[02/20 13:57:34    100s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:57:34    100s] [NR-eGR] #Instance Blockages : 0
[02/20 13:57:34    100s] [NR-eGR] #PG Blockages       : 188
[02/20 13:57:34    100s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:57:34    100s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:57:34    100s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:57:34    100s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 62
[02/20 13:57:34    100s] (I)       readDataFromPlaceDB
[02/20 13:57:34    100s] (I)       Read net information..
[02/20 13:57:34    100s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=1
[02/20 13:57:34    100s] (I)       Read testcase time = 0.000 seconds
[02/20 13:57:34    100s] 
[02/20 13:57:34    100s] (I)       early_global_route_priority property id does not exist.
[02/20 13:57:34    100s] (I)       Start initializing grid graph
[02/20 13:57:34    100s] (I)       End initializing grid graph
[02/20 13:57:34    100s] (I)       Model blockages into capacity
[02/20 13:57:34    100s] (I)       Read Num Blocks=188  Num Prerouted Wires=62  Num CS=0
[02/20 13:57:34    100s] (I)       Started Modeling ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Modeling Layer 1 ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Modeling Layer 2 ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 21
[02/20 13:57:34    100s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Modeling Layer 3 ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 28
[02/20 13:57:34    100s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Modeling Layer 4 ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 9
[02/20 13:57:34    100s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Modeling Layer 5 ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 3
[02/20 13:57:34    100s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Modeling Layer 6 ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 1
[02/20 13:57:34    100s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Modeling Layer 7 ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:34    100s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Modeling Layer 8 ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:34    100s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       -- layer congestion ratio --
[02/20 13:57:34    100s] (I)       Layer 1 : 0.100000
[02/20 13:57:34    100s] (I)       Layer 2 : 0.700000
[02/20 13:57:34    100s] (I)       Layer 3 : 0.700000
[02/20 13:57:34    100s] (I)       Layer 4 : 0.700000
[02/20 13:57:34    100s] (I)       Layer 5 : 0.700000
[02/20 13:57:34    100s] (I)       Layer 6 : 0.700000
[02/20 13:57:34    100s] (I)       Layer 7 : 0.700000
[02/20 13:57:34    100s] (I)       Layer 8 : 0.700000
[02/20 13:57:34    100s] (I)       ----------------------------
[02/20 13:57:34    100s] (I)       Number of ignored nets = 1
[02/20 13:57:34    100s] (I)       Number of fixed nets = 1.  Ignored: Yes
[02/20 13:57:34    100s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:57:34    100s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:57:34    100s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:57:34    100s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:57:34    100s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:57:34    100s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:57:34    100s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:57:34    100s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:57:34    100s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1548.8 MB
[02/20 13:57:34    100s] (I)       Ndr track 0 does not exist
[02/20 13:57:34    100s] (I)       Ndr track 0 does not exist
[02/20 13:57:34    100s] (I)       Layer1  viaCost=300.00
[02/20 13:57:34    100s] (I)       Layer2  viaCost=100.00
[02/20 13:57:34    100s] (I)       Layer3  viaCost=100.00
[02/20 13:57:34    100s] (I)       Layer4  viaCost=100.00
[02/20 13:57:34    100s] (I)       Layer5  viaCost=100.00
[02/20 13:57:34    100s] (I)       Layer6  viaCost=200.00
[02/20 13:57:34    100s] (I)       Layer7  viaCost=100.00
[02/20 13:57:34    100s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:57:34    100s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:57:34    100s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:57:34    100s] (I)       Site width          :   400  (dbu)
[02/20 13:57:34    100s] (I)       Row height          :  3600  (dbu)
[02/20 13:57:34    100s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:57:34    100s] (I)       GCell width         :  3600  (dbu)
[02/20 13:57:34    100s] (I)       GCell height        :  3600  (dbu)
[02/20 13:57:34    100s] (I)       Grid                :    23    21     8
[02/20 13:57:34    100s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:57:34    100s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:57:34    100s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:57:34    100s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:57:34    100s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:57:34    100s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:34    100s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:34    100s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:57:34    100s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:57:34    100s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:57:34    100s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:57:34    100s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:57:34    100s] (I)       --------------------------------------------------------
[02/20 13:57:34    100s] 
[02/20 13:57:34    100s] [NR-eGR] ============ Routing rule table ============
[02/20 13:57:34    100s] [NR-eGR] Rule id: 0  Nets: 0 
[02/20 13:57:34    100s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[02/20 13:57:34    100s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/20 13:57:34    100s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[02/20 13:57:34    100s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:34    100s] [NR-eGR] Rule id: 1  Nets: 46 
[02/20 13:57:34    100s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:57:34    100s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:57:34    100s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:34    100s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:34    100s] [NR-eGR] ========================================
[02/20 13:57:34    100s] [NR-eGR] 
[02/20 13:57:34    100s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:57:34    100s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:57:34    100s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:57:34    100s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:57:34    100s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:57:34    100s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:57:34    100s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:57:34    100s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:57:34    100s] (I)       After initializing earlyGlobalRoute syMemory usage = 1548.8 MB
[02/20 13:57:34    100s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Global Routing ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       ============= Initialization =============
[02/20 13:57:34    100s] (I)       totalPins=98  totalGlobalPin=98 (100.00%)
[02/20 13:57:34    100s] (I)       Started Build MST ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Generate topology with single threads
[02/20 13:57:34    100s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:57:34    100s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 8]
[02/20 13:57:34    100s] (I)       ============  Phase 1a Route ============
[02/20 13:57:34    100s] (I)       Started Phase 1a ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:34    100s] (I)       
[02/20 13:57:34    100s] (I)       ============  Phase 1b Route ============
[02/20 13:57:34    100s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:34    100s] (I)       
[02/20 13:57:34    100s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[02/20 13:57:34    100s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:57:34    100s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:57:34    100s] (I)       ============  Phase 1c Route ============
[02/20 13:57:34    100s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:34    100s] (I)       
[02/20 13:57:34    100s] (I)       ============  Phase 1d Route ============
[02/20 13:57:34    100s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:34    100s] (I)       
[02/20 13:57:34    100s] (I)       ============  Phase 1e Route ============
[02/20 13:57:34    100s] (I)       Started Phase 1e ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:34    100s] (I)       
[02/20 13:57:34    100s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[02/20 13:57:34    100s] [NR-eGR] 
[02/20 13:57:34    100s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Running layer assignment with 1 threads
[02/20 13:57:34    100s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       ============  Phase 1l Route ============
[02/20 13:57:34    100s] (I)       
[02/20 13:57:34    100s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:57:34    100s] [NR-eGR]                        OverCon            
[02/20 13:57:34    100s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:57:34    100s] [NR-eGR]       Layer                (0)    OverCon 
[02/20 13:57:34    100s] [NR-eGR] ----------------------------------------------
[02/20 13:57:34    100s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:34    100s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:34    100s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:34    100s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:34    100s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:34    100s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:34    100s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:34    100s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:34    100s] [NR-eGR] ----------------------------------------------
[02/20 13:57:34    100s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:57:34    100s] [NR-eGR] 
[02/20 13:57:34    100s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:57:34    100s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:57:34    100s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:57:34    100s] (I)       ============= track Assignment ============
[02/20 13:57:34    100s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Started Greedy Track Assignment ( Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/20 13:57:34    100s] (I)       Running track assignment with 1 threads
[02/20 13:57:34    100s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] (I)       Run Multi-thread track assignment
[02/20 13:57:34    100s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1548.76 MB )
[02/20 13:57:34    100s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:34    100s] [NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 117
[02/20 13:57:34    100s] [NR-eGR]     M2  (2V) length: 1.334000e+02um, number of vias: 133
[02/20 13:57:34    100s] [NR-eGR]     M3  (3H) length: 3.512500e+02um, number of vias: 20
[02/20 13:57:34    100s] [NR-eGR]     M4  (4V) length: 2.720000e+01um, number of vias: 3
[02/20 13:57:34    100s] [NR-eGR]     M5  (5H) length: 1.140000e+01um, number of vias: 2
[02/20 13:57:34    100s] [NR-eGR]     M6  (6V) length: 8.600000e+00um, number of vias: 0
[02/20 13:57:34    100s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:34    100s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[02/20 13:57:34    100s] [NR-eGR] Total length: 5.320500e+02um, number of vias: 275
[02/20 13:57:34    100s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:34    100s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[02/20 13:57:34    100s] [NR-eGR] --------------------------------------------------------------------------
[02/20 13:57:34    100s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1528.24 MB )
[02/20 13:57:34    100s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'preRoute' .
[02/20 13:57:34    100s] PreRoute RC Extraction called for design add.
[02/20 13:57:34    100s] RC Extraction called in multi-corner(2) mode.
[02/20 13:57:34    100s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:57:34    100s] RCMode: PreRoute
[02/20 13:57:34    100s]       RC Corner Indexes            0       1   
[02/20 13:57:34    100s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:57:34    100s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:34    100s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:34    100s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:34    100s] Shrink Factor                : 1.00000
[02/20 13:57:34    100s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/20 13:57:34    100s] Using capacitance table file ...
[02/20 13:57:34    100s] LayerId::1 widthSet size::4
[02/20 13:57:34    100s] LayerId::2 widthSet size::4
[02/20 13:57:34    100s] LayerId::3 widthSet size::4
[02/20 13:57:34    100s] LayerId::4 widthSet size::4
[02/20 13:57:34    100s] LayerId::5 widthSet size::4
[02/20 13:57:34    100s] LayerId::6 widthSet size::4
[02/20 13:57:34    100s] LayerId::7 widthSet size::4
[02/20 13:57:34    100s] LayerId::8 widthSet size::4
[02/20 13:57:34    100s] Updating RC grid for preRoute extraction ...
[02/20 13:57:34    100s] Initializing multi-corner capacitance tables ... 
[02/20 13:57:35    100s] Initializing multi-corner resistance tables ...
[02/20 13:57:35    100s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.008814 ; aWlH: 0.000000 ; Pmax: 0.807200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[02/20 13:57:35    100s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1528.242M)
[02/20 13:57:35    100s] Compute RC Scale Done ...
[02/20 13:57:35    100s] OPERPROF: Starting HotSpotCal at level 1, MEM:1528.2M
[02/20 13:57:35    100s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:35    100s] [hotspot] |            |   max hotspot | total hotspot |
[02/20 13:57:35    100s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:35    100s] [hotspot] | normalized |          0.00 |          0.00 |
[02/20 13:57:35    100s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:35    100s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:57:35    100s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:57:35    100s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1528.2M
[02/20 13:57:35    100s] #################################################################################
[02/20 13:57:35    100s] # Design Stage: PreRoute
[02/20 13:57:35    100s] # Design Name: add
[02/20 13:57:35    100s] # Design Mode: 65nm
[02/20 13:57:35    100s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:57:35    100s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:57:35    100s] # Signoff Settings: SI Off 
[02/20 13:57:35    100s] #################################################################################
[02/20 13:57:35    100s] Calculate delays in BcWc mode...
[02/20 13:57:35    100s] Topological Sorting (REAL = 0:00:00.0, MEM = 1532.3M, InitMEM = 1532.3M)
[02/20 13:57:35    100s] Start delay calculation (fullDC) (1 T). (MEM=1532.27)
[02/20 13:57:35    100s] End AAE Lib Interpolated Model. (MEM=1543.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:35    100s] Total number of fetched objects 47
[02/20 13:57:35    100s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:35    100s] End delay calculation. (MEM=1591.48 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:57:35    100s] End delay calculation (fullDC). (MEM=1591.48 CPU=0:00:00.3 REAL=0:00:00.0)
[02/20 13:57:35    100s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1591.5M) ***
[02/20 13:57:35    100s] Begin: GigaOpt postEco DRV Optimization
[02/20 13:57:35    100s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS -max_fanout
[02/20 13:57:35    100s] Info: 1 net with fixed/cover wires excluded.
[02/20 13:57:35    100s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:57:35    100s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:41.0/0:01:55.2 (0.9), mem = 1591.5M
[02/20 13:57:35    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.11
[02/20 13:57:35    100s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:35    100s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:57:35    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=1591.5M
[02/20 13:57:35    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:1591.5M
[02/20 13:57:35    100s] z: 2, totalTracks: 1
[02/20 13:57:35    100s] z: 4, totalTracks: 1
[02/20 13:57:35    100s] z: 6, totalTracks: 1
[02/20 13:57:35    100s] z: 8, totalTracks: 1
[02/20 13:57:35    100s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:35    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1591.5M
[02/20 13:57:35    101s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1591.5M
[02/20 13:57:35    101s] Core basic site is core
[02/20 13:57:35    101s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:57:35    101s] SiteArray: use 12,288 bytes
[02/20 13:57:35    101s] SiteArray: current memory after site array memory allocation 1591.5M
[02/20 13:57:35    101s] SiteArray: FP blocked sites are writable
[02/20 13:57:35    101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:57:35    101s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1591.5M
[02/20 13:57:35    101s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:57:35    101s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1591.5M
[02/20 13:57:35    101s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.071, MEM:1591.5M
[02/20 13:57:35    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1591.5M
[02/20 13:57:35    101s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1591.5MB).
[02/20 13:57:35    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.090, MEM:1591.5M
[02/20 13:57:35    101s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:57:35    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=1591.5M
[02/20 13:57:35    101s] ### Creating RouteCongInterface, started
[02/20 13:57:35    101s] 
[02/20 13:57:35    101s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[02/20 13:57:35    101s] 
[02/20 13:57:35    101s] #optDebug: {0, 1.200}
[02/20 13:57:35    101s] ### Creating RouteCongInterface, finished
[02/20 13:57:35    101s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=1591.5M
[02/20 13:57:35    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=1591.5M
[02/20 13:57:37    103s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1610.6M
[02/20 13:57:37    103s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1610.6M
[02/20 13:57:37    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:57:37    103s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/20 13:57:37    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:57:37    103s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/20 13:57:37    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:57:37    103s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:57:37    103s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.38|     0.00|       0|       0|       0|  97.31|          |         |
[02/20 13:57:37    103s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:57:37    103s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.38|     0.00|       0|       0|       0|  97.31| 0:00:00.0|  1610.6M|
[02/20 13:57:37    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:57:37    103s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:57:37    103s] Layer 3 has 1 constrained nets 
[02/20 13:57:37    103s] **** End NDR-Layer Usage Statistics ****
[02/20 13:57:37    103s] 
[02/20 13:57:37    103s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1610.6M) ***
[02/20 13:57:37    103s] 
[02/20 13:57:37    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1591.5M
[02/20 13:57:37    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1591.5M
[02/20 13:57:37    103s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:57:37    103s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:37    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.11
[02/20 13:57:37    103s] *** DrvOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:01:43.2/0:01:57.5 (0.9), mem = 1591.5M
[02/20 13:57:37    103s] 
[02/20 13:57:37    103s] =============================================================================================
[02/20 13:57:37    103s]  Step TAT Report for DrvOpt #3
[02/20 13:57:37    103s] =============================================================================================
[02/20 13:57:37    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:37    103s] ---------------------------------------------------------------------------------------------
[02/20 13:57:37    103s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:37    103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:37    103s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/20 13:57:37    103s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   17.7
[02/20 13:57:37    103s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:37    103s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:37    103s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:37    103s] [ MISC                   ]          0:00:02.2  (  95.8 % )     0:00:02.2 /  0:00:02.2    1.0
[02/20 13:57:37    103s] ---------------------------------------------------------------------------------------------
[02/20 13:57:37    103s]  DrvOpt #3 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[02/20 13:57:37    103s] ---------------------------------------------------------------------------------------------
[02/20 13:57:37    103s] 
[02/20 13:57:37    103s] End: GigaOpt postEco DRV Optimization
[02/20 13:57:37    103s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[02/20 13:57:37    103s] GigaOpt: WNS bump threshold: -14.5
[02/20 13:57:37    103s] Begin: GigaOpt postEco optimization
[02/20 13:57:37    103s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/20 13:57:37    103s] Info: 1 net with fixed/cover wires excluded.
[02/20 13:57:37    103s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:57:37    103s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:43.3/0:01:57.5 (0.9), mem = 1591.5M
[02/20 13:57:37    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.12
[02/20 13:57:37    103s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:37    103s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:57:37    103s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=1591.5M
[02/20 13:57:37    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:1591.5M
[02/20 13:57:37    103s] z: 2, totalTracks: 1
[02/20 13:57:37    103s] z: 4, totalTracks: 1
[02/20 13:57:37    103s] z: 6, totalTracks: 1
[02/20 13:57:37    103s] z: 8, totalTracks: 1
[02/20 13:57:37    103s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:37    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1591.5M
[02/20 13:57:37    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.078, MEM:1591.5M
[02/20 13:57:37    103s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1591.5MB).
[02/20 13:57:37    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.085, MEM:1591.5M
[02/20 13:57:37    103s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:57:37    103s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=1591.5M
[02/20 13:57:37    103s] ### Creating RouteCongInterface, started
[02/20 13:57:37    103s] 
[02/20 13:57:37    103s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[02/20 13:57:37    103s] 
[02/20 13:57:37    103s] #optDebug: {0, 1.200}
[02/20 13:57:37    103s] ### Creating RouteCongInterface, finished
[02/20 13:57:37    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=1591.5M
[02/20 13:57:37    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=1591.5M
[02/20 13:57:43    108s] *info: 1 clock net excluded
[02/20 13:57:43    108s] *info: 2 special nets excluded.
[02/20 13:57:43    108s] *info: 2 no-driver nets excluded.
[02/20 13:57:43    108s] *info: 1 net with fixed/cover wires excluded.
[02/20 13:57:45    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.22464.2
[02/20 13:57:45    110s] PathGroup :  reg2reg  TargetSlack : 0 
[02/20 13:57:45    110s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 97.31
[02/20 13:57:45    110s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.871|0.000|
|reg2reg   |0.380|0.000|
|HEPG      |0.380|0.000|
|All Paths |0.380|0.000|
+----------+-----+-----+

[02/20 13:57:45    110s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:57:45    110s] Layer 3 has 1 constrained nets 
[02/20 13:57:45    110s] **** End NDR-Layer Usage Statistics ****
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1610.6M) ***
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.22464.2
[02/20 13:57:45    110s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1591.5M
[02/20 13:57:45    110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1591.5M
[02/20 13:57:45    110s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:57:45    110s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:45    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.12
[02/20 13:57:45    110s] *** SetupOpt [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:01:50.7/0:02:04.9 (0.9), mem = 1591.5M
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] =============================================================================================
[02/20 13:57:45    110s]  Step TAT Report for WnsOpt #2
[02/20 13:57:45    110s] =============================================================================================
[02/20 13:57:45    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:45    110s] ---------------------------------------------------------------------------------------------
[02/20 13:57:45    110s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:45    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:45    110s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/20 13:57:45    110s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:45    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:45    110s] [ TransformInit          ]      1   0:00:07.3  (  98.6 % )     0:00:07.3 /  0:00:07.3    1.0
[02/20 13:57:45    110s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[02/20 13:57:45    110s] ---------------------------------------------------------------------------------------------
[02/20 13:57:45    110s]  WnsOpt #2 TOTAL                    0:00:07.4  ( 100.0 % )     0:00:07.4 /  0:00:07.4    1.0
[02/20 13:57:45    110s] ---------------------------------------------------------------------------------------------
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] End: GigaOpt postEco optimization
[02/20 13:57:45    110s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[02/20 13:57:45    110s] GigaOpt: Skipping nonLegal postEco optimization
[02/20 13:57:45    110s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[02/20 13:57:45    110s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=1591.5M
[02/20 13:57:45    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=1591.5M
[02/20 13:57:45    110s] Re-routed 0 nets
[02/20 13:57:45    110s]   Timing/DRV Snapshot: (REF)
[02/20 13:57:45    110s]      Weighted WNS: 0.000
[02/20 13:57:45    110s]       All  PG WNS: 0.000
[02/20 13:57:45    110s]       High PG WNS: 0.000
[02/20 13:57:45    110s]       All  PG TNS: 0.000
[02/20 13:57:45    110s]       High PG TNS: 0.000
[02/20 13:57:45    110s]          Tran DRV: 0
[02/20 13:57:45    110s]           Cap DRV: 0
[02/20 13:57:45    110s]        Fanout DRV: 0
[02/20 13:57:45    110s]            Glitch: 0
[02/20 13:57:45    110s]    Category Slack: { [L, 0.380] [H, 0.380] }
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] **optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1247.5M, totSessionCpu=0:01:51 **
[02/20 13:57:45    110s] **optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1245.5M, totSessionCpu=0:01:51 **
[02/20 13:57:45    110s] ** Profile ** Start :  cpu=0:00:00.0, mem=1547.5M
[02/20 13:57:45    110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1547.5M
[02/20 13:57:45    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:1547.5M
[02/20 13:57:45    110s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1547.5M
[02/20 13:57:45    110s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1557.5M
[02/20 13:57:45    110s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1557.5M
[02/20 13:57:45    110s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.380  |  0.380  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1557.5M
[02/20 13:57:45    110s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -postCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[02/20 13:57:45    110s] Info: 1 net with fixed/cover wires excluded.
[02/20 13:57:45    110s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:57:45    110s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=1557.5M
[02/20 13:57:45    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=1557.5M
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Begin: Power Optimization
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Begin Power Analysis
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s]              0V	    VSS
[02/20 13:57:45    110s]            0.9V	    VDD
[02/20 13:57:45    110s] Begin Processing Timing Library for Power Calculation
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Begin Processing Timing Library for Power Calculation
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Begin Processing Power Net/Grid for Power Calculation
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Begin Processing Timing Window Data for Power Calculation
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Begin Processing User Attributes
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Begin Processing Signal Activity
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Begin Power Computation
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s]       ----------------------------------------------------------
[02/20 13:57:45    110s]       # of cell(s) missing both power/leakage table: 0
[02/20 13:57:45    110s]       # of cell(s) missing power table: 0
[02/20 13:57:45    110s]       # of cell(s) missing leakage table: 0
[02/20 13:57:45    110s]       # of MSMV cell(s) missing power_level: 0
[02/20 13:57:45    110s]       ----------------------------------------------------------
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Begin Processing User Attributes
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1245.90MB/2707.05MB/1245.90MB)
[02/20 13:57:45    110s] 
[02/20 13:57:45    110s] *



[02/20 13:57:45    110s] Total Power
[02/20 13:57:45    110s] -----------------------------------------------------------------------------------------
[02/20 13:57:45    110s] Total Internal Power:        0.12440149 	   93.0355%
[02/20 13:57:45    110s] Total Switching Power:       0.00672153 	    5.0268%
[02/20 13:57:45    110s] Total Leakage Power:         0.00259093 	    1.9377%
[02/20 13:57:45    110s] Total Power:                 0.13371396
[02/20 13:57:45    110s] -----------------------------------------------------------------------------------------
[02/20 13:57:45    110s] Processing average sequential pin duty cycle 
[02/20 13:57:45    110s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:57:45    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:51 mem=1576.6M
[02/20 13:57:45    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1576.6M
[02/20 13:57:45    110s] z: 2, totalTracks: 1
[02/20 13:57:45    110s] z: 4, totalTracks: 1
[02/20 13:57:45    110s] z: 6, totalTracks: 1
[02/20 13:57:45    110s] z: 8, totalTracks: 1
[02/20 13:57:45    110s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:45    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1576.6M
[02/20 13:57:45    111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1576.6M
[02/20 13:57:45    111s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1576.6MB).
[02/20 13:57:45    111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.079, MEM:1576.6M
[02/20 13:57:45    111s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:57:45    111s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:51 mem=1576.6M
[02/20 13:57:45    111s]   Timing Snapshot: (REF)
[02/20 13:57:45    111s]      Weighted WNS: 0.000
[02/20 13:57:45    111s]       All  PG WNS: 0.000
[02/20 13:57:45    111s]       High PG WNS: 0.000
[02/20 13:57:45    111s]       All  PG TNS: 0.000
[02/20 13:57:45    111s]       High PG TNS: 0.000
[02/20 13:57:45    111s]    Category Slack: { [L, 0.380] [H, 0.380] }
[02/20 13:57:45    111s] 
[02/20 13:57:46    111s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1592.6M
[02/20 13:57:46    111s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1592.6M
[02/20 13:57:46    111s] 
[02/20 13:57:46    111s] Phase 1 finished in (cpu = 0:00:00.0) (real = 0:00:00.0) **
[02/20 13:57:46    111s] 
[02/20 13:57:46    111s] =============================================================================================
[02/20 13:57:46    111s]  Step TAT Report for PowerOpt #3
[02/20 13:57:46    111s] =============================================================================================
[02/20 13:57:46    111s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:46    111s] ---------------------------------------------------------------------------------------------
[02/20 13:57:46    111s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:46    111s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    4.9
[02/20 13:57:46    111s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:46    111s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:46    111s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/20 13:57:46    111s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.1
[02/20 13:57:46    111s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:46    111s] [ OptEval                ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.9
[02/20 13:57:46    111s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:46    111s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:46    111s] [ MISC                   ]          0:00:00.9  (  98.0 % )     0:00:00.9 /  0:00:00.8    1.0
[02/20 13:57:46    111s] ---------------------------------------------------------------------------------------------
[02/20 13:57:46    111s]  PowerOpt #3 TOTAL                  0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:57:46    111s] ---------------------------------------------------------------------------------------------
[02/20 13:57:46    111s] 
[02/20 13:57:46    111s] Finished Timing Update in (cpu = 0:00:00.9) (real = 0:00:01.0) **
[02/20 13:57:46    111s] OPT: Doing preprocessing before recovery...
[02/20 13:57:46    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1632.8M
[02/20 13:57:46    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1632.8M
[02/20 13:57:46    112s]   Timing Snapshot: (TGT)
[02/20 13:57:46    112s]      Weighted WNS: 0.000
[02/20 13:57:46    112s]       All  PG WNS: 0.000
[02/20 13:57:46    112s]       High PG WNS: 0.000
[02/20 13:57:46    112s]       All  PG TNS: 0.000
[02/20 13:57:46    112s]       High PG TNS: 0.000
[02/20 13:57:46    112s]    Category Slack: { [L, 0.380] [H, 0.380] }
[02/20 13:57:46    112s] 
[02/20 13:57:46    112s] Checking setup slack degradation ...
[02/20 13:57:46    112s] 
[02/20 13:57:46    112s] Recovery Manager:
[02/20 13:57:46    112s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/20 13:57:46    112s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/20 13:57:46    112s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[02/20 13:57:46    112s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[02/20 13:57:46    112s] 
[02/20 13:57:46    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.076, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.076, MEM:1667.9M
[02/20 13:57:46    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.12
[02/20 13:57:46    112s] OPERPROF: Starting RefinePlace at level 1, MEM:1667.9M
[02/20 13:57:46    112s] *** Starting refinePlace (0:01:52 mem=1667.9M) ***
[02/20 13:57:46    112s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:46    112s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:46    112s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1667.9M
[02/20 13:57:46    112s] Starting refinePlace ...
[02/20 13:57:46    112s] 
[02/20 13:57:46    112s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:57:46    112s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:46    112s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1667.9MB) @(0:01:52 - 0:01:52).
[02/20 13:57:46    112s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:46    112s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
[02/20 13:57:46    112s] Statistics of distance of Instance movement in refine placement:
[02/20 13:57:46    112s]   maximum (X+Y) =         0.00 um
[02/20 13:57:46    112s]   mean    (X+Y) =         0.00 um
[02/20 13:57:46    112s] Summary Report:
[02/20 13:57:46    112s] Instances move: 0 (out of 28 movable)
[02/20 13:57:46    112s] Instances flipped: 0
[02/20 13:57:46    112s] Mean displacement: 0.00 um
[02/20 13:57:46    112s] Max displacement: 0.00 um 
[02/20 13:57:46    112s] Total instances moved : 0
[02/20 13:57:46    112s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.003, MEM:1667.9M
[02/20 13:57:46    112s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:46    112s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
[02/20 13:57:46    112s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1667.9MB) @(0:01:52 - 0:01:52).
[02/20 13:57:46    112s] *** Finished refinePlace (0:01:52 mem=1667.9M) ***
[02/20 13:57:46    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.12
[02/20 13:57:46    112s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.008, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1667.9M
[02/20 13:57:46    112s] Finished re-routing un-routed nets (0:00:00.0 1667.9M)
[02/20 13:57:46    112s] 
[02/20 13:57:46    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1667.9M
[02/20 13:57:46    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:1667.9M
[02/20 13:57:46    112s] 
[02/20 13:57:46    112s] Density : 0.9731
[02/20 13:57:46    112s] Max route overflow : 0.0000
[02/20 13:57:46    112s] 
[02/20 13:57:46    112s] Begin: Core Power Optimization
[02/20 13:57:46    112s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:52.3/0:02:06.6 (0.9), mem = 1667.9M
[02/20 13:57:46    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.14
[02/20 13:57:46    112s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:46    112s] ### Creating RouteCongInterface, started
[02/20 13:57:46    112s] 
[02/20 13:57:46    112s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[02/20 13:57:46    112s] 
[02/20 13:57:46    112s] #optDebug: {0, 1.200}
[02/20 13:57:46    112s] ### Creating RouteCongInterface, finished
[02/20 13:57:46    112s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=1667.9M
[02/20 13:57:46    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=1667.9M
[02/20 13:57:46    112s] Usable buffer cells for single buffer setup transform:
[02/20 13:57:46    112s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[02/20 13:57:46    112s] Number of usable buffer cells above: 18
[02/20 13:57:47    113s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1667.9M
[02/20 13:57:47    113s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:57:47    113s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 97.31
[02/20 13:57:47    113s] +----------+---------+--------+--------+------------+--------+
[02/20 13:57:47    113s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/20 13:57:47    113s] +----------+---------+--------+--------+------------+--------+
[02/20 13:57:47    113s] |    97.31%|        -|   0.000|   0.000|   0:00:00.0| 1667.9M|
[02/20 13:57:47    113s] Running power reclaim iteration with 29.63659 cutoff 
[02/20 13:57:47    113s] |    97.31%|        0|   0.000|   0.000|   0:00:00.0| 1667.9M|
[02/20 13:57:47    113s] Running power reclaim iteration with 29.63659 cutoff 
[02/20 13:57:47    113s] |    97.31%|        0|   0.000|   0.000|   0:00:00.0| 1667.9M|
[02/20 13:57:47    113s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[02/20 13:57:47    113s] Running power reclaim iteration with 29.63659 cutoff 
[02/20 13:57:47    113s] |    97.31%|        0|   0.000|   0.000|   0:00:00.0| 1667.9M|
[02/20 13:57:47    113s] Running power reclaim iteration with 5.92732 cutoff 
[02/20 13:57:47    113s] |    97.31%|        0|   0.000|   0.000|   0:00:00.0| 1667.9M|
[02/20 13:57:47    113s] +----------+---------+--------+--------+------------+--------+
[02/20 13:57:47    113s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 97.31
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/20 13:57:47    113s] --------------------------------------------------------------
[02/20 13:57:47    113s] |                                   | Total     | Sequential |
[02/20 13:57:47    113s] --------------------------------------------------------------
[02/20 13:57:47    113s] | Num insts resized                 |       0  |       0    |
[02/20 13:57:47    113s] | Num insts undone                  |       0  |       0    |
[02/20 13:57:47    113s] | Num insts Downsized               |       0  |       0    |
[02/20 13:57:47    113s] | Num insts Samesized               |       0  |       0    |
[02/20 13:57:47    113s] | Num insts Upsized                 |       0  |       0    |
[02/20 13:57:47    113s] | Num multiple commits+uncommits    |       0  |       -    |
[02/20 13:57:47    113s] --------------------------------------------------------------
[02/20 13:57:47    113s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:57:47    113s] Layer 3 has 1 constrained nets 
[02/20 13:57:47    113s] **** End NDR-Layer Usage Statistics ****
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] Number of insts committed for which the initial cell was dont use = 0
[02/20 13:57:47    113s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[02/20 13:57:47    113s] End: Core Power Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[02/20 13:57:47    113s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:47    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.14
[02/20 13:57:47    113s] *** PowerOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:53.2/0:02:07.5 (0.9), mem = 1667.9M
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] =============================================================================================
[02/20 13:57:47    113s]  Step TAT Report for PowerOpt #4
[02/20 13:57:47    113s] =============================================================================================
[02/20 13:57:47    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:47    113s] ---------------------------------------------------------------------------------------------
[02/20 13:57:47    113s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:47    113s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:47    113s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:47    113s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:47    113s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[02/20 13:57:47    113s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[02/20 13:57:47    113s] [ OptGetWeight           ]     23   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:47    113s] [ OptEval                ]     23   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[02/20 13:57:47    113s] [ OptCommit              ]     23   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:47    113s] [ PostCommitDelayUpdate  ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:47    113s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:47    113s] [ MISC                   ]          0:00:00.9  (  94.1 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:57:47    113s] ---------------------------------------------------------------------------------------------
[02/20 13:57:47    113s]  PowerOpt #4 TOTAL                  0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:57:47    113s] ---------------------------------------------------------------------------------------------
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.069, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.076, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.076, MEM:1667.9M
[02/20 13:57:47    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.13
[02/20 13:57:47    113s] OPERPROF: Starting RefinePlace at level 1, MEM:1667.9M
[02/20 13:57:47    113s] *** Starting refinePlace (0:01:53 mem=1667.9M) ***
[02/20 13:57:47    113s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:47    113s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:47    113s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1667.9M
[02/20 13:57:47    113s] Starting refinePlace ...
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:57:47    113s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:47    113s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1667.9MB) @(0:01:53 - 0:01:53).
[02/20 13:57:47    113s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:47    113s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
[02/20 13:57:47    113s] Statistics of distance of Instance movement in refine placement:
[02/20 13:57:47    113s]   maximum (X+Y) =         0.00 um
[02/20 13:57:47    113s]   mean    (X+Y) =         0.00 um
[02/20 13:57:47    113s] Summary Report:
[02/20 13:57:47    113s] Instances move: 0 (out of 28 movable)
[02/20 13:57:47    113s] Instances flipped: 0
[02/20 13:57:47    113s] Mean displacement: 0.00 um
[02/20 13:57:47    113s] Max displacement: 0.00 um 
[02/20 13:57:47    113s] Total instances moved : 0
[02/20 13:57:47    113s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.003, MEM:1667.9M
[02/20 13:57:47    113s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:47    113s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
[02/20 13:57:47    113s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1667.9MB) @(0:01:53 - 0:01:53).
[02/20 13:57:47    113s] *** Finished refinePlace (0:01:53 mem=1667.9M) ***
[02/20 13:57:47    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.13
[02/20 13:57:47    113s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.007, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1667.9M
[02/20 13:57:47    113s] Finished re-routing un-routed nets (0:00:00.0 1667.9M)
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1667.9M
[02/20 13:57:47    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.082, MEM:1667.9M
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] Density : 0.9731
[02/20 13:57:47    113s] Max route overflow : 0.0000
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1667.9M) ***
[02/20 13:57:47    113s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:57:47    113s]   Timing Snapshot: (TGT)
[02/20 13:57:47    113s]      Weighted WNS: 0.000
[02/20 13:57:47    113s]       All  PG WNS: 0.000
[02/20 13:57:47    113s]       High PG WNS: 0.000
[02/20 13:57:47    113s]       All  PG TNS: 0.000
[02/20 13:57:47    113s]       High PG TNS: 0.000
[02/20 13:57:47    113s]    Category Slack: { [L, 0.380] [H, 0.380] }
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] Checking setup slack degradation ...
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] Recovery Manager:
[02/20 13:57:47    113s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/20 13:57:47    113s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/20 13:57:47    113s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[02/20 13:57:47    113s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[02/20 13:57:47    113s] Info: 1 net with fixed/cover wires excluded.
[02/20 13:57:47    113s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:57:47    113s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:53.4/0:02:07.7 (0.9), mem = 1667.9M
[02/20 13:57:47    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.15
[02/20 13:57:47    113s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:47    113s] ### Creating RouteCongInterface, started
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[02/20 13:57:47    113s] 
[02/20 13:57:47    113s] #optDebug: {0, 1.200}
[02/20 13:57:47    113s] ### Creating RouteCongInterface, finished
[02/20 13:57:47    113s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=1667.9M
[02/20 13:57:47    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=1667.9M
[02/20 13:57:53    118s] Info: 1 net with fixed/cover wires excluded.
[02/20 13:57:53    118s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:57:54    120s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1677.4M
[02/20 13:57:54    120s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1677.4M
[02/20 13:57:54    120s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
[02/20 13:57:54    120s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
[02/20 13:57:54    120s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
[02/20 13:57:54    120s] |   0.072|    0.380|   0.000|    0.000|    97.31%|   0:00:00.0| 1677.4M|   WC_VIEW|       NA| NA           |
[02/20 13:57:54    120s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
[02/20 13:57:54    120s] 
[02/20 13:57:54    120s] *** Finish post-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1677.4M) ***
[02/20 13:57:54    120s] 
[02/20 13:57:54    120s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1677.4M) ***
[02/20 13:57:54    120s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:57:54    120s] Layer 3 has 1 constrained nets 
[02/20 13:57:54    120s] **** End NDR-Layer Usage Statistics ****
[02/20 13:57:54    120s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:57:54    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.15
[02/20 13:57:54    120s] *** SetupOpt [finish] : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:02:00.5/0:02:14.7 (0.9), mem = 1667.9M
[02/20 13:57:54    120s] 
[02/20 13:57:54    120s] =============================================================================================
[02/20 13:57:54    120s]  Step TAT Report for HardenOpt #2
[02/20 13:57:54    120s] =============================================================================================
[02/20 13:57:54    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:54    120s] ---------------------------------------------------------------------------------------------
[02/20 13:57:54    120s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:54    120s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:54    120s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:54    120s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:54    120s] [ TransformInit          ]      1   0:00:07.0  (  99.8 % )     0:00:07.0 /  0:00:07.0    1.0
[02/20 13:57:54    120s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.5
[02/20 13:57:54    120s] ---------------------------------------------------------------------------------------------
[02/20 13:57:54    120s]  HardenOpt #2 TOTAL                 0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[02/20 13:57:54    120s] ---------------------------------------------------------------------------------------------
[02/20 13:57:54    120s] 
[02/20 13:57:54    120s] Executing incremental physical updates
[02/20 13:57:54    120s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1667.9M
[02/20 13:57:54    120s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1667.9M
[02/20 13:57:54    120s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1667.9M
[02/20 13:57:54    120s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1667.9M
[02/20 13:57:54    120s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1667.9M
[02/20 13:57:55    120s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:1667.9M
[02/20 13:57:55    120s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.076, MEM:1667.9M
[02/20 13:57:55    120s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.076, MEM:1667.9M
[02/20 13:57:55    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.14
[02/20 13:57:55    120s] OPERPROF: Starting RefinePlace at level 1, MEM:1667.9M
[02/20 13:57:55    120s] *** Starting refinePlace (0:02:01 mem=1667.9M) ***
[02/20 13:57:55    120s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:55    120s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:55    120s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1667.9M
[02/20 13:57:55    120s] Starting refinePlace ...
[02/20 13:57:55    120s] 
[02/20 13:57:55    120s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:57:55    120s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:55    120s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1667.9MB) @(0:02:01 - 0:02:01).
[02/20 13:57:55    120s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:57:55    120s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
[02/20 13:57:55    120s] Statistics of distance of Instance movement in refine placement:
[02/20 13:57:55    120s]   maximum (X+Y) =         0.00 um
[02/20 13:57:55    120s]   mean    (X+Y) =         0.00 um
[02/20 13:57:55    120s] Summary Report:
[02/20 13:57:55    120s] Instances move: 0 (out of 28 movable)
[02/20 13:57:55    120s] Instances flipped: 0
[02/20 13:57:55    120s] Mean displacement: 0.00 um
[02/20 13:57:55    120s] Max displacement: 0.00 um 
[02/20 13:57:55    120s] Total instances moved : 0
[02/20 13:57:55    120s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.003, MEM:1667.9M
[02/20 13:57:55    120s] Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
[02/20 13:57:55    120s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.9MB
[02/20 13:57:55    120s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1667.9MB) @(0:02:01 - 0:02:01).
[02/20 13:57:55    120s] *** Finished refinePlace (0:02:01 mem=1667.9M) ***
[02/20 13:57:55    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.14
[02/20 13:57:55    120s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.008, MEM:1667.9M
[02/20 13:57:55    120s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1667.9M
[02/20 13:57:55    120s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1667.9M
[02/20 13:57:55    120s] Finished re-routing un-routed nets (0:00:00.0 1667.9M)
[02/20 13:57:55    120s] 
[02/20 13:57:55    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:1667.9M
[02/20 13:57:55    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1667.9M
[02/20 13:57:55    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1667.9M
[02/20 13:57:55    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:1667.9M
[02/20 13:57:55    120s] 
[02/20 13:57:55    120s] Density : 0.9731
[02/20 13:57:55    120s] Max route overflow : 0.0000
[02/20 13:57:55    120s] 
[02/20 13:57:55    120s] 
[02/20 13:57:55    120s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1667.9M) ***
[02/20 13:57:55    120s] *



[02/20 13:57:55    120s] Total Power
[02/20 13:57:55    120s] -----------------------------------------------------------------------------------------
[02/20 13:57:55    120s] Total Internal Power:        0.12440149 	   93.0355%
[02/20 13:57:55    120s] Total Switching Power:       0.00672153 	    5.0268%
[02/20 13:57:55    120s] Total Leakage Power:         0.00259093 	    1.9377%
[02/20 13:57:55    120s] Total Power:                 0.13371396
[02/20 13:57:55    120s] -----------------------------------------------------------------------------------------
[02/20 13:57:55    120s] Processing average sequential pin duty cycle 
[02/20 13:57:55    120s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1632.8M
[02/20 13:57:55    120s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1632.8M
[02/20 13:57:55    120s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:57:55    120s] ** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
[02/20 13:57:55    120s] End: Power Optimization (cpu=0:00:10, real=0:00:10, mem=1548.82M, totSessionCpu=0:02:01).
[02/20 13:57:55    120s] **optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1246.8M, totSessionCpu=0:02:01 **
[02/20 13:57:55    120s] #optDebug: fT-D <X 1 0 0 0>
[02/20 13:57:55    120s] 
[02/20 13:57:55    120s] Active setup views:
[02/20 13:57:55    120s]  WC_VIEW
[02/20 13:57:55    120s]   Dominating endpoints: 0
[02/20 13:57:55    120s]   Dominating TNS: -0.000
[02/20 13:57:55    120s] 
[02/20 13:57:55    120s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'preRoute' .
[02/20 13:57:55    120s] PreRoute RC Extraction called for design add.
[02/20 13:57:55    120s] RC Extraction called in multi-corner(2) mode.
[02/20 13:57:55    120s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:57:55    120s] RCMode: PreRoute
[02/20 13:57:55    120s]       RC Corner Indexes            0       1   
[02/20 13:57:55    120s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:57:55    120s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:55    120s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:55    120s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:57:55    120s] Shrink Factor                : 1.00000
[02/20 13:57:55    120s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/20 13:57:55    120s] Using capacitance table file ...
[02/20 13:57:55    120s] RC Grid backup saved.
[02/20 13:57:55    120s] LayerId::1 widthSet size::4
[02/20 13:57:55    120s] LayerId::2 widthSet size::4
[02/20 13:57:55    120s] LayerId::3 widthSet size::4
[02/20 13:57:55    120s] LayerId::4 widthSet size::4
[02/20 13:57:55    120s] LayerId::5 widthSet size::4
[02/20 13:57:55    120s] LayerId::6 widthSet size::4
[02/20 13:57:55    120s] LayerId::7 widthSet size::4
[02/20 13:57:55    120s] LayerId::8 widthSet size::4
[02/20 13:57:55    120s] Skipped RC grid update for preRoute extraction.
[02/20 13:57:55    120s] Initializing multi-corner capacitance tables ... 
[02/20 13:57:55    120s] Initializing multi-corner resistance tables ...
[02/20 13:57:55    120s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.807200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[02/20 13:57:55    120s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1530.309M)
[02/20 13:57:55    120s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Started Loading and Dumping File ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Reading DB...
[02/20 13:57:55    120s] (I)       Read data from FE... (mem=1530.3M)
[02/20 13:57:55    120s] (I)       Read nodes and places... (mem=1530.3M)
[02/20 13:57:55    120s] (I)       Done Read nodes and places (cpu=0.000s, mem=1530.3M)
[02/20 13:57:55    120s] (I)       Read nets... (mem=1530.3M)
[02/20 13:57:55    120s] (I)       Done Read nets (cpu=0.000s, mem=1530.3M)
[02/20 13:57:55    120s] (I)       Done Read data from FE (cpu=0.000s, mem=1530.3M)
[02/20 13:57:55    120s] (I)       before initializing RouteDB syMemory usage = 1530.3 MB
[02/20 13:57:55    120s] (I)       Build term to term wires: false
[02/20 13:57:55    120s] (I)       Honor MSV route constraint: false
[02/20 13:57:55    120s] (I)       Maximum routing layer  : 127
[02/20 13:57:55    120s] (I)       Minimum routing layer  : 2
[02/20 13:57:55    120s] (I)       Supply scale factor H  : 1.00
[02/20 13:57:55    120s] (I)       Supply scale factor V  : 1.00
[02/20 13:57:55    120s] (I)       Tracks used by clock wire: 0
[02/20 13:57:55    120s] (I)       Reverse direction      : 
[02/20 13:57:55    120s] (I)       Honor partition pin guides: true
[02/20 13:57:55    120s] (I)       Route selected nets only: false
[02/20 13:57:55    120s] (I)       Route secondary PG pins: false
[02/20 13:57:55    120s] (I)       Second PG max fanout   : 2147483647
[02/20 13:57:55    120s] (I)       Apply function for special wires: true
[02/20 13:57:55    120s] (I)       Layer by layer blockage reading: true
[02/20 13:57:55    120s] (I)       Offset calculation fix : true
[02/20 13:57:55    120s] (I)       Route stripe layer range: 
[02/20 13:57:55    120s] (I)       Honor partition fences : 
[02/20 13:57:55    120s] (I)       Honor partition pin    : 
[02/20 13:57:55    120s] (I)       Honor partition fences with feedthrough: 
[02/20 13:57:55    120s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:57:55    120s] (I)       Use row-based GCell size
[02/20 13:57:55    120s] (I)       Use row-based GCell align
[02/20 13:57:55    120s] (I)       GCell unit size   : 3600
[02/20 13:57:55    120s] (I)       GCell multiplier  : 1
[02/20 13:57:55    120s] (I)       GCell row height  : 3600
[02/20 13:57:55    120s] (I)       Actual row height : 3600
[02/20 13:57:55    120s] (I)       GCell align ref   : 20000 20000
[02/20 13:57:55    120s] [NR-eGR] Track table information for default rule: 
[02/20 13:57:55    120s] [NR-eGR] M1 has no routable track
[02/20 13:57:55    120s] [NR-eGR] M2 has single uniform track structure
[02/20 13:57:55    120s] [NR-eGR] M3 has single uniform track structure
[02/20 13:57:55    120s] [NR-eGR] M4 has single uniform track structure
[02/20 13:57:55    120s] [NR-eGR] M5 has single uniform track structure
[02/20 13:57:55    120s] [NR-eGR] M6 has single uniform track structure
[02/20 13:57:55    120s] [NR-eGR] M7 has single uniform track structure
[02/20 13:57:55    120s] [NR-eGR] M8 has single uniform track structure
[02/20 13:57:55    120s] (I)       ===========================================================================
[02/20 13:57:55    120s] (I)       == Report All Rule Vias ==
[02/20 13:57:55    120s] (I)       ===========================================================================
[02/20 13:57:55    120s] (I)        Via Rule : (Default)
[02/20 13:57:55    120s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:57:55    120s] (I)       ---------------------------------------------------------------------------
[02/20 13:57:55    120s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[02/20 13:57:55    120s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:57:55    120s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:57:55    120s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:57:55    120s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[02/20 13:57:55    120s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[02/20 13:57:55    120s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[02/20 13:57:55    120s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:57:55    120s] (I)       ===========================================================================
[02/20 13:57:55    120s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] [NR-eGR] Read 188 PG shapes
[02/20 13:57:55    120s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:57:55    120s] [NR-eGR] #Instance Blockages : 0
[02/20 13:57:55    120s] [NR-eGR] #PG Blockages       : 188
[02/20 13:57:55    120s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:57:55    120s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:57:55    120s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:57:55    120s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 62
[02/20 13:57:55    120s] (I)       readDataFromPlaceDB
[02/20 13:57:55    120s] (I)       Read net information..
[02/20 13:57:55    120s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=1
[02/20 13:57:55    120s] (I)       Read testcase time = 0.000 seconds
[02/20 13:57:55    120s] 
[02/20 13:57:55    120s] (I)       early_global_route_priority property id does not exist.
[02/20 13:57:55    120s] (I)       Start initializing grid graph
[02/20 13:57:55    120s] (I)       End initializing grid graph
[02/20 13:57:55    120s] (I)       Model blockages into capacity
[02/20 13:57:55    120s] (I)       Read Num Blocks=188  Num Prerouted Wires=62  Num CS=0
[02/20 13:57:55    120s] (I)       Started Modeling ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Started Modeling Layer 1 ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Started Modeling Layer 2 ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 21
[02/20 13:57:55    120s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Started Modeling Layer 3 ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 28
[02/20 13:57:55    120s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Started Modeling Layer 4 ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 9
[02/20 13:57:55    120s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Started Modeling Layer 5 ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 3
[02/20 13:57:55    120s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Started Modeling Layer 6 ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 1
[02/20 13:57:55    120s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Started Modeling Layer 7 ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:57:55    120s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Started Modeling Layer 8 ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:57:55    120s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       -- layer congestion ratio --
[02/20 13:57:55    120s] (I)       Layer 1 : 0.100000
[02/20 13:57:55    120s] (I)       Layer 2 : 0.700000
[02/20 13:57:55    120s] (I)       Layer 3 : 0.700000
[02/20 13:57:55    120s] (I)       Layer 4 : 0.700000
[02/20 13:57:55    120s] (I)       Layer 5 : 0.700000
[02/20 13:57:55    120s] (I)       Layer 6 : 0.700000
[02/20 13:57:55    120s] (I)       Layer 7 : 0.700000
[02/20 13:57:55    120s] (I)       Layer 8 : 0.700000
[02/20 13:57:55    120s] (I)       ----------------------------
[02/20 13:57:55    120s] (I)       Number of ignored nets = 1
[02/20 13:57:55    120s] (I)       Number of fixed nets = 1.  Ignored: Yes
[02/20 13:57:55    120s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:57:55    120s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:57:55    120s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:57:55    120s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:57:55    120s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:57:55    120s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:57:55    120s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:57:55    120s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:57:55    120s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1530.3 MB
[02/20 13:57:55    120s] (I)       Ndr track 0 does not exist
[02/20 13:57:55    120s] (I)       Ndr track 0 does not exist
[02/20 13:57:55    120s] (I)       Layer1  viaCost=300.00
[02/20 13:57:55    120s] (I)       Layer2  viaCost=100.00
[02/20 13:57:55    120s] (I)       Layer3  viaCost=100.00
[02/20 13:57:55    120s] (I)       Layer4  viaCost=100.00
[02/20 13:57:55    120s] (I)       Layer5  viaCost=100.00
[02/20 13:57:55    120s] (I)       Layer6  viaCost=200.00
[02/20 13:57:55    120s] (I)       Layer7  viaCost=100.00
[02/20 13:57:55    120s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:57:55    120s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:57:55    120s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:57:55    120s] (I)       Site width          :   400  (dbu)
[02/20 13:57:55    120s] (I)       Row height          :  3600  (dbu)
[02/20 13:57:55    120s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:57:55    120s] (I)       GCell width         :  3600  (dbu)
[02/20 13:57:55    120s] (I)       GCell height        :  3600  (dbu)
[02/20 13:57:55    120s] (I)       Grid                :    23    21     8
[02/20 13:57:55    120s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:57:55    120s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:57:55    120s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:57:55    120s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:57:55    120s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:57:55    120s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:55    120s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:57:55    120s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:57:55    120s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:57:55    120s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:57:55    120s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:57:55    120s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:57:55    120s] (I)       --------------------------------------------------------
[02/20 13:57:55    120s] 
[02/20 13:57:55    120s] [NR-eGR] ============ Routing rule table ============
[02/20 13:57:55    120s] [NR-eGR] Rule id: 0  Nets: 0 
[02/20 13:57:55    120s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[02/20 13:57:55    120s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/20 13:57:55    120s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[02/20 13:57:55    120s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:55    120s] [NR-eGR] Rule id: 1  Nets: 46 
[02/20 13:57:55    120s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:57:55    120s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:57:55    120s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:55    120s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:57:55    120s] [NR-eGR] ========================================
[02/20 13:57:55    120s] [NR-eGR] 
[02/20 13:57:55    120s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:57:55    120s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:57:55    120s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:57:55    120s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:57:55    120s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:57:55    120s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:57:55    120s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:57:55    120s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:57:55    120s] (I)       After initializing earlyGlobalRoute syMemory usage = 1530.3 MB
[02/20 13:57:55    120s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Started Global Routing ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       ============= Initialization =============
[02/20 13:57:55    120s] (I)       totalPins=98  totalGlobalPin=98 (100.00%)
[02/20 13:57:55    120s] (I)       Started Build MST ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Generate topology with single threads
[02/20 13:57:55    120s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:57:55    120s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 8]
[02/20 13:57:55    120s] (I)       ============  Phase 1a Route ============
[02/20 13:57:55    120s] (I)       Started Phase 1a ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:55    120s] (I)       
[02/20 13:57:55    120s] (I)       ============  Phase 1b Route ============
[02/20 13:57:55    120s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:55    120s] (I)       
[02/20 13:57:55    120s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[02/20 13:57:55    120s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:57:55    120s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:57:55    120s] (I)       ============  Phase 1c Route ============
[02/20 13:57:55    120s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:55    120s] (I)       
[02/20 13:57:55    120s] (I)       ============  Phase 1d Route ============
[02/20 13:57:55    120s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:55    120s] (I)       
[02/20 13:57:55    120s] (I)       ============  Phase 1e Route ============
[02/20 13:57:55    120s] (I)       Started Phase 1e ( Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:57:55    120s] (I)       
[02/20 13:57:55    120s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[02/20 13:57:55    120s] [NR-eGR] 
[02/20 13:57:55    120s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       Running layer assignment with 1 threads
[02/20 13:57:55    120s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       ============  Phase 1l Route ============
[02/20 13:57:55    120s] (I)       
[02/20 13:57:55    120s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:57:55    120s] [NR-eGR]                        OverCon            
[02/20 13:57:55    120s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:57:55    120s] [NR-eGR]       Layer                (0)    OverCon 
[02/20 13:57:55    120s] [NR-eGR] ----------------------------------------------
[02/20 13:57:55    120s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:55    120s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:55    120s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:55    120s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:55    120s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:55    120s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:55    120s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:55    120s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:57:55    120s] [NR-eGR] ----------------------------------------------
[02/20 13:57:55    120s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:57:55    120s] [NR-eGR] 
[02/20 13:57:55    120s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:57:55    120s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:57:55    120s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:57:55    120s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1530.31 MB )
[02/20 13:57:55    120s] OPERPROF: Starting HotSpotCal at level 1, MEM:1530.3M
[02/20 13:57:55    120s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:55    120s] [hotspot] |            |   max hotspot | total hotspot |
[02/20 13:57:55    120s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:55    120s] [hotspot] | normalized |          0.00 |          0.00 |
[02/20 13:57:55    120s] [hotspot] +------------+---------------+---------------+
[02/20 13:57:55    120s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:57:55    120s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:57:55    120s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1530.3M
[02/20 13:57:55    120s] <optDesign CMD> Restore Using all VT Cells
[02/20 13:57:55    120s] Starting delay calculation for Setup views
[02/20 13:57:55    120s] #################################################################################
[02/20 13:57:55    120s] # Design Stage: PreRoute
[02/20 13:57:55    120s] # Design Name: add
[02/20 13:57:55    120s] # Design Mode: 65nm
[02/20 13:57:55    120s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:57:55    120s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:57:55    120s] # Signoff Settings: SI Off 
[02/20 13:57:55    120s] #################################################################################
[02/20 13:57:55    120s] Calculate delays in BcWc mode...
[02/20 13:57:55    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 1534.3M, InitMEM = 1534.3M)
[02/20 13:57:55    120s] Start delay calculation (fullDC) (1 T). (MEM=1534.33)
[02/20 13:57:55    121s] End AAE Lib Interpolated Model. (MEM=1545.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:55    121s] Total number of fetched objects 47
[02/20 13:57:55    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:57:55    121s] End delay calculation. (MEM=1593.54 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:57:55    121s] End delay calculation (fullDC). (MEM=1593.54 CPU=0:00:00.3 REAL=0:00:00.0)
[02/20 13:57:55    121s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1593.5M) ***
[02/20 13:57:55    121s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:01 mem=1593.5M)
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Begin Power Analysis
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s]              0V	    VSS
[02/20 13:57:55    121s]            0.9V	    VDD
[02/20 13:57:55    121s] Begin Processing Timing Library for Power Calculation
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Begin Processing Timing Library for Power Calculation
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Begin Processing Power Net/Grid for Power Calculation
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Begin Processing Timing Window Data for Power Calculation
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Begin Processing User Attributes
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Begin Processing Signal Activity
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Begin Power Computation
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s]       ----------------------------------------------------------
[02/20 13:57:55    121s]       # of cell(s) missing both power/leakage table: 0
[02/20 13:57:55    121s]       # of cell(s) missing power table: 0
[02/20 13:57:55    121s]       # of cell(s) missing leakage table: 0
[02/20 13:57:55    121s]       # of MSMV cell(s) missing power_level: 0
[02/20 13:57:55    121s]       ----------------------------------------------------------
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Begin Processing User Attributes
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1231.90MB/2743.10MB/1261.76MB)
[02/20 13:57:55    121s] 
[02/20 13:57:55    121s] *



[02/20 13:57:55    121s] Total Power
[02/20 13:57:55    121s] -----------------------------------------------------------------------------------------
[02/20 13:57:55    121s] Total Internal Power:        0.12440149 	   93.0355%
[02/20 13:57:55    121s] Total Switching Power:       0.00672153 	    5.0268%
[02/20 13:57:55    121s] Total Leakage Power:         0.00259093 	    1.9377%
[02/20 13:57:55    121s] Total Power:                 0.13371396
[02/20 13:57:55    121s] -----------------------------------------------------------------------------------------
[02/20 13:57:55    121s] Processing average sequential pin duty cycle 
[02/20 13:57:55    121s] **optDesign ... cpu = 0:00:41, real = 0:00:40, mem = 1231.0M, totSessionCpu=0:02:01 **
[02/20 13:57:55    121s] cleaningup cpe interface
[02/20 13:57:55    121s] Reported timing to dir ./timingReports
[02/20 13:57:55    121s] **optDesign ... cpu = 0:00:41, real = 0:00:40, mem = 1229.0M, totSessionCpu=0:02:01 **
[02/20 13:57:55    121s] ** Profile ** Start :  cpu=0:00:00.0, mem=1548.5M
[02/20 13:57:55    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1548.6M
[02/20 13:57:55    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.068, MEM:1548.6M
[02/20 13:57:55    121s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1548.6M
[02/20 13:57:55    121s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1558.6M
[02/20 13:57:55    121s] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1550.6M
[02/20 13:57:57    121s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1548.6M
[02/20 13:57:57    121s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.380  |  0.380  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1548.6M
[02/20 13:57:57    121s] **optDesign ... cpu = 0:00:41, real = 0:00:42, mem = 1226.7M, totSessionCpu=0:02:02 **
[02/20 13:57:57    121s] *** Finished optDesign ***
[02/20 13:57:57    121s] cleaningup cpe interface
[02/20 13:57:57    121s] 
[02/20 13:57:57    121s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:48.7 real=0:00:50.3)
[02/20 13:57:57    121s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:08.4 real=0:00:08.4)
[02/20 13:57:57    121s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[02/20 13:57:57    121s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:10.1 real=0:00:10.0)
[02/20 13:57:57    121s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:10.0 real=0:00:10.0)
[02/20 13:57:57    121s] Info: pop threads available for lower-level modules during optimization.
[02/20 13:57:57    121s] Deleting Lib Analyzer.
[02/20 13:57:57    121s] Info: Destroy the CCOpt slew target map.
[02/20 13:57:57    121s] clean pInstBBox. size 0
[02/20 13:57:57    121s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/20 13:57:57    121s] Deleting Cell Server ...
[02/20 13:57:57    121s] Set place::cacheFPlanSiteMark to 0
[02/20 13:57:57    121s] All LLGs are deleted
[02/20 13:57:57    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1548.6M
[02/20 13:57:57    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1548.5M
[02/20 13:57:57    121s] cleaningup cpe interface
[02/20 13:57:57    121s] 
[02/20 13:57:57    121s] *** Summary of all messages that are not suppressed in this session:
[02/20 13:57:57    121s] Severity  ID               Count  Summary                                  
[02/20 13:57:57    121s] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[02/20 13:57:57    121s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[02/20 13:57:57    121s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[02/20 13:57:57    121s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[02/20 13:57:57    121s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[02/20 13:57:57    121s] *** Message Summary: 15 warning(s), 0 error(s)
[02/20 13:57:57    121s] 
[02/20 13:57:57    121s] 
[02/20 13:57:57    121s] =============================================================================================
[02/20 13:57:57    121s]  Final TAT Report for ccopt_design
[02/20 13:57:57    121s] =============================================================================================
[02/20 13:57:57    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:57:57    121s] ---------------------------------------------------------------------------------------------
[02/20 13:57:57    121s] [ WnsOpt                 ]      2   0:00:15.8  (  31.6 % )     0:00:15.8 /  0:00:15.8    1.0
[02/20 13:57:57    121s] [ HardenOpt              ]      1   0:00:07.0  (  14.1 % )     0:00:07.0 /  0:00:07.0    1.0
[02/20 13:57:57    121s] [ DrvOpt                 ]      2   0:00:04.5  (   9.1 % )     0:00:04.5 /  0:00:04.5    1.0
[02/20 13:57:57    121s] [ AreaOpt                ]      1   0:00:02.0  (   3.9 % )     0:00:02.1 /  0:00:02.1    1.0
[02/20 13:57:57    121s] [ PowerOpt               ]      2   0:00:01.8  (   3.6 % )     0:00:01.8 /  0:00:01.8    1.0
[02/20 13:57:57    121s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.1
[02/20 13:57:57    121s] [ IncrReplace            ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/20 13:57:57    121s] [ RefinePlace            ]      4   0:00:00.8  (   1.5 % )     0:00:00.8 /  0:00:00.8    1.0
[02/20 13:57:57    121s] [ TimingUpdate           ]      6   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/20 13:57:57    121s] [ FullDelayCalc          ]      2   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/20 13:57:57    121s] [ OptSummaryReport       ]      3   0:00:00.3  (   0.6 % )     0:00:02.1 /  0:00:00.4    0.2
[02/20 13:57:57    121s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:57:57    121s] [ DrvReport              ]      3   0:00:01.6  (   3.3 % )     0:00:01.6 /  0:00:00.0    0.0
[02/20 13:57:57    121s] [ PowerReport            ]      3   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.8
[02/20 13:57:57    121s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[02/20 13:57:57    121s] [ PropagateActivity      ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:57:57    121s] [ MISC                   ]          0:00:15.3  (  30.7 % )     0:00:15.3 /  0:00:15.4    1.0
[02/20 13:57:57    121s] ---------------------------------------------------------------------------------------------
[02/20 13:57:57    121s]  ccopt_design TOTAL                 0:00:49.9  ( 100.0 % )     0:00:49.9 /  0:00:48.3    1.0
[02/20 13:57:57    121s] ---------------------------------------------------------------------------------------------
[02/20 13:57:57    121s] 
[02/20 13:57:57    121s] #% End ccopt_design (date=02/20 13:57:57, total cpu=0:00:48.3, real=0:00:50.0, peak res=1261.9M, current mem=1155.8M)
[02/20 13:57:57    121s] <CMD> set_propagated_clock [all_clocks]
[02/20 13:57:57    121s] <CMD> optDesign -postCTS -hold
[02/20 13:57:57    121s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1123.7M, totSessionCpu=0:02:02 **
[02/20 13:57:57    121s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/20 13:57:57    121s] GigaOpt running with 1 threads.
[02/20 13:57:57    121s] Info: 1 threads available for lower-level modules during optimization.
[02/20 13:57:57    121s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:57:57    121s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:57:57    121s] Summary for sequential cells identification: 
[02/20 13:57:57    121s]   Identified SBFF number: 199
[02/20 13:57:57    121s]   Identified MBFF number: 0
[02/20 13:57:57    121s]   Identified SB Latch number: 0
[02/20 13:57:57    121s]   Identified MB Latch number: 0
[02/20 13:57:57    121s]   Not identified SBFF number: 0
[02/20 13:57:57    121s]   Not identified MBFF number: 0
[02/20 13:57:57    121s]   Not identified SB Latch number: 0
[02/20 13:57:57    121s]   Not identified MB Latch number: 0
[02/20 13:57:57    121s]   Number of sequential cells which are not FFs: 104
[02/20 13:57:57    121s]  Visiting view : WC_VIEW
[02/20 13:57:57    121s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[02/20 13:57:57    121s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:57:57    121s]  Visiting view : BC_VIEW
[02/20 13:57:57    121s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[02/20 13:57:57    121s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:57:57    121s]  Setting StdDelay to 14.50
[02/20 13:57:57    121s] Creating Cell Server, finished. 
[02/20 13:57:57    121s] 
[02/20 13:57:57    121s] Need call spDPlaceInit before registerPrioInstLoc.
[02/20 13:57:57    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:1479.8M
[02/20 13:57:57    121s] z: 2, totalTracks: 1
[02/20 13:57:57    121s] z: 4, totalTracks: 1
[02/20 13:57:57    121s] z: 6, totalTracks: 1
[02/20 13:57:57    121s] z: 8, totalTracks: 1
[02/20 13:57:57    121s] #spOpts: N=65 mergeVia=F 
[02/20 13:57:57    121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1479.8M
[02/20 13:57:57    121s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1479.8M
[02/20 13:57:57    121s] Core basic site is core
[02/20 13:57:57    121s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:57:57    121s] SiteArray: use 12,288 bytes
[02/20 13:57:57    121s] SiteArray: current memory after site array memory allocation 1479.8M
[02/20 13:57:57    121s] SiteArray: FP blocked sites are writable
[02/20 13:57:57    121s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:57:57    121s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1479.8M
[02/20 13:57:57    121s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:57:57    121s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1479.8M
[02/20 13:57:57    121s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:1479.8M
[02/20 13:57:57    121s] OPERPROF:     Starting CMU at level 3, MEM:1479.8M
[02/20 13:57:57    121s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1479.8M
[02/20 13:57:57    121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1479.8M
[02/20 13:57:57    121s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1479.8MB).
[02/20 13:57:57    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:1479.8M
[02/20 13:57:57    121s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:57:57    121s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[02/20 13:57:57    121s] 	Cell FILL1_LL, site bcore.
[02/20 13:57:57    121s] 	Cell FILL_NW_HH, site bcore.
[02/20 13:57:57    121s] 	Cell FILL_NW_LL, site bcore.
[02/20 13:57:57    121s] 	Cell LVLLHCD1, site bcore.
[02/20 13:57:57    121s] 	Cell LVLLHCD2, site bcore.
[02/20 13:57:57    121s] 	Cell LVLLHCD4, site bcore.
[02/20 13:57:57    121s] 	Cell LVLLHCD8, site bcore.
[02/20 13:57:57    121s] 	Cell LVLLHD1, site bcore.
[02/20 13:57:57    121s] 	Cell LVLLHD2, site bcore.
[02/20 13:57:57    121s] 	Cell LVLLHD4, site bcore.
[02/20 13:57:57    121s] 	Cell LVLLHD8, site bcore.
[02/20 13:57:57    121s] .
[02/20 13:57:57    121s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1479.8M
[02/20 13:57:57    121s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1479.8M
[02/20 13:57:57    121s] 
[02/20 13:57:57    121s] Creating Lib Analyzer ...
[02/20 13:57:57    121s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:57:57    121s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:57:57    121s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:57:57    121s] 
[02/20 13:57:58    122s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:03 mem=1485.8M
[02/20 13:57:58    122s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:03 mem=1485.8M
[02/20 13:57:58    122s] Creating Lib Analyzer, finished. 
[02/20 13:57:59    122s] #################################################################################
[02/20 13:57:59    122s] # Design Stage: PreRoute
[02/20 13:57:59    122s] # Design Name: add
[02/20 13:57:59    122s] # Design Mode: 65nm
[02/20 13:57:59    122s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:57:59    122s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:57:59    122s] # Signoff Settings: SI Off 
[02/20 13:57:59    122s] #################################################################################
[02/20 13:57:59    122s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1483.8M) ***
[02/20 13:57:59    122s]              0V	    VSS
[02/20 13:57:59    122s]            0.9V	    VDD
[02/20 13:57:59    122s] Processing average sequential pin duty cycle 
[02/20 13:57:59    122s] Processing average sequential pin duty cycle 
[02/20 13:57:59    122s] Initializing cpe interface
[02/20 13:58:00    124s] Processing average sequential pin duty cycle 
[02/20 13:58:03    127s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1186.2M, totSessionCpu=0:02:08 **
[02/20 13:58:03    127s] *** optDesign -postCTS ***
[02/20 13:58:03    127s] DRC Margin: user margin 0.0
[02/20 13:58:03    127s] Hold Target Slack: user slack 0
[02/20 13:58:03    127s] Setup Target Slack: user slack 0;
[02/20 13:58:03    127s] setUsefulSkewMode -ecoRoute false
[02/20 13:58:03    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1510.5M
[02/20 13:58:03    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.073, MEM:1510.5M
[02/20 13:58:03    127s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1510.5M
[02/20 13:58:03    127s] All LLGs are deleted
[02/20 13:58:03    127s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1510.5M
[02/20 13:58:03    127s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1510.5M
[02/20 13:58:03    127s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1510.5M
[02/20 13:58:03    127s] Start to check current routing status for nets...
[02/20 13:58:03    127s] All nets are already routed correctly.
[02/20 13:58:03    127s] End to check current routing status for nets (mem=1510.5M)
[02/20 13:58:04    127s] Compute RC Scale Done ...
[02/20 13:58:04    127s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:58:04    127s] ### Creating PhyDesignMc. totSessionCpu=0:02:08 mem=1637.3M
[02/20 13:58:04    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:1637.3M
[02/20 13:58:04    127s] z: 2, totalTracks: 1
[02/20 13:58:04    127s] z: 4, totalTracks: 1
[02/20 13:58:04    127s] z: 6, totalTracks: 1
[02/20 13:58:04    127s] z: 8, totalTracks: 1
[02/20 13:58:04    127s] #spOpts: N=65 mergeVia=F 
[02/20 13:58:04    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1637.3M
[02/20 13:58:04    127s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1637.3M
[02/20 13:58:04    127s] Core basic site is core
[02/20 13:58:04    128s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:58:04    128s] SiteArray: use 12,288 bytes
[02/20 13:58:04    128s] SiteArray: current memory after site array memory allocation 1637.3M
[02/20 13:58:04    128s] SiteArray: FP blocked sites are writable
[02/20 13:58:04    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:58:04    128s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1637.3M
[02/20 13:58:04    128s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:58:04    128s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1637.3M
[02/20 13:58:04    128s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.072, MEM:1637.3M
[02/20 13:58:04    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.073, MEM:1637.3M
[02/20 13:58:04    128s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1637.3MB).
[02/20 13:58:04    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:1637.3M
[02/20 13:58:04    128s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:58:04    128s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:08 mem=1637.3M
[02/20 13:58:04    128s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1637.3M
[02/20 13:58:04    128s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1637.3M
[02/20 13:58:04    128s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:58:04    128s] GigaOpt Hold Optimizer is used
[02/20 13:58:04    128s] Include MVT Delays for Hold Opt
[02/20 13:58:04    128s] Deleting Cell Server ...
[02/20 13:58:04    128s] Deleting Lib Analyzer.
[02/20 13:58:04    128s] <optDesign CMD> fixhold  no -lvt Cells
[02/20 13:58:04    128s] #InfoCS: Num dontuse cells 391, Num usable cells 456
[02/20 13:58:04    128s] optDesignOneStep: Power Flow
[02/20 13:58:04    128s] #InfoCS: Num dontuse cells 391, Num usable cells 456
[02/20 13:58:04    128s] End AAE Lib Interpolated Model. (MEM=1637.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:04    128s] 
[02/20 13:58:04    128s] Creating Lib Analyzer ...
[02/20 13:58:04    128s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:58:04    128s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:58:04    128s] Summary for sequential cells identification: 
[02/20 13:58:04    128s]   Identified SBFF number: 199
[02/20 13:58:04    128s]   Identified MBFF number: 0
[02/20 13:58:04    128s]   Identified SB Latch number: 0
[02/20 13:58:04    128s]   Identified MB Latch number: 0
[02/20 13:58:04    128s]   Not identified SBFF number: 0
[02/20 13:58:04    128s]   Not identified MBFF number: 0
[02/20 13:58:04    128s]   Not identified SB Latch number: 0
[02/20 13:58:04    128s]   Not identified MB Latch number: 0
[02/20 13:58:04    128s]   Number of sequential cells which are not FFs: 104
[02/20 13:58:04    128s]  Visiting view : WC_VIEW
[02/20 13:58:04    128s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[02/20 13:58:04    128s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:58:04    128s]  Visiting view : BC_VIEW
[02/20 13:58:04    128s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[02/20 13:58:04    128s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:58:04    128s]  Setting StdDelay to 25.80
[02/20 13:58:04    128s] Creating Cell Server, finished. 
[02/20 13:58:04    128s] 
[02/20 13:58:04    128s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[02/20 13:58:04    128s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[02/20 13:58:04    128s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:58:04    128s] 
[02/20 13:58:05    129s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:09 mem=1637.3M
[02/20 13:58:05    129s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:09 mem=1637.3M
[02/20 13:58:05    129s] Creating Lib Analyzer, finished. 
[02/20 13:58:05    129s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:09 mem=1637.3M ***
[02/20 13:58:05    129s] Effort level <high> specified for reg2reg path_group
[02/20 13:58:05    129s] End AAE Lib Interpolated Model. (MEM=1637.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:05    129s] **INFO: Starting Blocking QThread with 1 CPU
[02/20 13:58:05    129s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/20 13:58:05    129s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[02/20 13:58:05    129s] Starting delay calculation for Hold views
[02/20 13:58:05    129s] #################################################################################
[02/20 13:58:05    129s] # Design Stage: PreRoute
[02/20 13:58:05    129s] # Design Name: add
[02/20 13:58:05    129s] # Design Mode: 65nm
[02/20 13:58:05    129s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:58:05    129s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:58:05    129s] # Signoff Settings: SI Off 
[02/20 13:58:05    129s] #################################################################################
[02/20 13:58:05    129s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:58:05    129s] Calculate delays in BcWc mode...
[02/20 13:58:05    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.3M, InitMEM = 0.3M)
[02/20 13:58:05    129s] Start delay calculation (fullDC) (1 T). (MEM=0.277344)
[02/20 13:58:05    129s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/20 13:58:05    129s] End AAE Lib Interpolated Model. (MEM=11.793 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:05    129s] Total number of fetched objects 47
[02/20 13:58:05    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:05    129s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:05    129s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:58:05    129s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[02/20 13:58:05    129s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
[02/20 13:58:05    129s] 
[02/20 13:58:05    129s] Active hold views:
[02/20 13:58:05    129s]  BC_VIEW
[02/20 13:58:05    129s]   Dominating endpoints: 0
[02/20 13:58:05    129s]   Dominating TNS: -0.000
[02/20 13:58:05    129s] 
[02/20 13:58:05    129s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[02/20 13:58:05    129s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[02/20 13:58:05    129s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[02/20 13:58:05    129s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[02/20 13:58:05    129s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.0M
[02/20 13:58:05    129s] 
[02/20 13:58:05    129s] =============================================================================================
[02/20 13:58:05    129s]  Step TAT Report for QThreadWorker #1
[02/20 13:58:05    129s] =============================================================================================
[02/20 13:58:05    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:05    129s] ---------------------------------------------------------------------------------------------
[02/20 13:58:05    129s] [ ViewPruning            ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:05    129s] [ TimingUpdate           ]      2   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/20 13:58:05    129s] [ FullDelayCalc          ]      1   0:00:00.1  (  51.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:05    129s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:05    129s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:05    129s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:05    129s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:05    129s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:05    129s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0   20.5
[02/20 13:58:05    129s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:05    129s] [ MISC                   ]          0:00:00.1  (  34.5 % )     0:00:00.1 /  0:00:00.0    0.8
[02/20 13:58:05    129s] ---------------------------------------------------------------------------------------------
[02/20 13:58:05    129s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/20 13:58:05    129s] ---------------------------------------------------------------------------------------------
[02/20 13:58:05    129s] 
[02/20 13:58:05    129s]  
_______________________________________________________________________
[02/20 13:58:05    129s] Starting delay calculation for Setup views
[02/20 13:58:05    129s] #################################################################################
[02/20 13:58:05    129s] # Design Stage: PreRoute
[02/20 13:58:05    129s] # Design Name: add
[02/20 13:58:05    129s] # Design Mode: 65nm
[02/20 13:58:05    129s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:58:05    129s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:58:05    129s] # Signoff Settings: SI Off 
[02/20 13:58:05    129s] #################################################################################
[02/20 13:58:05    129s] Calculate delays in BcWc mode...
[02/20 13:58:05    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 1637.3M, InitMEM = 1637.3M)
[02/20 13:58:05    129s] Start delay calculation (fullDC) (1 T). (MEM=1637.28)
[02/20 13:58:05    129s] End AAE Lib Interpolated Model. (MEM=1648.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:05    129s] Total number of fetched objects 47
[02/20 13:58:05    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:05    129s] End delay calculation. (MEM=1648.79 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:05    129s] End delay calculation (fullDC). (MEM=1648.79 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:05    129s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1648.8M) ***
[02/20 13:58:05    129s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:09 mem=1648.8M)
[02/20 13:58:05    129s] Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:09 mem=1648.8M ***
[02/20 13:58:05    129s] ** Profile ** Start :  cpu=0:00:00.0, mem=1648.8M
[02/20 13:58:05    129s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1648.8M
[02/20 13:58:05    129s] *info: category slack lower bound [L 0.0] default
[02/20 13:58:05    129s] *info: category slack lower bound [H 0.0] reg2reg 
[02/20 13:58:05    129s] --------------------------------------------------- 
[02/20 13:58:05    129s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/20 13:58:05    129s] --------------------------------------------------- 
[02/20 13:58:05    129s]          WNS    reg2regWNS
[02/20 13:58:05    129s]     0.380 ns      0.380 ns
[02/20 13:58:05    129s] --------------------------------------------------- 
[02/20 13:58:05    129s] Restoring Auto Hold Views:  BC_VIEW
[02/20 13:58:05    129s] Restoring Active Hold Views:  BC_VIEW 
[02/20 13:58:05    129s] Restoring Hold Target Slack: 0
[02/20 13:58:05    129s] 
[02/20 13:58:05    129s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[02/20 13:58:05    129s] *Info: worst delay setup view: WC_VIEW
[02/20 13:58:05    129s] Footprint list for hold buffering (delay unit: ps)
[02/20 13:58:05    129s] =================================================================
[02/20 13:58:05    129s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[02/20 13:58:05    129s] ------------------------------------------------------------------
[02/20 13:58:05    129s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[02/20 13:58:05    129s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[02/20 13:58:05    129s] =================================================================
[02/20 13:58:05    129s] Deleting Cell Server ...
[02/20 13:58:05    129s] Deleting Lib Analyzer.
[02/20 13:58:05    129s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:58:05    129s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:58:05    129s] Summary for sequential cells identification: 
[02/20 13:58:05    129s]   Identified SBFF number: 199
[02/20 13:58:05    129s]   Identified MBFF number: 0
[02/20 13:58:05    129s]   Identified SB Latch number: 0
[02/20 13:58:05    129s]   Identified MB Latch number: 0
[02/20 13:58:05    129s]   Not identified SBFF number: 0
[02/20 13:58:05    129s]   Not identified MBFF number: 0
[02/20 13:58:05    129s]   Not identified SB Latch number: 0
[02/20 13:58:05    129s]   Not identified MB Latch number: 0
[02/20 13:58:05    129s]   Number of sequential cells which are not FFs: 104
[02/20 13:58:05    129s]  Visiting view : WC_VIEW
[02/20 13:58:05    129s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[02/20 13:58:05    129s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:58:05    129s]  Visiting view : BC_VIEW
[02/20 13:58:05    129s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[02/20 13:58:05    129s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:58:05    129s]  Setting StdDelay to 25.80
[02/20 13:58:05    129s] Creating Cell Server, finished. 
[02/20 13:58:05    129s] 
[02/20 13:58:05    129s] Hold Timer stdDelay = 25.8ps
[02/20 13:58:05    129s]  Visiting view : BC_VIEW
[02/20 13:58:05    129s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[02/20 13:58:05    129s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:58:05    129s] ** Profile ** Start :  cpu=0:00:00.0, mem=1648.8M
[02/20 13:58:05    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1648.8M
[02/20 13:58:05    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:1648.8M
[02/20 13:58:05    129s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1648.8M
[02/20 13:58:05    129s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1648.8M
[02/20 13:58:05    129s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.380  |  0.380  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1277.2M, totSessionCpu=0:02:09 **
[02/20 13:58:05    129s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:09.4/0:02:25.5 (0.9), mem = 1582.8M
[02/20 13:58:05    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.16
[02/20 13:58:05    129s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:58:05    129s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=1582.8M
[02/20 13:58:06    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=1590.8M
[02/20 13:58:06    130s] 
[02/20 13:58:06    130s] Creating Lib Analyzer ...
[02/20 13:58:06    130s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:58:06    130s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[02/20 13:58:06    130s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:58:06    130s] 
[02/20 13:58:07    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:12 mem=1590.8M
[02/20 13:58:07    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:12 mem=1590.8M
[02/20 13:58:07    131s] Creating Lib Analyzer, finished. 
[02/20 13:58:07    131s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[02/20 13:58:07    131s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[02/20 13:58:07    131s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[02/20 13:58:07    131s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[02/20 13:58:07    131s] *info: Run optDesign holdfix with 1 thread.
[02/20 13:58:07    131s] Info: 1 net with fixed/cover wires excluded.
[02/20 13:58:07    131s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:58:07    131s] --------------------------------------------------- 
[02/20 13:58:07    131s]    Hold Timing Summary  - Initial 
[02/20 13:58:07    131s] --------------------------------------------------- 
[02/20 13:58:07    131s]  Target slack:       0.0000 ns
[02/20 13:58:07    131s]  View: BC_VIEW 
[02/20 13:58:07    131s]    WNS:       0.0905
[02/20 13:58:07    131s]    TNS:       0.0000
[02/20 13:58:07    131s]    VP :            0
[02/20 13:58:07    131s]    Worst hold path end point: out_reg_0_/D 
[02/20 13:58:07    131s] --------------------------------------------------- 
[02/20 13:58:07    131s] *** Hold timing is met. Hold fixing is not needed 
[02/20 13:58:07    131s] **INFO: total 0 insts, 0 nets marked don't touch
[02/20 13:58:07    131s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/20 13:58:07    131s] **INFO: total 0 insts, 0 nets unmarked don't touch

[02/20 13:58:07    131s] 
[02/20 13:58:07    131s] Capturing REF for hold ...
[02/20 13:58:07    131s]    Hold Timing Snapshot: (REF)
[02/20 13:58:07    131s]              All PG WNS: 0.000
[02/20 13:58:07    131s]              All PG TNS: 0.000
[02/20 13:58:07    131s] (I,S,L,T): WC_VIEW: 0.124753, 0.00672153, 0.00258965, 0.134064
[02/20 13:58:07    131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.16
[02/20 13:58:07    131s] *** HoldOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:11.6/0:02:27.7 (0.9), mem = 1590.8M
[02/20 13:58:07    131s] 
[02/20 13:58:07    131s] =============================================================================================
[02/20 13:58:07    131s]  Step TAT Report for HoldOpt #1
[02/20 13:58:07    131s] =============================================================================================
[02/20 13:58:07    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:07    131s] ---------------------------------------------------------------------------------------------
[02/20 13:58:07    131s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:07    131s] [ TimingUpdate           ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/20 13:58:07    131s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:07    131s] [ QThreadMaster          ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.0    0.1
[02/20 13:58:07    131s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/20 13:58:07    131s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[02/20 13:58:07    131s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:07    131s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:07    131s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[02/20 13:58:07    131s] [ LibAnalyzerInit        ]      3   0:00:02.9  (  77.2 % )     0:00:02.9 /  0:00:02.9    1.0
[02/20 13:58:07    131s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.1
[02/20 13:58:07    131s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:07    131s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:07    131s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:07    131s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:07    131s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:07    131s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[02/20 13:58:07    131s] [ MISC                   ]          0:00:00.4  (  10.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/20 13:58:07    131s] ---------------------------------------------------------------------------------------------
[02/20 13:58:07    131s]  HoldOpt #1 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.5    0.9
[02/20 13:58:07    131s] ---------------------------------------------------------------------------------------------
[02/20 13:58:07    131s] 
[02/20 13:58:07    131s] 
[02/20 13:58:07    131s] Active setup views:
[02/20 13:58:07    131s]  WC_VIEW
[02/20 13:58:07    131s]   Dominating endpoints: 0
[02/20 13:58:07    131s]   Dominating TNS: -0.000
[02/20 13:58:07    131s] 
[02/20 13:58:07    131s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Started Loading and Dumping File ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Reading DB...
[02/20 13:58:07    131s] (I)       Read data from FE... (mem=1590.8M)
[02/20 13:58:07    131s] (I)       Read nodes and places... (mem=1590.8M)
[02/20 13:58:07    131s] (I)       Done Read nodes and places (cpu=0.000s, mem=1590.8M)
[02/20 13:58:07    131s] (I)       Read nets... (mem=1590.8M)
[02/20 13:58:07    131s] (I)       Done Read nets (cpu=0.000s, mem=1590.8M)
[02/20 13:58:07    131s] (I)       Done Read data from FE (cpu=0.000s, mem=1590.8M)
[02/20 13:58:07    131s] (I)       before initializing RouteDB syMemory usage = 1590.8 MB
[02/20 13:58:07    131s] (I)       Build term to term wires: false
[02/20 13:58:07    131s] (I)       Honor MSV route constraint: false
[02/20 13:58:07    131s] (I)       Maximum routing layer  : 127
[02/20 13:58:07    131s] (I)       Minimum routing layer  : 2
[02/20 13:58:07    131s] (I)       Supply scale factor H  : 1.00
[02/20 13:58:07    131s] (I)       Supply scale factor V  : 1.00
[02/20 13:58:07    131s] (I)       Tracks used by clock wire: 0
[02/20 13:58:07    131s] (I)       Reverse direction      : 
[02/20 13:58:07    131s] (I)       Honor partition pin guides: true
[02/20 13:58:07    131s] (I)       Route selected nets only: false
[02/20 13:58:07    131s] (I)       Route secondary PG pins: false
[02/20 13:58:07    131s] (I)       Second PG max fanout   : 2147483647
[02/20 13:58:07    131s] (I)       Apply function for special wires: true
[02/20 13:58:07    131s] (I)       Layer by layer blockage reading: true
[02/20 13:58:07    131s] (I)       Offset calculation fix : true
[02/20 13:58:07    131s] (I)       Route stripe layer range: 
[02/20 13:58:07    131s] (I)       Honor partition fences : 
[02/20 13:58:07    131s] (I)       Honor partition pin    : 
[02/20 13:58:07    131s] (I)       Honor partition fences with feedthrough: 
[02/20 13:58:07    131s] (I)       Counted 165 PG shapes. We will not process PG shapes layer by layer.
[02/20 13:58:07    131s] (I)       Use row-based GCell size
[02/20 13:58:07    131s] (I)       Use row-based GCell align
[02/20 13:58:07    131s] (I)       GCell unit size   : 3600
[02/20 13:58:07    131s] (I)       GCell multiplier  : 1
[02/20 13:58:07    131s] (I)       GCell row height  : 3600
[02/20 13:58:07    131s] (I)       Actual row height : 3600
[02/20 13:58:07    131s] (I)       GCell align ref   : 20000 20000
[02/20 13:58:07    131s] [NR-eGR] Track table information for default rule: 
[02/20 13:58:07    131s] [NR-eGR] M1 has no routable track
[02/20 13:58:07    131s] [NR-eGR] M2 has single uniform track structure
[02/20 13:58:07    131s] [NR-eGR] M3 has single uniform track structure
[02/20 13:58:07    131s] [NR-eGR] M4 has single uniform track structure
[02/20 13:58:07    131s] [NR-eGR] M5 has single uniform track structure
[02/20 13:58:07    131s] [NR-eGR] M6 has single uniform track structure
[02/20 13:58:07    131s] [NR-eGR] M7 has single uniform track structure
[02/20 13:58:07    131s] [NR-eGR] M8 has single uniform track structure
[02/20 13:58:07    131s] (I)       ===========================================================================
[02/20 13:58:07    131s] (I)       == Report All Rule Vias ==
[02/20 13:58:07    131s] (I)       ===========================================================================
[02/20 13:58:07    131s] (I)        Via Rule : (Default)
[02/20 13:58:07    131s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/20 13:58:07    131s] (I)       ---------------------------------------------------------------------------
[02/20 13:58:07    131s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[02/20 13:58:07    131s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[02/20 13:58:07    131s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[02/20 13:58:07    131s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[02/20 13:58:07    131s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[02/20 13:58:07    131s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[02/20 13:58:07    131s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[02/20 13:58:07    131s] (I)        8    0 : ---                         0 : ---                      
[02/20 13:58:07    131s] (I)       ===========================================================================
[02/20 13:58:07    131s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] [NR-eGR] Read 188 PG shapes
[02/20 13:58:07    131s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] [NR-eGR] #Routing Blockages  : 0
[02/20 13:58:07    131s] [NR-eGR] #Instance Blockages : 0
[02/20 13:58:07    131s] [NR-eGR] #PG Blockages       : 188
[02/20 13:58:07    131s] [NR-eGR] #Bump Blockages     : 0
[02/20 13:58:07    131s] [NR-eGR] #Boundary Blockages : 0
[02/20 13:58:07    131s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/20 13:58:07    131s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 62
[02/20 13:58:07    131s] (I)       readDataFromPlaceDB
[02/20 13:58:07    131s] (I)       Read net information..
[02/20 13:58:07    131s] [NR-eGR] Read numTotalNets=47  numIgnoredNets=1
[02/20 13:58:07    131s] (I)       Read testcase time = 0.000 seconds
[02/20 13:58:07    131s] 
[02/20 13:58:07    131s] (I)       early_global_route_priority property id does not exist.
[02/20 13:58:07    131s] (I)       Start initializing grid graph
[02/20 13:58:07    131s] (I)       End initializing grid graph
[02/20 13:58:07    131s] (I)       Model blockages into capacity
[02/20 13:58:07    131s] (I)       Read Num Blocks=188  Num Prerouted Wires=62  Num CS=0
[02/20 13:58:07    131s] (I)       Started Modeling ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Started Modeling Layer 1 ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Started Modeling Layer 2 ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Layer 1 (V) : #blockages 94 : #preroutes 21
[02/20 13:58:07    131s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Started Modeling Layer 3 ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Layer 2 (H) : #blockages 60 : #preroutes 28
[02/20 13:58:07    131s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Started Modeling Layer 4 ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 9
[02/20 13:58:07    131s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Started Modeling Layer 5 ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 3
[02/20 13:58:07    131s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Started Modeling Layer 6 ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 1
[02/20 13:58:07    131s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Started Modeling Layer 7 ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[02/20 13:58:07    131s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Started Modeling Layer 8 ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[02/20 13:58:07    131s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       -- layer congestion ratio --
[02/20 13:58:07    131s] (I)       Layer 1 : 0.100000
[02/20 13:58:07    131s] (I)       Layer 2 : 0.700000
[02/20 13:58:07    131s] (I)       Layer 3 : 0.700000
[02/20 13:58:07    131s] (I)       Layer 4 : 0.700000
[02/20 13:58:07    131s] (I)       Layer 5 : 0.700000
[02/20 13:58:07    131s] (I)       Layer 6 : 0.700000
[02/20 13:58:07    131s] (I)       Layer 7 : 0.700000
[02/20 13:58:07    131s] (I)       Layer 8 : 0.700000
[02/20 13:58:07    131s] (I)       ----------------------------
[02/20 13:58:07    131s] (I)       Number of ignored nets = 1
[02/20 13:58:07    131s] (I)       Number of fixed nets = 1.  Ignored: Yes
[02/20 13:58:07    131s] (I)       Number of clock nets = 1.  Ignored: No
[02/20 13:58:07    131s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/20 13:58:07    131s] (I)       Number of special nets = 0.  Ignored: Yes
[02/20 13:58:07    131s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/20 13:58:07    131s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/20 13:58:07    131s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/20 13:58:07    131s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/20 13:58:07    131s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/20 13:58:07    131s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1590.8 MB
[02/20 13:58:07    131s] (I)       Ndr track 0 does not exist
[02/20 13:58:07    131s] (I)       Ndr track 0 does not exist
[02/20 13:58:07    131s] (I)       Layer1  viaCost=300.00
[02/20 13:58:07    131s] (I)       Layer2  viaCost=100.00
[02/20 13:58:07    131s] (I)       Layer3  viaCost=100.00
[02/20 13:58:07    131s] (I)       Layer4  viaCost=100.00
[02/20 13:58:07    131s] (I)       Layer5  viaCost=100.00
[02/20 13:58:07    131s] (I)       Layer6  viaCost=200.00
[02/20 13:58:07    131s] (I)       Layer7  viaCost=100.00
[02/20 13:58:07    131s] (I)       ---------------------Grid Graph Info--------------------
[02/20 13:58:07    131s] (I)       Routing area        : (0, 0) - (81600, 76000)
[02/20 13:58:07    131s] (I)       Core area           : (20000, 20000) - (61600, 56000)
[02/20 13:58:07    131s] (I)       Site width          :   400  (dbu)
[02/20 13:58:07    131s] (I)       Row height          :  3600  (dbu)
[02/20 13:58:07    131s] (I)       GCell row height    :  3600  (dbu)
[02/20 13:58:07    131s] (I)       GCell width         :  3600  (dbu)
[02/20 13:58:07    131s] (I)       GCell height        :  3600  (dbu)
[02/20 13:58:07    131s] (I)       Grid                :    23    21     8
[02/20 13:58:07    131s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[02/20 13:58:07    131s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/20 13:58:07    131s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/20 13:58:07    131s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/20 13:58:07    131s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/20 13:58:07    131s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[02/20 13:58:07    131s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/20 13:58:07    131s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[02/20 13:58:07    131s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/20 13:58:07    131s] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/20 13:58:07    131s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/20 13:58:07    131s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[02/20 13:58:07    131s] (I)       --------------------------------------------------------
[02/20 13:58:07    131s] 
[02/20 13:58:07    131s] [NR-eGR] ============ Routing rule table ============
[02/20 13:58:07    131s] [NR-eGR] Rule id: 0  Nets: 0 
[02/20 13:58:07    131s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[02/20 13:58:07    131s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/20 13:58:07    131s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[02/20 13:58:07    131s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:58:07    131s] [NR-eGR] Rule id: 1  Nets: 46 
[02/20 13:58:07    131s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/20 13:58:07    131s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/20 13:58:07    131s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:58:07    131s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[02/20 13:58:07    131s] [NR-eGR] ========================================
[02/20 13:58:07    131s] [NR-eGR] 
[02/20 13:58:07    131s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/20 13:58:07    131s] (I)       blocked tracks on layer2 : = 2428 / 4284 (56.68%)
[02/20 13:58:07    131s] (I)       blocked tracks on layer3 : = 562 / 4347 (12.93%)
[02/20 13:58:07    131s] (I)       blocked tracks on layer4 : = 1152 / 4284 (26.89%)
[02/20 13:58:07    131s] (I)       blocked tracks on layer5 : = 0 / 4347 (0.00%)
[02/20 13:58:07    131s] (I)       blocked tracks on layer6 : = 0 / 4284 (0.00%)
[02/20 13:58:07    131s] (I)       blocked tracks on layer7 : = 0 / 1081 (0.00%)
[02/20 13:58:07    131s] (I)       blocked tracks on layer8 : = 0 / 1071 (0.00%)
[02/20 13:58:07    131s] (I)       After initializing earlyGlobalRoute syMemory usage = 1590.8 MB
[02/20 13:58:07    131s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Started Global Routing ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       ============= Initialization =============
[02/20 13:58:07    131s] (I)       totalPins=98  totalGlobalPin=98 (100.00%)
[02/20 13:58:07    131s] (I)       Started Build MST ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Generate topology with single threads
[02/20 13:58:07    131s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       total 2D Cap : 20074 = (9321 H, 10753 V)
[02/20 13:58:07    131s] [NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 8]
[02/20 13:58:07    131s] (I)       ============  Phase 1a Route ============
[02/20 13:58:07    131s] (I)       Started Phase 1a ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:58:07    131s] (I)       
[02/20 13:58:07    131s] (I)       ============  Phase 1b Route ============
[02/20 13:58:07    131s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:58:07    131s] (I)       
[02/20 13:58:07    131s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[02/20 13:58:07    131s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/20 13:58:07    131s] (I)       Congestion threshold : each 60.00, sum 90.00
[02/20 13:58:07    131s] (I)       ============  Phase 1c Route ============
[02/20 13:58:07    131s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:58:07    131s] (I)       
[02/20 13:58:07    131s] (I)       ============  Phase 1d Route ============
[02/20 13:58:07    131s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:58:07    131s] (I)       
[02/20 13:58:07    131s] (I)       ============  Phase 1e Route ============
[02/20 13:58:07    131s] (I)       Started Phase 1e ( Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Usage: 232 = (161 H, 71 V) = (1.73% H, 0.66% V) = (2.898e+02um H, 1.278e+02um V)
[02/20 13:58:07    131s] (I)       
[02/20 13:58:07    131s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+02um
[02/20 13:58:07    131s] [NR-eGR] 
[02/20 13:58:07    131s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       Running layer assignment with 1 threads
[02/20 13:58:07    131s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       ============  Phase 1l Route ============
[02/20 13:58:07    131s] (I)       
[02/20 13:58:07    131s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/20 13:58:07    131s] [NR-eGR]                        OverCon            
[02/20 13:58:07    131s] [NR-eGR]                         #Gcell     %Gcell
[02/20 13:58:07    131s] [NR-eGR]       Layer                (0)    OverCon 
[02/20 13:58:07    131s] [NR-eGR] ----------------------------------------------
[02/20 13:58:07    131s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[02/20 13:58:07    131s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[02/20 13:58:07    131s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[02/20 13:58:07    131s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[02/20 13:58:07    131s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[02/20 13:58:07    131s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[02/20 13:58:07    131s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[02/20 13:58:07    131s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[02/20 13:58:07    131s] [NR-eGR] ----------------------------------------------
[02/20 13:58:07    131s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[02/20 13:58:07    131s] [NR-eGR] 
[02/20 13:58:07    131s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] (I)       total 2D Cap : 20220 = (9361 H, 10859 V)
[02/20 13:58:07    131s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/20 13:58:07    131s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/20 13:58:07    131s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1590.82 MB )
[02/20 13:58:07    131s] OPERPROF: Starting HotSpotCal at level 1, MEM:1590.8M
[02/20 13:58:07    131s] [hotspot] +------------+---------------+---------------+
[02/20 13:58:07    131s] [hotspot] |            |   max hotspot | total hotspot |
[02/20 13:58:07    131s] [hotspot] +------------+---------------+---------------+
[02/20 13:58:07    131s] [hotspot] | normalized |          0.00 |          0.00 |
[02/20 13:58:07    131s] [hotspot] +------------+---------------+---------------+
[02/20 13:58:07    131s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:58:07    131s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:58:07    131s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1590.8M
[02/20 13:58:07    131s] Deleting Cell Server ...
[02/20 13:58:07    131s] Deleting Lib Analyzer.
[02/20 13:58:07    131s] <optDesign CMD> Restore Using all VT Cells
[02/20 13:58:07    131s] cleaningup cpe interface
[02/20 13:58:08    131s] Reported timing to dir ./timingReports
[02/20 13:58:08    131s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1271.1M, totSessionCpu=0:02:12 **
[02/20 13:58:08    131s] ** Profile ** Start :  cpu=0:00:00.0, mem=1582.8M
[02/20 13:58:08    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1582.8M
[02/20 13:58:08    131s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.075, MEM:1582.8M
[02/20 13:58:08    131s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1582.8M
[02/20 13:58:08    132s] End AAE Lib Interpolated Model. (MEM=1582.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:08    132s] **INFO: Starting Blocking QThread with 1 CPU
[02/20 13:58:08    132s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/20 13:58:08    132s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[02/20 13:58:08    132s] Starting delay calculation for Hold views
[02/20 13:58:08    132s] #################################################################################
[02/20 13:58:08    132s] # Design Stage: PreRoute
[02/20 13:58:08    132s] # Design Name: add
[02/20 13:58:08    132s] # Design Mode: 65nm
[02/20 13:58:08    132s] # Analysis Mode: MMMC Non-OCV 
[02/20 13:58:08    132s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:58:08    132s] # Signoff Settings: SI Off 
[02/20 13:58:08    132s] #################################################################################
[02/20 13:58:08    132s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:58:08    132s] Calculate delays in BcWc mode...
[02/20 13:58:08    132s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/20 13:58:08    132s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/20 13:58:08    132s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/20 13:58:08    132s] End AAE Lib Interpolated Model. (MEM=0.832031 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:08    132s] Total number of fetched objects 47
[02/20 13:58:08    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:08    132s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:08    132s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:58:08    132s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[02/20 13:58:08    132s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[02/20 13:58:08    132s] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
[02/20 13:58:08    132s] ** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M
[02/20 13:58:08    132s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 0.0M
[02/20 13:58:08    132s] 
[02/20 13:58:08    132s] =============================================================================================
[02/20 13:58:08    132s]  Step TAT Report for QThreadWorker #1
[02/20 13:58:08    132s] =============================================================================================
[02/20 13:58:08    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:08    132s] ---------------------------------------------------------------------------------------------
[02/20 13:58:08    132s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:08    132s] [ TimingUpdate           ]      1   0:00:00.0  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:08    132s] [ FullDelayCalc          ]      1   0:00:00.1  (  37.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:08    132s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.5
[02/20 13:58:08    132s] [ GenerateReports        ]      1   0:00:00.0  (  20.0 % )     0:00:00.0 /  0:00:00.0    0.6
[02/20 13:58:08    132s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    2.6
[02/20 13:58:08    132s] [ MISC                   ]          0:00:00.1  (  36.8 % )     0:00:00.1 /  0:00:00.1    0.9
[02/20 13:58:08    132s] ---------------------------------------------------------------------------------------------
[02/20 13:58:08    132s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[02/20 13:58:08    132s] ---------------------------------------------------------------------------------------------
[02/20 13:58:08    132s] 
[02/20 13:58:08    132s]  
_______________________________________________________________________
[02/20 13:58:08    132s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1592.8M
[02/20 13:58:08    132s] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1584.8M
[02/20 13:58:10    132s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1582.8M
[02/20 13:58:10    132s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.380  |  0.380  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1582.8M
[02/20 13:58:10    132s] *** Final Summary (holdfix) CPU=0:00:00.5, REAL=0:00:02.0, MEM=1582.8M
[02/20 13:58:10    132s] **optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 1267.6M, totSessionCpu=0:02:12 **
[02/20 13:58:10    132s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/20 13:58:10    132s] *** Finished optDesign ***
[02/20 13:58:10    132s] cleaningup cpe interface
[02/20 13:58:10    132s] cleaningup cpe interface
[02/20 13:58:10    132s] 
[02/20 13:58:10    132s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:10.5 real=0:00:12.5)
[02/20 13:58:10    132s] Info: pop threads available for lower-level modules during optimization.
[02/20 13:58:10    132s] Info: Destroy the CCOpt slew target map.
[02/20 13:58:10    132s] clean pInstBBox. size 0
[02/20 13:58:10    132s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/20 13:58:10    132s] All LLGs are deleted
[02/20 13:58:10    132s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1582.8M
[02/20 13:58:10    132s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1582.8M
[02/20 13:58:10    132s] 
[02/20 13:58:10    132s] =============================================================================================
[02/20 13:58:10    132s]  Final TAT Report for optDesign
[02/20 13:58:10    132s] =============================================================================================
[02/20 13:58:10    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:10    132s] ---------------------------------------------------------------------------------------------
[02/20 13:58:10    132s] [ HoldOpt                ]      1   0:00:03.3  (  26.2 % )     0:00:03.7 /  0:00:03.5    0.9
[02/20 13:58:10    132s] [ ViewPruning            ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:10    132s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/20 13:58:10    132s] [ FullDelayCalc          ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:10    132s] [ QThreadMaster          ]      2   0:00:00.5  (   4.2 % )     0:00:00.5 /  0:00:00.1    0.2
[02/20 13:58:10    132s] [ OptSummaryReport       ]      2   0:00:00.5  (   3.6 % )     0:00:02.4 /  0:00:00.6    0.3
[02/20 13:58:10    132s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[02/20 13:58:10    132s] [ DrvReport              ]      2   0:00:01.6  (  12.4 % )     0:00:01.6 /  0:00:00.0    0.0
[02/20 13:58:10    132s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[02/20 13:58:10    132s] [ PropagateActivity      ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:10    132s] [ MISC                   ]          0:00:06.5  (  51.9 % )     0:00:06.5 /  0:00:06.5    1.0
[02/20 13:58:10    132s] ---------------------------------------------------------------------------------------------
[02/20 13:58:10    132s]  optDesign TOTAL                    0:00:12.6  ( 100.0 % )     0:00:12.6 /  0:00:10.6    0.8
[02/20 13:58:10    132s] ---------------------------------------------------------------------------------------------
[02/20 13:58:10    132s] 
[02/20 13:58:10    132s] <CMD> saveDesign cts.enc
[02/20 13:58:10    132s] #% Begin save design ... (date=02/20 13:58:10, mem=1199.8M)
[02/20 13:58:10    132s] % Begin Save ccopt configuration ... (date=02/20 13:58:10, mem=1199.8M)
[02/20 13:58:10    132s] % End Save ccopt configuration ... (date=02/20 13:58:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.0M, current mem=1201.0M)
[02/20 13:58:10    132s] % Begin Save netlist data ... (date=02/20 13:58:10, mem=1201.0M)
[02/20 13:58:10    132s] Writing Binary DB to cts.enc.dat/add.v.bin in single-threaded mode...
[02/20 13:58:10    132s] % End Save netlist data ... (date=02/20 13:58:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.0M, current mem=1201.0M)
[02/20 13:58:10    132s] Saving congestion map file cts.enc.dat/add.route.congmap.gz ...
[02/20 13:58:10    132s] % Begin Save AAE data ... (date=02/20 13:58:10, mem=1201.3M)
[02/20 13:58:10    132s] Saving AAE Data ...
[02/20 13:58:10    132s] % End Save AAE data ... (date=02/20 13:58:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.3M, current mem=1201.3M)
[02/20 13:58:10    132s] % Begin Save clock tree data ... (date=02/20 13:58:10, mem=1201.4M)
[02/20 13:58:11    132s] % End Save clock tree data ... (date=02/20 13:58:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=1201.4M, current mem=1201.4M)
[02/20 13:58:11    132s] Saving preference file cts.enc.dat/gui.pref.tcl ...
[02/20 13:58:11    132s] Saving mode setting ...
[02/20 13:58:11    132s] Saving global file ...
[02/20 13:58:11    132s] % Begin Save floorplan data ... (date=02/20 13:58:11, mem=1201.5M)
[02/20 13:58:11    132s] Saving floorplan file ...
[02/20 13:58:11    132s] % End Save floorplan data ... (date=02/20 13:58:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.5M, current mem=1201.5M)
[02/20 13:58:11    132s] Saving PG file cts.enc.dat/add.pg.gz
[02/20 13:58:11    132s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1531.8M) ***
[02/20 13:58:11    132s] Saving Drc markers ...
[02/20 13:58:11    132s] ... No Drc file written since there is no markers found.
[02/20 13:58:11    132s] % Begin Save placement data ... (date=02/20 13:58:11, mem=1201.5M)
[02/20 13:58:11    132s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/20 13:58:11    132s] Save Adaptive View Pruing View Names to Binary file
[02/20 13:58:11    132s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1534.8M) ***
[02/20 13:58:11    132s] % End Save placement data ... (date=02/20 13:58:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.5M, current mem=1201.5M)
[02/20 13:58:11    132s] % Begin Save routing data ... (date=02/20 13:58:11, mem=1201.5M)
[02/20 13:58:11    132s] Saving route file ...
[02/20 13:58:11    132s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1531.8M) ***
[02/20 13:58:11    132s] % End Save routing data ... (date=02/20 13:58:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.5M, current mem=1201.5M)
[02/20 13:58:11    132s] Saving property file cts.enc.dat/add.prop
[02/20 13:58:11    132s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1534.8M) ***
[02/20 13:58:11    132s] #Saving pin access data to file cts.enc.dat/add.apa ...
[02/20 13:58:11    132s] #
[02/20 13:58:11    132s] Saving rc congestion map cts.enc.dat/add.congmap.gz ...
[02/20 13:58:12    132s] % Begin Save power constraints data ... (date=02/20 13:58:12, mem=1201.6M)
[02/20 13:58:12    132s] % End Save power constraints data ... (date=02/20 13:58:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.6M, current mem=1201.6M)
[02/20 13:58:13    134s] Generated self-contained design cts.enc.dat
[02/20 13:58:13    134s] #% End save design ... (date=02/20 13:58:13, total cpu=0:00:01.9, real=0:00:03.0, peak res=1202.7M, current mem=1202.7M)
[02/20 13:58:13    134s] *** Message Summary: 0 warning(s), 0 error(s)
[02/20 13:58:13    134s] 
[02/20 13:58:13    134s] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[02/20 13:58:13    134s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[02/20 13:58:13    134s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[02/20 13:58:13    134s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[02/20 13:58:13    134s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[02/20 13:58:13    134s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[02/20 13:58:13    134s] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[02/20 13:58:13    134s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[02/20 13:58:13    134s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[02/20 13:58:13    134s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/20 13:58:14    134s] <CMD> routeDesign
[02/20 13:58:14    134s] #% Begin routeDesign (date=02/20 13:58:14, mem=1202.7M)
[02/20 13:58:14    134s] ### Time Record (routeDesign) is installed.
[02/20 13:58:14    134s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.67 (MB), peak = 1286.40 (MB)
[02/20 13:58:14    134s] #Cmax has no qx tech file defined
[02/20 13:58:14    134s] #No active RC corner or QRC tech file is missing.
[02/20 13:58:14    134s] #**INFO: setDesignMode -flowEffort standard
[02/20 13:58:14    134s] #**INFO: multi-cut via swapping will be performed after routing.
[02/20 13:58:14    134s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/20 13:58:14    134s] OPERPROF: Starting checkPlace at level 1, MEM:1536.9M
[02/20 13:58:14    134s] z: 2, totalTracks: 1
[02/20 13:58:14    134s] z: 4, totalTracks: 1
[02/20 13:58:14    134s] z: 6, totalTracks: 1
[02/20 13:58:14    134s] z: 8, totalTracks: 1
[02/20 13:58:14    134s] #spOpts: N=65 
[02/20 13:58:14    134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1536.9M
[02/20 13:58:14    134s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1536.9M
[02/20 13:58:14    134s] Core basic site is core
[02/20 13:58:14    134s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:58:14    134s] SiteArray: use 12,288 bytes
[02/20 13:58:14    134s] SiteArray: current memory after site array memory allocation 1536.9M
[02/20 13:58:14    134s] SiteArray: FP blocked sites are writable
[02/20 13:58:14    134s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:1536.9M
[02/20 13:58:14    134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1536.9M
[02/20 13:58:14    134s] Begin checking placement ... (start mem=1536.9M, init mem=1536.9M)
[02/20 13:58:14    134s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1536.9M
[02/20 13:58:14    134s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1536.9M
[02/20 13:58:14    134s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1536.9M
[02/20 13:58:14    134s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1536.9M
[02/20 13:58:14    134s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1536.9M
[02/20 13:58:14    134s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1536.9M
[02/20 13:58:14    134s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1536.9M
[02/20 13:58:14    134s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1536.9M
[02/20 13:58:14    134s] *info: Placed = 83            
[02/20 13:58:14    134s] *info: Unplaced = 0           
[02/20 13:58:14    134s] Placement Density:97.31%(364/374)
[02/20 13:58:14    134s] Placement Density (including fixed std cells):97.31%(364/374)
[02/20 13:58:14    134s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1536.9M
[02/20 13:58:14    134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1536.9M
[02/20 13:58:14    134s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1536.9M)
[02/20 13:58:14    134s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.019, MEM:1536.9M
[02/20 13:58:14    134s] 
[02/20 13:58:14    134s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/20 13:58:14    134s] *** Changed status on (1) nets in Clock.
[02/20 13:58:14    134s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1536.9M) ***
[02/20 13:58:14    134s] #Start route 1 clock and analog nets...
[02/20 13:58:14    134s] % Begin globalDetailRoute (date=02/20 13:58:14, mem=1202.7M)
[02/20 13:58:14    134s] 
[02/20 13:58:14    134s] globalDetailRoute
[02/20 13:58:14    134s] 
[02/20 13:58:14    134s] #setNanoRouteMode -drouteAutoStop true
[02/20 13:58:14    134s] #setNanoRouteMode -drouteEndIteration 5
[02/20 13:58:14    134s] #setNanoRouteMode -drouteFixAntenna true
[02/20 13:58:14    134s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/20 13:58:14    134s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/20 13:58:14    134s] #setNanoRouteMode -routeSelectedNetOnly false
[02/20 13:58:14    134s] #setNanoRouteMode -routeWithEco true
[02/20 13:58:14    134s] #setNanoRouteMode -routeWithSiDriven true
[02/20 13:58:14    134s] #setNanoRouteMode -routeWithTimingDriven true
[02/20 13:58:14    134s] ### Time Record (globalDetailRoute) is installed.
[02/20 13:58:14    134s] #Start globalDetailRoute on Mon Feb 20 13:58:14 2023
[02/20 13:58:14    134s] #
[02/20 13:58:14    134s] ### Time Record (Pre Callback) is installed.
[02/20 13:58:14    134s] ### Time Record (Pre Callback) is uninstalled.
[02/20 13:58:14    134s] ### Time Record (DB Import) is installed.
[02/20 13:58:14    134s] ### Time Record (Timing Data Generation) is installed.
[02/20 13:58:14    134s] ### Time Record (Timing Data Generation) is uninstalled.
[02/20 13:58:14    134s] LayerId::1 widthSet size::4
[02/20 13:58:14    134s] LayerId::2 widthSet size::4
[02/20 13:58:14    134s] LayerId::3 widthSet size::4
[02/20 13:58:14    134s] LayerId::4 widthSet size::4
[02/20 13:58:14    134s] LayerId::5 widthSet size::4
[02/20 13:58:14    134s] LayerId::6 widthSet size::4
[02/20 13:58:14    134s] LayerId::7 widthSet size::4
[02/20 13:58:14    134s] LayerId::8 widthSet size::4
[02/20 13:58:14    134s] Skipped RC grid update for preRoute extraction.
[02/20 13:58:14    134s] Initializing multi-corner capacitance tables ... 
[02/20 13:58:14    134s] Initializing multi-corner resistance tables ...
[02/20 13:58:14    134s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.807200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[02/20 13:58:14    134s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[02/20 13:58:14    134s] ### Net info: total nets: 49
[02/20 13:58:14    134s] ### Net info: dirty nets: 0
[02/20 13:58:14    134s] ### Net info: marked as disconnected nets: 0
[02/20 13:58:14    134s] #num needed restored net=48
[02/20 13:58:14    134s] #need_extraction net=48 (total=49)
[02/20 13:58:14    134s] ### Net info: fully routed nets: 1
[02/20 13:58:14    134s] ### Net info: trivial (< 2 pins) nets: 2
[02/20 13:58:14    134s] ### Net info: unrouted nets: 46
[02/20 13:58:14    134s] ### Net info: re-extraction nets: 0
[02/20 13:58:14    134s] ### Net info: ignored nets: 0
[02/20 13:58:14    134s] ### Net info: skip routing nets: 48
[02/20 13:58:14    134s] ### Time Record (DB Import) is uninstalled.
[02/20 13:58:14    134s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[02/20 13:58:14    134s] #RTESIG:78da8dd13d4fc3400c0660667e8575ed10a4b6d8f7115fd64aac802a60ad52714d23a589
[02/20 13:58:14    134s] #       747719f8f704c418e27af523bfafe4d5fae3e9008aaa1df13621f391e0f9a091c8e01635
[02/20 13:58:14    134s] #       f22355c769f5be57f7abf5cbeb1b5105ea5c7729282872887d1dbf3630a61021859cdbbe
[02/20 13:58:14    134s] #       79f883c6428e6380e2340cdd2cd11ac141d1f6393421ce12e33de03271ba9482bc43f8ed
[02/20 13:58:14    134s] #       bc60889064648c03b23b873f03c5b91beafc8f7495548b0c5b39d26a9691b308ead23697
[02/20 13:58:14    134s] #       e92b29c76933ef3c6ab1954727077a2250d7f0d98e5729b2747224db1b4c79432de68543
[02/20 13:58:14    134s] #       77dff68ae3e9
[02/20 13:58:14    134s] #
[02/20 13:58:14    134s] #Skip comparing routing design signature in db-snapshot flow
[02/20 13:58:14    134s] #RTESIG:78da8dd14d4bc340100660cffd15c3b68708b6ceec4766732d785529eab544dca6813481
[02/20 13:58:14    134s] #       ddcdc17f6f14c14bcc74aef330ef0bb3debc3d1c4051b523de26643e123c1e341219dca2
[02/20 13:58:14    134s] #       46bea7ea38ad5ef76ab5de3c3dbf1055a04e759782822287d8d7f1f30ec61422a49073db
[02/20 13:58:14    134s] #       37b7bfd058c8710c50bc0f43374bb4467050b47d0e4d88b3c4780fb84c9c2ea520ef107e
[02/20 13:58:14    134s] #       3a2f1822241919e380eccee1f74071ea863aff235d25d522c3568eb49a65e42c823ab7cd
[02/20 13:58:14    134s] #       79fa4aca71daccbbd2dabff72d418f5aacefd1c9cd3c11a84bf868c78b14593a3992ed15
[02/20 13:58:14    134s] #       a6bca216f3c2a19b2f63d5f09c
[02/20 13:58:14    134s] #
[02/20 13:58:14    134s] ### Time Record (Global Routing) is installed.
[02/20 13:58:14    134s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:58:14    134s] ### Time Record (Data Preparation) is installed.
[02/20 13:58:14    134s] #Start routing data preparation on Mon Feb 20 13:58:14 2023
[02/20 13:58:14    134s] #
[02/20 13:58:14    134s] #Minimum voltage of a net in the design = 0.000.
[02/20 13:58:14    134s] #Maximum voltage of a net in the design = 1.100.
[02/20 13:58:14    134s] #Voltage range [0.000 - 1.100] has 47 nets.
[02/20 13:58:14    134s] #Voltage range [0.900 - 1.100] has 1 net.
[02/20 13:58:14    134s] #Voltage range [0.000 - 0.000] has 1 net.
[02/20 13:58:14    134s] ### Time Record (Cell Pin Access) is installed.
[02/20 13:58:14    134s] #Initial pin access analysis.
[02/20 13:58:14    134s] #Detail pin access analysis.
[02/20 13:58:14    134s] ### Time Record (Cell Pin Access) is uninstalled.
[02/20 13:58:14    134s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[02/20 13:58:14    134s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:14    134s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:14    134s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:14    134s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:14    134s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:14    134s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:58:14    134s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:58:14    134s] #Regenerating Ggrids automatically.
[02/20 13:58:14    134s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[02/20 13:58:14    134s] #Using automatically generated G-grids.
[02/20 13:58:14    135s] #Done routing data preparation.
[02/20 13:58:14    135s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1200.37 (MB), peak = 1286.40 (MB)
[02/20 13:58:14    135s] ### Time Record (Data Preparation) is uninstalled.
[02/20 13:58:14    135s] ### Time Record (Special Wire Merging) is installed.
[02/20 13:58:14    135s] #Merging special wires: starts on Mon Feb 20 13:58:14 2023 with memory = 1200.39 (MB), peak = 1286.40 (MB)
[02/20 13:58:14    135s] #
[02/20 13:58:14    135s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:14    135s] ### Time Record (Special Wire Merging) is uninstalled.
[02/20 13:58:14    135s] #
[02/20 13:58:14    135s] #Finished routing data preparation on Mon Feb 20 13:58:14 2023
[02/20 13:58:14    135s] #
[02/20 13:58:14    135s] #Cpu time = 00:00:01
[02/20 13:58:14    135s] #Elapsed time = 00:00:01
[02/20 13:58:14    135s] #Increased memory = 12.05 (MB)
[02/20 13:58:14    135s] #Total memory = 1200.39 (MB)
[02/20 13:58:14    135s] #Peak memory = 1286.40 (MB)
[02/20 13:58:14    135s] #
[02/20 13:58:14    135s] ### Time Record (Global Routing) is installed.
[02/20 13:58:14    135s] #
[02/20 13:58:14    135s] #Start global routing on Mon Feb 20 13:58:14 2023
[02/20 13:58:14    135s] #
[02/20 13:58:14    135s] #
[02/20 13:58:14    135s] #Start global routing initialization on Mon Feb 20 13:58:14 2023
[02/20 13:58:14    135s] #
[02/20 13:58:14    135s] #WARNING (NRGR-22) Design is already detail routed.
[02/20 13:58:14    135s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:58:14    135s] ### Time Record (Track Assignment) is installed.
[02/20 13:58:14    135s] ### Time Record (Track Assignment) is uninstalled.
[02/20 13:58:14    135s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/20 13:58:14    135s] #Cpu time = 00:00:01
[02/20 13:58:14    135s] #Elapsed time = 00:00:01
[02/20 13:58:14    135s] #Increased memory = 12.05 (MB)
[02/20 13:58:14    135s] #Total memory = 1200.39 (MB)
[02/20 13:58:14    135s] #Peak memory = 1286.40 (MB)
[02/20 13:58:14    135s] ### Time Record (Detail Routing) is installed.
[02/20 13:58:14    135s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:15    135s] #
[02/20 13:58:15    135s] #Start Detail Routing..
[02/20 13:58:15    135s] #start initial detail routing ...
[02/20 13:58:15    135s] ### Design has 0 dirty nets
[02/20 13:58:15    135s] #   number of violations = 0
[02/20 13:58:15    135s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.64 (MB), peak = 1286.40 (MB)
[02/20 13:58:15    135s] #Complete Detail Routing.
[02/20 13:58:15    135s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:15    135s] #Total wire length = 78 um.
[02/20 13:58:15    135s] #Total half perimeter of net bounding box = 45 um.
[02/20 13:58:15    135s] #Total wire length on LAYER M1 = 1 um.
[02/20 13:58:15    135s] #Total wire length on LAYER M2 = 1 um.
[02/20 13:58:15    135s] #Total wire length on LAYER M3 = 34 um.
[02/20 13:58:15    135s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:15    135s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:15    135s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:15    135s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:15    135s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:15    135s] #Total number of vias = 59
[02/20 13:58:15    135s] #Up-Via Summary (total 59):
[02/20 13:58:15    135s] #           
[02/20 13:58:15    135s] #-----------------------
[02/20 13:58:15    135s] # M1                 19
[02/20 13:58:15    135s] # M2                 19
[02/20 13:58:15    135s] # M3                 16
[02/20 13:58:15    135s] # M4                  3
[02/20 13:58:15    135s] # M5                  2
[02/20 13:58:15    135s] #-----------------------
[02/20 13:58:15    135s] #                    59 
[02/20 13:58:15    135s] #
[02/20 13:58:15    135s] #Total number of DRC violations = 0
[02/20 13:58:15    135s] ### Time Record (Detail Routing) is uninstalled.
[02/20 13:58:15    135s] #Cpu time = 00:00:01
[02/20 13:58:15    135s] #Elapsed time = 00:00:01
[02/20 13:58:15    135s] #Increased memory = 0.54 (MB)
[02/20 13:58:15    135s] #Total memory = 1200.93 (MB)
[02/20 13:58:15    135s] #Peak memory = 1286.40 (MB)
[02/20 13:58:15    135s] ### Time Record (Antenna Fixing) is installed.
[02/20 13:58:15    135s] #
[02/20 13:58:15    135s] #start routing for process antenna violation fix ...
[02/20 13:58:15    135s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:16    136s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.09 (MB), peak = 1286.40 (MB)
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:16    136s] #Total wire length = 78 um.
[02/20 13:58:16    136s] #Total half perimeter of net bounding box = 45 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M1 = 1 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M2 = 1 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M3 = 34 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:16    136s] #Total number of vias = 59
[02/20 13:58:16    136s] #Up-Via Summary (total 59):
[02/20 13:58:16    136s] #           
[02/20 13:58:16    136s] #-----------------------
[02/20 13:58:16    136s] # M1                 19
[02/20 13:58:16    136s] # M2                 19
[02/20 13:58:16    136s] # M3                 16
[02/20 13:58:16    136s] # M4                  3
[02/20 13:58:16    136s] # M5                  2
[02/20 13:58:16    136s] #-----------------------
[02/20 13:58:16    136s] #                    59 
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] #Total number of DRC violations = 0
[02/20 13:58:16    136s] #Total number of net violated process antenna rule = 0
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:16    136s] #Total wire length = 78 um.
[02/20 13:58:16    136s] #Total half perimeter of net bounding box = 45 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M1 = 1 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M2 = 1 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M3 = 34 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:16    136s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:16    136s] #Total number of vias = 59
[02/20 13:58:16    136s] #Up-Via Summary (total 59):
[02/20 13:58:16    136s] #           
[02/20 13:58:16    136s] #-----------------------
[02/20 13:58:16    136s] # M1                 19
[02/20 13:58:16    136s] # M2                 19
[02/20 13:58:16    136s] # M3                 16
[02/20 13:58:16    136s] # M4                  3
[02/20 13:58:16    136s] # M5                  2
[02/20 13:58:16    136s] #-----------------------
[02/20 13:58:16    136s] #                    59 
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] #Total number of DRC violations = 0
[02/20 13:58:16    136s] #Total number of net violated process antenna rule = 0
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] ### Time Record (Antenna Fixing) is uninstalled.
[02/20 13:58:16    136s] #detailRoute Statistics:
[02/20 13:58:16    136s] #Cpu time = 00:00:01
[02/20 13:58:16    136s] #Elapsed time = 00:00:01
[02/20 13:58:16    136s] #Increased memory = 5.01 (MB)
[02/20 13:58:16    136s] #Total memory = 1205.40 (MB)
[02/20 13:58:16    136s] #Peak memory = 1286.40 (MB)
[02/20 13:58:16    136s] #Skip updating routing design signature in db-snapshot flow
[02/20 13:58:16    136s] ### Time Record (DB Export) is installed.
[02/20 13:58:16    136s] ### Time Record (DB Export) is uninstalled.
[02/20 13:58:16    136s] ### Time Record (Post Callback) is installed.
[02/20 13:58:16    136s] ### Time Record (Post Callback) is uninstalled.
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] #globalDetailRoute statistics:
[02/20 13:58:16    136s] #Cpu time = 00:00:02
[02/20 13:58:16    136s] #Elapsed time = 00:00:02
[02/20 13:58:16    136s] #Increased memory = -1.55 (MB)
[02/20 13:58:16    136s] #Total memory = 1201.20 (MB)
[02/20 13:58:16    136s] #Peak memory = 1286.40 (MB)
[02/20 13:58:16    136s] #Number of warnings = 2
[02/20 13:58:16    136s] #Total number of warnings = 8
[02/20 13:58:16    136s] #Number of fails = 0
[02/20 13:58:16    136s] #Total number of fails = 0
[02/20 13:58:16    136s] #Complete globalDetailRoute on Mon Feb 20 13:58:16 2023
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] ### Time Record (globalDetailRoute) is uninstalled.
[02/20 13:58:16    136s] % End globalDetailRoute (date=02/20 13:58:16, total cpu=0:00:02.3, real=0:00:02.0, peak res=1202.7M, current mem=1201.2M)
[02/20 13:58:16    136s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[02/20 13:58:16    136s] % Begin globalDetailRoute (date=02/20 13:58:16, mem=1201.2M)
[02/20 13:58:16    136s] 
[02/20 13:58:16    136s] globalDetailRoute
[02/20 13:58:16    136s] 
[02/20 13:58:16    136s] #setNanoRouteMode -drouteAutoStop true
[02/20 13:58:16    136s] #setNanoRouteMode -drouteFixAntenna true
[02/20 13:58:16    136s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[02/20 13:58:16    136s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/20 13:58:16    136s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/20 13:58:16    136s] #setNanoRouteMode -routeSelectedNetOnly false
[02/20 13:58:16    136s] #setNanoRouteMode -routeWithSiDriven true
[02/20 13:58:16    136s] #setNanoRouteMode -routeWithTimingDriven true
[02/20 13:58:16    136s] ### Time Record (globalDetailRoute) is installed.
[02/20 13:58:16    136s] #Start globalDetailRoute on Mon Feb 20 13:58:16 2023
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] ### Time Record (Pre Callback) is installed.
[02/20 13:58:16    136s] Saved RC grid cleaned up.
[02/20 13:58:16    136s] ### Time Record (Pre Callback) is uninstalled.
[02/20 13:58:16    136s] ### Time Record (DB Import) is installed.
[02/20 13:58:16    136s] ### Time Record (Timing Data Generation) is installed.
[02/20 13:58:16    136s] #Generating timing data, please wait...
[02/20 13:58:16    136s] #47 total nets, 1 already routed, 1 will ignore in trialRoute
[02/20 13:58:16    136s] ### run_trial_route starts on Mon Feb 20 13:58:16 2023 with memory = 1194.89 (MB), peak = 1286.40 (MB)
[02/20 13:58:16    136s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:16    136s] ### dump_timing_file starts on Mon Feb 20 13:58:16 2023 with memory = 1162.80 (MB), peak = 1286.40 (MB)
[02/20 13:58:16    136s] ### extractRC starts on Mon Feb 20 13:58:16 2023 with memory = 1162.80 (MB), peak = 1286.40 (MB)
[02/20 13:58:16    136s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:58:16    136s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:16    136s] #Dump tif for version 2.1
[02/20 13:58:16    136s] End AAE Lib Interpolated Model. (MEM=1542.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:16    136s] Total number of fetched objects 47
[02/20 13:58:16    136s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:16    136s] End delay calculation. (MEM=1590.62 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:16    136s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.44 (MB), peak = 1286.40 (MB)
[02/20 13:58:16    136s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:16    136s] #Done generating timing data.
[02/20 13:58:16    136s] ### Time Record (Timing Data Generation) is uninstalled.
[02/20 13:58:16    136s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[02/20 13:58:16    136s] ### Net info: total nets: 49
[02/20 13:58:16    136s] ### Net info: dirty nets: 0
[02/20 13:58:16    136s] ### Net info: marked as disconnected nets: 0
[02/20 13:58:16    136s] #num needed restored net=0
[02/20 13:58:16    136s] #need_extraction net=0 (total=49)
[02/20 13:58:16    136s] ### Net info: fully routed nets: 1
[02/20 13:58:16    136s] ### Net info: trivial (< 2 pins) nets: 2
[02/20 13:58:16    136s] ### Net info: unrouted nets: 46
[02/20 13:58:16    136s] ### Net info: re-extraction nets: 0
[02/20 13:58:16    136s] ### Net info: ignored nets: 0
[02/20 13:58:16    136s] ### Net info: skip routing nets: 0
[02/20 13:58:16    136s] #Start reading timing information from file .timing_file_22464.tif.gz ...
[02/20 13:58:16    136s] #Read in timing information for 19 ports, 28 instances from timing file .timing_file_22464.tif.gz.
[02/20 13:58:16    136s] ### Time Record (DB Import) is uninstalled.
[02/20 13:58:16    136s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[02/20 13:58:16    136s] #RTESIG:78da8d90cb4ec330104559f31523b78b20d132e347c7d982d802aaa0db2a0837b5942692
[02/20 13:58:16    136s] #       1f0bfe1e83588698d9dea373af66b53e3cee4150bb25de44643e123ced251229dca044be
[02/20 13:58:16    136s] #       a3f658a2b77b71bd5a3fbfbc12b5204edd109d8026b93076e1f316727401a24bc98ffdcd
[02/20 13:58:16    136s] #       2fa834a4901d34efd334cc22ca5a4068fc985cefc22c62e4ae6631c5222e7948fe21a732
[02/20 13:58:16    136s] #       2aa650c259d41a849fed0b3a52ca00e9adc1ef83e6344c5dfa83346d5da725d721a311c4
[02/20 13:58:16    136s] #       d9f7e7e5fd6451d6de5118532fb444e569eec3e74bad9275bd9277ffa8645e105d7d013a
[02/20 13:58:16    136s] #       c5c51a
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] #RTESIG:78da8d90cb4ec330104559f31523b78b546acb8c1fb1b32d625b50056caba0baa9a53491
[02/20 13:58:16    136s] #       fc58f0f7b808894d8899ed1c9d7b7517cbf7a703306ab6a43701b53e12ec0f1c89046e90
[02/20 13:58:16    136s] #       a37ea0e6985f6f3b76bf583ebfbc1235c0ce6d1f2c832a5a3fb4fe730d29580fc1c6e886
[02/20 13:58:16    136s] #       6ef5030a09d1270bd5c738f693883006102a3744db593f89285e972c2a5bd835f5d13da6
[02/20 13:58:16    136s] #       984b85e8f37312350ae1bbfb8c8e84504072abf076509dfbb18d7f90aa29eb24d7654849
[02/20 13:58:16    136s] #       047671dd65be3fd552feae3f071ae4a5dd32a3cacd0c515ed79e5cba9622b52c47eafa1f
[02/20 13:58:16    136s] #       915acf88eebe00bc51d1cd
[02/20 13:58:16    136s] #
[02/20 13:58:16    136s] ### Time Record (Global Routing) is installed.
[02/20 13:58:16    136s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:58:16    136s] ### Time Record (Data Preparation) is installed.
[02/20 13:58:16    136s] #Start routing data preparation on Mon Feb 20 13:58:16 2023
[02/20 13:58:16    136s] #
[02/20 13:58:16    137s] #Minimum voltage of a net in the design = 0.000.
[02/20 13:58:16    137s] #Maximum voltage of a net in the design = 1.100.
[02/20 13:58:16    137s] #Voltage range [0.000 - 1.100] has 47 nets.
[02/20 13:58:16    137s] #Voltage range [0.900 - 1.100] has 1 net.
[02/20 13:58:16    137s] #Voltage range [0.000 - 0.000] has 1 net.
[02/20 13:58:16    137s] ### Time Record (Cell Pin Access) is installed.
[02/20 13:58:16    137s] #Initial pin access analysis.
[02/20 13:58:16    137s] #Detail pin access analysis.
[02/20 13:58:16    137s] ### Time Record (Cell Pin Access) is uninstalled.
[02/20 13:58:16    137s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[02/20 13:58:16    137s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:16    137s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:16    137s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:16    137s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:16    137s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:16    137s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:58:16    137s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:58:16    137s] #Regenerating Ggrids automatically.
[02/20 13:58:16    137s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[02/20 13:58:16    137s] #Using automatically generated G-grids.
[02/20 13:58:17    137s] #Done routing data preparation.
[02/20 13:58:17    137s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1173.73 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### Time Record (Data Preparation) is uninstalled.
[02/20 13:58:17    137s] ### Time Record (Special Wire Merging) is installed.
[02/20 13:58:17    137s] #Merging special wires: starts on Mon Feb 20 13:58:17 2023 with memory = 1173.96 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### Time Record (Special Wire Merging) is uninstalled.
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Finished routing data preparation on Mon Feb 20 13:58:17 2023
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Cpu time = 00:00:01
[02/20 13:58:17    137s] #Elapsed time = 00:00:01
[02/20 13:58:17    137s] #Increased memory = 9.63 (MB)
[02/20 13:58:17    137s] #Total memory = 1173.96 (MB)
[02/20 13:58:17    137s] #Peak memory = 1286.40 (MB)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### Time Record (Global Routing) is installed.
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Start global routing on Mon Feb 20 13:58:17 2023
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Start global routing initialization on Mon Feb 20 13:58:17 2023
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Number of eco nets is 0
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Start global routing data preparation on Mon Feb 20 13:58:17 2023
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### build_merged_routing_blockage_rect_list starts on Mon Feb 20 13:58:17 2023 with memory = 1173.96 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] #Start routing resource analysis on Mon Feb 20 13:58:17 2023
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### init_is_bin_blocked starts on Mon Feb 20 13:58:17 2023 with memory = 1173.96 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Feb 20 13:58:17 2023 with memory = 1174.07 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### adjust_flow_cap starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### adjust_partial_route_blockage starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### set_via_blocked starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### copy_flow starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] #Routing resource analysis is done on Mon Feb 20 13:58:17 2023
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### report_flow_cap starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #  Resource Analysis:
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/20 13:58:17    137s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/20 13:58:17    137s] #  --------------------------------------------------------------
[02/20 13:58:17    137s] #  M1             H         120          69         182    27.47%
[02/20 13:58:17    137s] #  M2             V         129          75         182     7.69%
[02/20 13:58:17    137s] #  M3             H         189           0         182     1.65%
[02/20 13:58:17    137s] #  M4             V         148          56         182     5.49%
[02/20 13:58:17    137s] #  M5             H         189           0         182     0.00%
[02/20 13:58:17    137s] #  M6             V         204           0         182     0.00%
[02/20 13:58:17    137s] #  M7             H          47           0         182     0.00%
[02/20 13:58:17    137s] #  M8             V          51           0         182     0.00%
[02/20 13:58:17    137s] #  --------------------------------------------------------------
[02/20 13:58:17    137s] #  Total                   1078      12.53%        1456     5.29%
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #  1 nets (2.04%) with 1 preferred extra spacing.
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### analyze_m2_tracks starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### report_initial_resource starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### mark_pg_pins_accessibility starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### set_net_region starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Global routing data preparation is done on Mon Feb 20 13:58:17 2023
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### prepare_level starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### init level 1 starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### Level 1 hgrid = 14 X 13
[02/20 13:58:17    137s] ### prepare_level_flow starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Global routing initialization is done on Mon Feb 20 13:58:17 2023
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #start global routing iteration 1...
[02/20 13:58:17    137s] ### init_flow_edge starts on Mon Feb 20 13:58:17 2023 with memory = 1174.08 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### routing at level 1 (topmost level) iter 0
[02/20 13:58:17    137s] ### measure_qor starts on Mon Feb 20 13:58:17 2023 with memory = 1177.95 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### measure_congestion starts on Mon Feb 20 13:58:17 2023 with memory = 1177.95 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.95 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #start global routing iteration 2...
[02/20 13:58:17    137s] ### routing at level 1 (topmost level) iter 1
[02/20 13:58:17    137s] ### measure_qor starts on Mon Feb 20 13:58:17 2023 with memory = 1177.95 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### measure_congestion starts on Mon Feb 20 13:58:17 2023 with memory = 1177.95 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.95 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### route_end starts on Mon Feb 20 13:58:17 2023 with memory = 1177.95 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/20 13:58:17    137s] #Total number of routable nets = 47.
[02/20 13:58:17    137s] #Total number of nets in the design = 49.
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #46 routable nets have only global wires.
[02/20 13:58:17    137s] #1 routable net has only detail routed wires.
[02/20 13:58:17    137s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Routed nets constraints summary:
[02/20 13:58:17    137s] #-----------------------------
[02/20 13:58:17    137s] #        Rules   Unconstrained  
[02/20 13:58:17    137s] #-----------------------------
[02/20 13:58:17    137s] #      Default              46  
[02/20 13:58:17    137s] #-----------------------------
[02/20 13:58:17    137s] #        Total              46  
[02/20 13:58:17    137s] #-----------------------------
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Routing constraints summary of the whole design:
[02/20 13:58:17    137s] #------------------------------------------------
[02/20 13:58:17    137s] #        Rules   Pref Extra Space   Unconstrained  
[02/20 13:58:17    137s] #------------------------------------------------
[02/20 13:58:17    137s] #      Default                  1              46  
[02/20 13:58:17    137s] #------------------------------------------------
[02/20 13:58:17    137s] #        Total                  1              46  
[02/20 13:58:17    137s] #------------------------------------------------
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### cal_base_flow starts on Mon Feb 20 13:58:17 2023 with memory = 1177.95 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### init_flow_edge starts on Mon Feb 20 13:58:17 2023 with memory = 1177.95 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### cal_flow starts on Mon Feb 20 13:58:17 2023 with memory = 1178.12 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### report_overcon starts on Mon Feb 20 13:58:17 2023 with memory = 1178.12 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #                 OverCon       OverCon          
[02/20 13:58:17    137s] #                  #Gcell        #Gcell    %Gcell
[02/20 13:58:17    137s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[02/20 13:58:17    137s] #  ------------------------------------------------------------
[02/20 13:58:17    137s] #  M1            0(0.00%)      0(0.00%)   (0.00%)     0.36  
[02/20 13:58:17    137s] #  M2            0(0.00%)      1(0.58%)   (0.58%)     0.36  
[02/20 13:58:17    137s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.19  
[02/20 13:58:17    137s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[02/20 13:58:17    137s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[02/20 13:58:17    137s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[02/20 13:58:17    137s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[02/20 13:58:17    137s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[02/20 13:58:17    137s] #  ------------------------------------------------------------
[02/20 13:58:17    137s] #     Total      0(0.00%)      1(0.07%)   (0.07%)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[02/20 13:58:17    137s] #  Overflow after GR: 0.00% H + 0.07% V
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### cal_base_flow starts on Mon Feb 20 13:58:17 2023 with memory = 1178.12 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### init_flow_edge starts on Mon Feb 20 13:58:17 2023 with memory = 1178.12 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### cal_flow starts on Mon Feb 20 13:58:17 2023 with memory = 1178.12 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### export_cong_map starts on Mon Feb 20 13:58:17 2023 with memory = 1178.12 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### PDZT_Export::export_cong_map starts on Mon Feb 20 13:58:17 2023 with memory = 1178.12 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### import_cong_map starts on Mon Feb 20 13:58:17 2023 with memory = 1178.12 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #Hotspot report including placement blocked areas
[02/20 13:58:17    137s] OPERPROF: Starting HotSpotCal at level 1, MEM:1538.9M
[02/20 13:58:17    137s] [hotspot] +------------+---------------+---------------+
[02/20 13:58:17    137s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[02/20 13:58:17    137s] [hotspot] +------------+---------------+---------------+
[02/20 13:58:17    137s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[02/20 13:58:17    137s] [hotspot] |    M2(V)   |          0.00 |          0.00 |
[02/20 13:58:17    137s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[02/20 13:58:17    137s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[02/20 13:58:17    137s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[02/20 13:58:17    137s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[02/20 13:58:17    137s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[02/20 13:58:17    137s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[02/20 13:58:17    137s] [hotspot] +------------+---------------+---------------+
[02/20 13:58:17    137s] [hotspot] |   worst    |          0.00 |          0.00 |
[02/20 13:58:17    137s] [hotspot] +------------+---------------+---------------+
[02/20 13:58:17    137s] [hotspot] | all layers |          0.00 |          0.00 |
[02/20 13:58:17    137s] [hotspot] +------------+---------------+---------------+
[02/20 13:58:17    137s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:58:17    137s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/20 13:58:17    137s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/20 13:58:17    137s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1538.9M
[02/20 13:58:17    137s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### update starts on Mon Feb 20 13:58:17 2023 with memory = 1178.12 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #Complete Global Routing.
[02/20 13:58:17    137s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:17    137s] #Total wire length = 477 um.
[02/20 13:58:17    137s] #Total half perimeter of net bounding box = 526 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M1 = 1 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M2 = 109 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M3 = 325 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:17    137s] #Total number of vias = 243
[02/20 13:58:17    137s] #Up-Via Summary (total 243):
[02/20 13:58:17    137s] #           
[02/20 13:58:17    137s] #-----------------------
[02/20 13:58:17    137s] # M1                113
[02/20 13:58:17    137s] # M2                109
[02/20 13:58:17    137s] # M3                 16
[02/20 13:58:17    137s] # M4                  3
[02/20 13:58:17    137s] # M5                  2
[02/20 13:58:17    137s] #-----------------------
[02/20 13:58:17    137s] #                   243 
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### report_overcon starts on Mon Feb 20 13:58:17 2023 with memory = 1178.54 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### report_overcon starts on Mon Feb 20 13:58:17 2023 with memory = 1178.54 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #Max overcon = 2 tracks.
[02/20 13:58:17    137s] #Total overcon = 0.07%.
[02/20 13:58:17    137s] #Worst layer Gcell overcon rate = 0.00%.
[02/20 13:58:17    137s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Global routing statistics:
[02/20 13:58:17    137s] #Cpu time = 00:00:00
[02/20 13:58:17    137s] #Elapsed time = 00:00:00
[02/20 13:58:17    137s] #Increased memory = 4.57 (MB)
[02/20 13:58:17    137s] #Total memory = 1178.54 (MB)
[02/20 13:58:17    137s] #Peak memory = 1286.40 (MB)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Finished global routing on Mon Feb 20 13:58:17 2023
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:58:17    137s] ### Time Record (Track Assignment) is installed.
[02/20 13:58:17    137s] ### Time Record (Track Assignment) is uninstalled.
[02/20 13:58:17    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.09 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] ### Time Record (Track Assignment) is installed.
[02/20 13:58:17    137s] #Start Track Assignment.
[02/20 13:58:17    137s] #Done with 51 horizontal wires in 1 hboxes and 27 vertical wires in 1 hboxes.
[02/20 13:58:17    137s] #Done with 8 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[02/20 13:58:17    137s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Track assignment summary:
[02/20 13:58:17    137s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/20 13:58:17    137s] #------------------------------------------------------------------------
[02/20 13:58:17    137s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[02/20 13:58:17    137s] # M2           107.00 	  0.19%  	  0.00% 	  0.00%
[02/20 13:58:17    137s] # M3           285.26 	  0.39%  	  0.00% 	  0.00%
[02/20 13:58:17    137s] # M4             0.00 	  0.00%  	  0.00% 	  0.00%
[02/20 13:58:17    137s] # M5             0.00 	  0.00%  	  0.00% 	  0.00%
[02/20 13:58:17    137s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[02/20 13:58:17    137s] # M7             0.00 	  0.00%  	  0.00% 	  0.00%
[02/20 13:58:17    137s] # M8             0.00 	  0.00%  	  0.00% 	  0.00%
[02/20 13:58:17    137s] #------------------------------------------------------------------------
[02/20 13:58:17    137s] # All         392.26  	  0.33% 	  0.00% 	  0.00%
[02/20 13:58:17    137s] #Complete Track Assignment.
[02/20 13:58:17    137s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:17    137s] #Total wire length = 509 um.
[02/20 13:58:17    137s] #Total half perimeter of net bounding box = 526 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M1 = 23 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M2 = 105 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M3 = 338 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:17    137s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:17    137s] #Total number of vias = 243
[02/20 13:58:17    137s] #Up-Via Summary (total 243):
[02/20 13:58:17    137s] #           
[02/20 13:58:17    137s] #-----------------------
[02/20 13:58:17    137s] # M1                113
[02/20 13:58:17    137s] # M2                109
[02/20 13:58:17    137s] # M3                 16
[02/20 13:58:17    137s] # M4                  3
[02/20 13:58:17    137s] # M5                  2
[02/20 13:58:17    137s] #-----------------------
[02/20 13:58:17    137s] #                   243 
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] ### Time Record (Track Assignment) is uninstalled.
[02/20 13:58:17    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.80 (MB), peak = 1286.40 (MB)
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #number of short segments in preferred routing layers
[02/20 13:58:17    137s] #	
[02/20 13:58:17    137s] #	
[02/20 13:58:17    137s] #
[02/20 13:58:17    137s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/20 13:58:17    137s] #Cpu time = 00:00:01
[02/20 13:58:17    137s] #Elapsed time = 00:00:01
[02/20 13:58:17    137s] #Increased memory = 14.64 (MB)
[02/20 13:58:17    137s] #Total memory = 1178.98 (MB)
[02/20 13:58:17    137s] #Peak memory = 1286.40 (MB)
[02/20 13:58:17    137s] ### Time Record (Detail Routing) is installed.
[02/20 13:58:17    137s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:18    138s] #
[02/20 13:58:18    138s] #Start Detail Routing..
[02/20 13:58:18    138s] #start initial detail routing ...
[02/20 13:58:18    138s] ### Design has 0 dirty nets, 24 dirty-areas), has valid drcs
[02/20 13:58:18    138s] #   number of violations = 0
[02/20 13:58:18    138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.07 (MB), peak = 1286.40 (MB)
[02/20 13:58:18    138s] #Complete Detail Routing.
[02/20 13:58:18    138s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:18    138s] #Total wire length = 510 um.
[02/20 13:58:18    138s] #Total half perimeter of net bounding box = 526 um.
[02/20 13:58:18    138s] #Total wire length on LAYER M1 = 140 um.
[02/20 13:58:18    138s] #Total wire length on LAYER M2 = 127 um.
[02/20 13:58:18    138s] #Total wire length on LAYER M3 = 200 um.
[02/20 13:58:18    138s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:18    138s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:18    138s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:18    138s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:18    138s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:18    138s] #Total number of vias = 216
[02/20 13:58:18    138s] #Up-Via Summary (total 216):
[02/20 13:58:18    138s] #           
[02/20 13:58:18    138s] #-----------------------
[02/20 13:58:18    138s] # M1                107
[02/20 13:58:18    138s] # M2                 88
[02/20 13:58:18    138s] # M3                 16
[02/20 13:58:18    138s] # M4                  3
[02/20 13:58:18    138s] # M5                  2
[02/20 13:58:18    138s] #-----------------------
[02/20 13:58:18    138s] #                   216 
[02/20 13:58:18    138s] #
[02/20 13:58:18    138s] #Total number of DRC violations = 0
[02/20 13:58:18    138s] ### Time Record (Detail Routing) is uninstalled.
[02/20 13:58:18    138s] #Cpu time = 00:00:01
[02/20 13:58:18    138s] #Elapsed time = 00:00:01
[02/20 13:58:18    138s] #Increased memory = 1.86 (MB)
[02/20 13:58:18    138s] #Total memory = 1180.83 (MB)
[02/20 13:58:18    138s] #Peak memory = 1286.40 (MB)
[02/20 13:58:18    138s] ### Time Record (Antenna Fixing) is installed.
[02/20 13:58:18    138s] #
[02/20 13:58:18    138s] #start routing for process antenna violation fix ...
[02/20 13:58:18    138s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:19    139s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1182.38 (MB), peak = 1286.40 (MB)
[02/20 13:58:19    139s] #
[02/20 13:58:19    139s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:19    139s] #Total wire length = 510 um.
[02/20 13:58:19    139s] #Total half perimeter of net bounding box = 526 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M1 = 140 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M2 = 127 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M3 = 200 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:19    139s] #Total number of vias = 216
[02/20 13:58:19    139s] #Up-Via Summary (total 216):
[02/20 13:58:19    139s] #           
[02/20 13:58:19    139s] #-----------------------
[02/20 13:58:19    139s] # M1                107
[02/20 13:58:19    139s] # M2                 88
[02/20 13:58:19    139s] # M3                 16
[02/20 13:58:19    139s] # M4                  3
[02/20 13:58:19    139s] # M5                  2
[02/20 13:58:19    139s] #-----------------------
[02/20 13:58:19    139s] #                   216 
[02/20 13:58:19    139s] #
[02/20 13:58:19    139s] #Total number of DRC violations = 0
[02/20 13:58:19    139s] #Total number of net violated process antenna rule = 0
[02/20 13:58:19    139s] #
[02/20 13:58:19    139s] #
[02/20 13:58:19    139s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:19    139s] #Total wire length = 510 um.
[02/20 13:58:19    139s] #Total half perimeter of net bounding box = 526 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M1 = 140 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M2 = 127 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M3 = 200 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:19    139s] #Total number of vias = 216
[02/20 13:58:19    139s] #Up-Via Summary (total 216):
[02/20 13:58:19    139s] #           
[02/20 13:58:19    139s] #-----------------------
[02/20 13:58:19    139s] # M1                107
[02/20 13:58:19    139s] # M2                 88
[02/20 13:58:19    139s] # M3                 16
[02/20 13:58:19    139s] # M4                  3
[02/20 13:58:19    139s] # M5                  2
[02/20 13:58:19    139s] #-----------------------
[02/20 13:58:19    139s] #                   216 
[02/20 13:58:19    139s] #
[02/20 13:58:19    139s] #Total number of DRC violations = 0
[02/20 13:58:19    139s] #Total number of net violated process antenna rule = 0
[02/20 13:58:19    139s] #
[02/20 13:58:19    139s] ### Time Record (Antenna Fixing) is uninstalled.
[02/20 13:58:19    139s] ### Time Record (Post Route Via Swapping) is installed.
[02/20 13:58:19    139s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:19    139s] #
[02/20 13:58:19    139s] #Start Post Route via swapping...
[02/20 13:58:19    139s] #99.45% of area are rerouted by ECO routing.
[02/20 13:58:19    139s] #   number of violations = 0
[02/20 13:58:19    139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1183.00 (MB), peak = 1286.40 (MB)
[02/20 13:58:19    139s] #CELL_VIEW add,init has no DRC violation.
[02/20 13:58:19    139s] #Total number of DRC violations = 0
[02/20 13:58:19    139s] #Total number of net violated process antenna rule = 0
[02/20 13:58:19    139s] #Post Route via swapping is done.
[02/20 13:58:19    139s] ### Time Record (Post Route Via Swapping) is uninstalled.
[02/20 13:58:19    139s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:19    139s] #Total wire length = 510 um.
[02/20 13:58:19    139s] #Total half perimeter of net bounding box = 526 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M1 = 140 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M2 = 127 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M3 = 200 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:19    139s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:19    139s] #Total number of vias = 216
[02/20 13:58:19    139s] #Total number of multi-cut vias = 162 ( 75.0%)
[02/20 13:58:19    139s] #Total number of single cut vias = 54 ( 25.0%)
[02/20 13:58:19    139s] #Up-Via Summary (total 216):
[02/20 13:58:19    139s] #                   single-cut          multi-cut      Total
[02/20 13:58:19    139s] #-----------------------------------------------------------
[02/20 13:58:19    139s] # M1                54 ( 50.5%)        53 ( 49.5%)        107
[02/20 13:58:19    139s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:58:19    139s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:58:19    139s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:58:19    139s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:58:19    139s] #-----------------------------------------------------------
[02/20 13:58:19    139s] #                   54 ( 25.0%)       162 ( 75.0%)        216 
[02/20 13:58:19    139s] #
[02/20 13:58:19    139s] ### Time Record (Post Route Wire Spreading) is installed.
[02/20 13:58:19    139s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] #Start Post Route wire spreading..
[02/20 13:58:19    140s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] #Start DRC checking..
[02/20 13:58:19    140s] #   number of violations = 0
[02/20 13:58:19    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.20 (MB), peak = 1286.40 (MB)
[02/20 13:58:19    140s] #CELL_VIEW add,init has no DRC violation.
[02/20 13:58:19    140s] #Total number of DRC violations = 0
[02/20 13:58:19    140s] #Total number of net violated process antenna rule = 0
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] #Start data preparation for wire spreading...
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] #Data preparation is done on Mon Feb 20 13:58:19 2023
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] #Start Post Route Wire Spread.
[02/20 13:58:19    140s] #Done with 10 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[02/20 13:58:19    140s] #Complete Post Route Wire Spread.
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:19    140s] #Total wire length = 516 um.
[02/20 13:58:19    140s] #Total half perimeter of net bounding box = 526 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:19    140s] #Total number of vias = 216
[02/20 13:58:19    140s] #Total number of multi-cut vias = 162 ( 75.0%)
[02/20 13:58:19    140s] #Total number of single cut vias = 54 ( 25.0%)
[02/20 13:58:19    140s] #Up-Via Summary (total 216):
[02/20 13:58:19    140s] #                   single-cut          multi-cut      Total
[02/20 13:58:19    140s] #-----------------------------------------------------------
[02/20 13:58:19    140s] # M1                54 ( 50.5%)        53 ( 49.5%)        107
[02/20 13:58:19    140s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:58:19    140s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:58:19    140s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:58:19    140s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:58:19    140s] #-----------------------------------------------------------
[02/20 13:58:19    140s] #                   54 ( 25.0%)       162 ( 75.0%)        216 
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] #Start DRC checking..
[02/20 13:58:19    140s] #   number of violations = 0
[02/20 13:58:19    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.26 (MB), peak = 1286.40 (MB)
[02/20 13:58:19    140s] #CELL_VIEW add,init has no DRC violation.
[02/20 13:58:19    140s] #Total number of DRC violations = 0
[02/20 13:58:19    140s] #Total number of net violated process antenna rule = 0
[02/20 13:58:19    140s] #   number of violations = 0
[02/20 13:58:19    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.82 (MB), peak = 1286.40 (MB)
[02/20 13:58:19    140s] #CELL_VIEW add,init has no DRC violation.
[02/20 13:58:19    140s] #Total number of DRC violations = 0
[02/20 13:58:19    140s] #Total number of net violated process antenna rule = 0
[02/20 13:58:19    140s] #Post Route wire spread is done.
[02/20 13:58:19    140s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/20 13:58:19    140s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:19    140s] #Total wire length = 516 um.
[02/20 13:58:19    140s] #Total half perimeter of net bounding box = 526 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:19    140s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:19    140s] #Total number of vias = 216
[02/20 13:58:19    140s] #Total number of multi-cut vias = 162 ( 75.0%)
[02/20 13:58:19    140s] #Total number of single cut vias = 54 ( 25.0%)
[02/20 13:58:19    140s] #Up-Via Summary (total 216):
[02/20 13:58:19    140s] #                   single-cut          multi-cut      Total
[02/20 13:58:19    140s] #-----------------------------------------------------------
[02/20 13:58:19    140s] # M1                54 ( 50.5%)        53 ( 49.5%)        107
[02/20 13:58:19    140s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:58:19    140s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:58:19    140s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:58:19    140s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:58:19    140s] #-----------------------------------------------------------
[02/20 13:58:19    140s] #                   54 ( 25.0%)       162 ( 75.0%)        216 
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] #detailRoute Statistics:
[02/20 13:58:19    140s] #Cpu time = 00:00:02
[02/20 13:58:19    140s] #Elapsed time = 00:00:02
[02/20 13:58:19    140s] #Increased memory = 4.11 (MB)
[02/20 13:58:19    140s] #Total memory = 1183.09 (MB)
[02/20 13:58:19    140s] #Peak memory = 1286.40 (MB)
[02/20 13:58:19    140s] ### Time Record (DB Export) is installed.
[02/20 13:58:19    140s] ### Time Record (DB Export) is uninstalled.
[02/20 13:58:19    140s] ### Time Record (Post Callback) is installed.
[02/20 13:58:19    140s] ### Time Record (Post Callback) is uninstalled.
[02/20 13:58:19    140s] #
[02/20 13:58:19    140s] #globalDetailRoute statistics:
[02/20 13:58:19    140s] #Cpu time = 00:00:04
[02/20 13:58:19    140s] #Elapsed time = 00:00:04
[02/20 13:58:19    140s] #Increased memory = -20.39 (MB)
[02/20 13:58:19    140s] #Total memory = 1180.86 (MB)
[02/20 13:58:19    140s] #Peak memory = 1286.40 (MB)
[02/20 13:58:19    140s] #Number of warnings = 1
[02/20 13:58:19    140s] #Total number of warnings = 10
[02/20 13:58:19    140s] #Number of fails = 0
[02/20 13:58:19    140s] #Total number of fails = 0
[02/20 13:58:19    140s] #Complete globalDetailRoute on Mon Feb 20 13:58:19 2023
[02/20 13:58:19    140s] #
[02/20 13:58:20    140s] ### Time Record (globalDetailRoute) is uninstalled.
[02/20 13:58:20    140s] % End globalDetailRoute (date=02/20 13:58:20, total cpu=0:00:03.6, real=0:00:04.0, peak res=1201.2M, current mem=1180.3M)
[02/20 13:58:20    140s] #Default setup view is reset to WC_VIEW.
[02/20 13:58:20    140s] #Default setup view is reset to WC_VIEW.
[02/20 13:58:20    140s] #routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1171.06 (MB), peak = 1286.40 (MB)
[02/20 13:58:20    140s] 
[02/20 13:58:20    140s] *** Summary of all messages that are not suppressed in this session:
[02/20 13:58:20    140s] Severity  ID               Count  Summary                                  
[02/20 13:58:20    140s] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[02/20 13:58:20    140s] *** Message Summary: 1 warning(s), 0 error(s)
[02/20 13:58:20    140s] 
[02/20 13:58:20    140s] ### Time Record (routeDesign) is uninstalled.
[02/20 13:58:20    140s] ### 
[02/20 13:58:20    140s] ###   Scalability Statistics
[02/20 13:58:20    140s] ### 
[02/20 13:58:20    140s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:58:20    140s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[02/20 13:58:20    140s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:58:20    140s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:20    140s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:20    140s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:20    140s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:20    140s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:20    140s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:20    140s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:20    140s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/20 13:58:20    140s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:20    140s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:20    140s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[02/20 13:58:20    140s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[02/20 13:58:20    140s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:20    140s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[02/20 13:58:20    140s] ###   Entire Command                |        00:00:06|        00:00:06|             1.0|
[02/20 13:58:20    140s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:58:20    140s] ### 
[02/20 13:58:20    140s] #% End routeDesign (date=02/20 13:58:20, total cpu=0:00:06.2, real=0:00:06.0, peak res=1202.7M, current mem=1171.1M)
[02/20 13:58:20    140s] <CMD> setExtractRCMode -engine postRoute
[02/20 13:58:20    140s] <CMD> extractRC
[02/20 13:58:20    140s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/20 13:58:20    140s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/20 13:58:20    140s] PostRoute (effortLevel low) RC Extraction called for design add.
[02/20 13:58:20    140s] RC Extraction called in multi-corner(2) mode.
[02/20 13:58:20    140s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:58:20    140s] Process corner(s) are loaded.
[02/20 13:58:20    140s]  Corner: Cmax
[02/20 13:58:20    140s]  Corner: Cmin
[02/20 13:58:20    140s] extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d  -extended
[02/20 13:58:20    140s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/20 13:58:20    140s]       RC Corner Indexes            0       1   
[02/20 13:58:20    140s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:58:20    140s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/20 13:58:20    140s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:20    140s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:20    140s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:20    140s] Shrink Factor                : 1.00000
[02/20 13:58:20    140s] LayerId::1 widthSet size::4
[02/20 13:58:20    140s] LayerId::2 widthSet size::4
[02/20 13:58:20    140s] LayerId::3 widthSet size::4
[02/20 13:58:20    140s] LayerId::4 widthSet size::4
[02/20 13:58:20    140s] LayerId::5 widthSet size::4
[02/20 13:58:20    140s] LayerId::6 widthSet size::4
[02/20 13:58:20    140s] LayerId::7 widthSet size::4
[02/20 13:58:20    140s] LayerId::8 widthSet size::4
[02/20 13:58:20    140s] Initializing multi-corner capacitance tables ... 
[02/20 13:58:20    140s] Initializing multi-corner resistance tables ...
[02/20 13:58:20    140s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:58:20    140s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1515.6M)
[02/20 13:58:20    140s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for storing RC.
[02/20 13:58:20    140s] Extracted 10.4839% (CPU Time= 0:00:00.0  MEM= 1551.6M)
[02/20 13:58:20    140s] Extracted 20.5645% (CPU Time= 0:00:00.0  MEM= 1575.6M)
[02/20 13:58:20    140s] Extracted 30.6452% (CPU Time= 0:00:00.0  MEM= 1575.6M)
[02/20 13:58:20    140s] Extracted 40.7258% (CPU Time= 0:00:00.0  MEM= 1575.6M)
[02/20 13:58:20    140s] Extracted 50.8065% (CPU Time= 0:00:00.0  MEM= 1575.6M)
[02/20 13:58:20    140s] Extracted 60.4839% (CPU Time= 0:00:00.0  MEM= 1575.6M)
[02/20 13:58:20    140s] Extracted 70.5645% (CPU Time= 0:00:00.0  MEM= 1575.6M)
[02/20 13:58:20    140s] Extracted 80.6452% (CPU Time= 0:00:00.0  MEM= 1575.6M)
[02/20 13:58:20    140s] Extracted 90.7258% (CPU Time= 0:00:00.0  MEM= 1575.6M)
[02/20 13:58:20    140s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1575.6M)
[02/20 13:58:20    140s] Number of Extracted Resistors     : 516
[02/20 13:58:20    140s] Number of Extracted Ground Cap.   : 507
[02/20 13:58:20    140s] Number of Extracted Coupling Cap. : 288
[02/20 13:58:20    140s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1535.598M)
[02/20 13:58:20    140s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/20 13:58:20    140s]  Corner: Cmax
[02/20 13:58:20    140s]  Corner: Cmin
[02/20 13:58:20    140s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1535.6M)
[02/20 13:58:20    140s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb_Filter.rcdb.d' for storing RC.
[02/20 13:58:20    140s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1543.598M)
[02/20 13:58:20    140s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1543.598M)
[02/20 13:58:20    140s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1543.598M)
[02/20 13:58:20    140s] processing rcdb (/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d) for hinst (top) of cell (add);
[02/20 13:58:21    141s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 0 access done (mem: 1543.598M)
[02/20 13:58:21    141s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=1543.598M)
[02/20 13:58:21    141s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1543.598M)
[02/20 13:58:21    141s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[02/20 13:58:21    141s] <CMD> optDesign -postRoute -setup -hold
[02/20 13:58:21    141s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1160.8M, totSessionCpu=0:02:21 **
[02/20 13:58:21    141s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/20 13:58:21    141s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/20 13:58:21    141s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:58:21    141s] Summary for sequential cells identification: 
[02/20 13:58:21    141s]   Identified SBFF number: 199
[02/20 13:58:21    141s]   Identified MBFF number: 0
[02/20 13:58:21    141s]   Identified SB Latch number: 0
[02/20 13:58:21    141s]   Identified MB Latch number: 0
[02/20 13:58:21    141s]   Not identified SBFF number: 0
[02/20 13:58:21    141s]   Not identified MBFF number: 0
[02/20 13:58:21    141s]   Not identified SB Latch number: 0
[02/20 13:58:21    141s]   Not identified MB Latch number: 0
[02/20 13:58:21    141s]   Number of sequential cells which are not FFs: 104
[02/20 13:58:21    141s]  Visiting view : WC_VIEW
[02/20 13:58:21    141s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[02/20 13:58:21    141s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:58:21    141s]  Visiting view : BC_VIEW
[02/20 13:58:21    141s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[02/20 13:58:21    141s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:58:21    141s]  Setting StdDelay to 14.50
[02/20 13:58:21    141s] Creating Cell Server, finished. 
[02/20 13:58:21    141s] 
[02/20 13:58:21    141s] Need call spDPlaceInit before registerPrioInstLoc.
[02/20 13:58:21    141s] Switching SI Aware to true by default in postroute mode   
[02/20 13:58:21    141s] GigaOpt running with 1 threads.
[02/20 13:58:21    141s] Info: 1 threads available for lower-level modules during optimization.
[02/20 13:58:21    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:1530.9M
[02/20 13:58:21    141s] z: 2, totalTracks: 1
[02/20 13:58:21    141s] z: 4, totalTracks: 1
[02/20 13:58:21    141s] z: 6, totalTracks: 1
[02/20 13:58:21    141s] z: 8, totalTracks: 1
[02/20 13:58:21    141s] #spOpts: N=65 
[02/20 13:58:21    141s] All LLGs are deleted
[02/20 13:58:21    141s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1530.9M
[02/20 13:58:21    141s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1530.9M
[02/20 13:58:21    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1530.9M
[02/20 13:58:21    141s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1530.9M
[02/20 13:58:21    141s] Core basic site is core
[02/20 13:58:21    141s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:58:21    141s] SiteArray: use 12,288 bytes
[02/20 13:58:21    141s] SiteArray: current memory after site array memory allocation 1530.9M
[02/20 13:58:21    141s] SiteArray: FP blocked sites are writable
[02/20 13:58:21    141s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:58:21    141s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1530.9M
[02/20 13:58:21    141s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:58:21    141s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1530.9M
[02/20 13:58:21    141s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.069, MEM:1530.9M
[02/20 13:58:21    141s] OPERPROF:     Starting CMU at level 3, MEM:1530.9M
[02/20 13:58:21    141s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1530.9M
[02/20 13:58:21    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1530.9M
[02/20 13:58:21    141s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1530.9MB).
[02/20 13:58:21    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:1530.9M
[02/20 13:58:21    141s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:21    141s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[02/20 13:58:21    141s] 	Cell FILL1_LL, site bcore.
[02/20 13:58:21    141s] 	Cell FILL_NW_HH, site bcore.
[02/20 13:58:21    141s] 	Cell FILL_NW_LL, site bcore.
[02/20 13:58:21    141s] 	Cell LVLLHCD1, site bcore.
[02/20 13:58:21    141s] 	Cell LVLLHCD2, site bcore.
[02/20 13:58:21    141s] 	Cell LVLLHCD4, site bcore.
[02/20 13:58:21    141s] 	Cell LVLLHCD8, site bcore.
[02/20 13:58:21    141s] 	Cell LVLLHD1, site bcore.
[02/20 13:58:21    141s] 	Cell LVLLHD2, site bcore.
[02/20 13:58:21    141s] 	Cell LVLLHD4, site bcore.
[02/20 13:58:21    141s] 	Cell LVLLHD8, site bcore.
[02/20 13:58:21    141s] .
[02/20 13:58:21    141s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1530.9M
[02/20 13:58:21    141s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1530.9M
[02/20 13:58:21    141s] LayerId::1 widthSet size::4
[02/20 13:58:21    141s] LayerId::2 widthSet size::4
[02/20 13:58:21    141s] LayerId::3 widthSet size::4
[02/20 13:58:21    141s] LayerId::4 widthSet size::4
[02/20 13:58:21    141s] LayerId::5 widthSet size::4
[02/20 13:58:21    141s] LayerId::6 widthSet size::4
[02/20 13:58:21    141s] LayerId::7 widthSet size::4
[02/20 13:58:21    141s] LayerId::8 widthSet size::4
[02/20 13:58:21    141s] Initializing multi-corner capacitance tables ... 
[02/20 13:58:21    141s] Initializing multi-corner resistance tables ...
[02/20 13:58:21    141s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:58:21    141s] 
[02/20 13:58:21    141s] Creating Lib Analyzer ...
[02/20 13:58:21    141s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[02/20 13:58:21    141s] Type 'man IMPOPT-7077' for more detail.
[02/20 13:58:21    141s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:58:21    141s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:58:21    141s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:58:21    141s] 
[02/20 13:58:22    142s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:22 mem=1536.9M
[02/20 13:58:22    142s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:22 mem=1536.9M
[02/20 13:58:22    142s] Creating Lib Analyzer, finished. 
[02/20 13:58:22    142s] Effort level <high> specified for reg2reg path_group
[02/20 13:58:23    142s] AAE DB initialization (MEM=1555.99 CPU=0:00:00.3 REAL=0:00:01.0) 
[02/20 13:58:23    142s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:58:23    143s] #################################################################################
[02/20 13:58:23    143s] # Design Stage: PostRoute
[02/20 13:58:23    143s] # Design Name: add
[02/20 13:58:23    143s] # Design Mode: 65nm
[02/20 13:58:23    143s] # Analysis Mode: MMMC OCV 
[02/20 13:58:23    143s] # Parasitics Mode: SPEF/RCDB
[02/20 13:58:23    143s] # Signoff Settings: SI On 
[02/20 13:58:23    143s] #################################################################################
[02/20 13:58:23    143s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:58:23    143s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1556.0M) ***
[02/20 13:58:23    143s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1556.0M)
[02/20 13:58:23    143s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:58:23    143s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1556.0M)
[02/20 13:58:23    143s] Starting SI iteration 2
[02/20 13:58:23    143s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1551.0M) ***
[02/20 13:58:23    143s]              0V	    VSS
[02/20 13:58:23    143s]            0.9V	    VDD
[02/20 13:58:23    143s] Processing average sequential pin duty cycle 
[02/20 13:58:23    143s] Processing average sequential pin duty cycle 
[02/20 13:58:23    143s] Initializing cpe interface
[02/20 13:58:25    145s] Processing average sequential pin duty cycle 
[02/20 13:58:28    148s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1227.6M, totSessionCpu=0:02:28 **
[02/20 13:58:28    148s] Existing Dirty Nets : 0
[02/20 13:58:28    148s] New Signature Flow (optDesignCheckOptions) ....
[02/20 13:58:28    148s] #Taking db snapshot
[02/20 13:58:28    148s] #Taking db snapshot ... done
[02/20 13:58:28    148s] OPERPROF: Starting checkPlace at level 1, MEM:1577.7M
[02/20 13:58:28    148s] z: 2, totalTracks: 1
[02/20 13:58:28    148s] z: 4, totalTracks: 1
[02/20 13:58:28    148s] z: 6, totalTracks: 1
[02/20 13:58:28    148s] z: 8, totalTracks: 1
[02/20 13:58:28    148s] #spOpts: N=65 
[02/20 13:58:28    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.068, MEM:1577.7M
[02/20 13:58:28    148s] Begin checking placement ... (start mem=1577.7M, init mem=1577.7M)
[02/20 13:58:28    148s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1577.7M
[02/20 13:58:28    148s] *info: Placed = 83            
[02/20 13:58:28    148s] *info: Unplaced = 0           
[02/20 13:58:28    148s] Placement Density:97.31%(364/374)
[02/20 13:58:28    148s] Placement Density (including fixed std cells):97.31%(364/374)
[02/20 13:58:28    148s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1577.7M
[02/20 13:58:28    148s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1577.7M)
[02/20 13:58:28    148s] OPERPROF: Finished checkPlace at level 1, CPU:0.090, REAL:0.085, MEM:1577.7M
[02/20 13:58:28    148s]  Initial DC engine is -> aae
[02/20 13:58:28    148s]  
[02/20 13:58:28    148s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/20 13:58:28    148s]  
[02/20 13:58:28    148s]  
[02/20 13:58:28    148s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/20 13:58:28    148s]  
[02/20 13:58:28    148s] Reset EOS DB
[02/20 13:58:28    148s] Ignoring AAE DB Resetting ...
[02/20 13:58:28    148s]  Set Options for AAE Based Opt flow 
[02/20 13:58:28    148s] *** optDesign -postRoute ***
[02/20 13:58:28    148s] DRC Margin: user margin 0.0; extra margin 0
[02/20 13:58:28    148s] Setup Target Slack: user slack 0
[02/20 13:58:28    148s] Hold Target Slack: user slack 0
[02/20 13:58:28    148s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/20 13:58:28    148s] All LLGs are deleted
[02/20 13:58:28    148s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.073, MEM:1577.7M
[02/20 13:58:28    148s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.074, MEM:1577.7M
[02/20 13:58:28    148s] Include MVT Delays for Hold Opt
[02/20 13:58:28    148s] Deleting Cell Server ...
[02/20 13:58:28    148s] Deleting Lib Analyzer.
[02/20 13:58:28    148s] ** INFO : this run is activating 'postRoute' automaton
[02/20 13:58:28    148s] 
[02/20 13:58:28    148s] Power view               = WC_VIEW
[02/20 13:58:28    148s] Number of VT partitions  = 2
[02/20 13:58:28    148s] Standard cells in design = 811
[02/20 13:58:28    148s] Instances in design      = 28
[02/20 13:58:28    148s] 
[02/20 13:58:28    148s] Instance distribution across the VT partitions:
[02/20 13:58:28    148s] 
[02/20 13:58:28    148s]  LVT : inst = 0 (0.0%), cells = 335 (41.31%)
[02/20 13:58:28    148s]    Lib tcbn65gpluswc        : inst = 0 (0.0%)
[02/20 13:58:28    148s] 
[02/20 13:58:28    148s]  HVT : inst = 28 (100.0%), cells = 461 (56.84%)
[02/20 13:58:28    148s]    Lib tcbn65gpluswc        : inst = 28 (100.0%)
[02/20 13:58:28    148s] 
[02/20 13:58:28    148s] Reporting took 0 sec
[02/20 13:58:28    148s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/20 13:58:28    148s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/20 13:58:28    148s] PostRoute (effortLevel low) RC Extraction called for design add.
[02/20 13:58:28    148s] RC Extraction called in multi-corner(2) mode.
[02/20 13:58:28    148s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:58:28    148s] Process corner(s) are loaded.
[02/20 13:58:28    148s]  Corner: Cmax
[02/20 13:58:28    148s]  Corner: Cmin
[02/20 13:58:28    148s] extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
[02/20 13:58:28    148s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/20 13:58:28    148s]       RC Corner Indexes            0       1   
[02/20 13:58:28    148s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:58:28    148s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/20 13:58:28    148s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:28    148s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:28    148s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:28    148s] Shrink Factor                : 1.00000
[02/20 13:58:28    148s] LayerId::1 widthSet size::4
[02/20 13:58:28    148s] LayerId::2 widthSet size::4
[02/20 13:58:28    148s] LayerId::3 widthSet size::4
[02/20 13:58:28    148s] LayerId::4 widthSet size::4
[02/20 13:58:28    148s] LayerId::5 widthSet size::4
[02/20 13:58:28    148s] LayerId::6 widthSet size::4
[02/20 13:58:28    148s] LayerId::7 widthSet size::4
[02/20 13:58:28    148s] LayerId::8 widthSet size::4
[02/20 13:58:28    148s] Initializing multi-corner capacitance tables ... 
[02/20 13:58:28    148s] Initializing multi-corner resistance tables ...
[02/20 13:58:28    148s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:58:28    148s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1568.7M)
[02/20 13:58:28    148s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for storing RC.
[02/20 13:58:28    148s] Extracted 10.4839% (CPU Time= 0:00:00.0  MEM= 1604.8M)
[02/20 13:58:28    148s] Extracted 20.5645% (CPU Time= 0:00:00.0  MEM= 1628.8M)
[02/20 13:58:28    148s] Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1628.8M)
[02/20 13:58:28    148s] Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1628.8M)
[02/20 13:58:28    148s] Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1628.8M)
[02/20 13:58:28    148s] Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1628.8M)
[02/20 13:58:28    148s] Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1628.8M)
[02/20 13:58:28    148s] Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1628.8M)
[02/20 13:58:28    148s] Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1628.8M)
[02/20 13:58:28    148s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1628.8M)
[02/20 13:58:28    148s] Number of Extracted Resistors     : 516
[02/20 13:58:28    148s] Number of Extracted Ground Cap.   : 507
[02/20 13:58:28    148s] Number of Extracted Coupling Cap. : 288
[02/20 13:58:28    148s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1588.750M)
[02/20 13:58:28    148s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/20 13:58:28    148s]  Corner: Cmax
[02/20 13:58:28    148s]  Corner: Cmin
[02/20 13:58:28    148s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1588.8M)
[02/20 13:58:28    148s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb_Filter.rcdb.d' for storing RC.
[02/20 13:58:29    148s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1596.750M)
[02/20 13:58:29    148s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1596.750M)
[02/20 13:58:29    148s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1596.750M)
[02/20 13:58:29    148s] processing rcdb (/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d) for hinst (top) of cell (add);
[02/20 13:58:29    148s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 0 access done (mem: 1596.750M)
[02/20 13:58:29    148s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1596.750M)
[02/20 13:58:29    148s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1596.750M)
[02/20 13:58:29    148s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1596.750M)
[02/20 13:58:29    148s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1596.8M)
[02/20 13:58:29    148s] LayerId::1 widthSet size::4
[02/20 13:58:29    148s] LayerId::2 widthSet size::4
[02/20 13:58:29    148s] LayerId::3 widthSet size::4
[02/20 13:58:29    148s] LayerId::4 widthSet size::4
[02/20 13:58:29    148s] LayerId::5 widthSet size::4
[02/20 13:58:29    148s] LayerId::6 widthSet size::4
[02/20 13:58:29    148s] LayerId::7 widthSet size::4
[02/20 13:58:29    148s] LayerId::8 widthSet size::4
[02/20 13:58:29    148s] Initializing multi-corner capacitance tables ... 
[02/20 13:58:29    149s] Initializing multi-corner resistance tables ...
[02/20 13:58:29    149s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:58:29    149s] Start AAE Lib Loading. (MEM=1596.75)
[02/20 13:58:30    149s] End AAE Lib Loading. (MEM=1615.83 CPU=0:00:00.0 Real=0:00:01.0)
[02/20 13:58:30    149s] End AAE Lib Interpolated Model. (MEM=1615.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:30    149s] **INFO: Starting Blocking QThread with 1 CPU
[02/20 13:58:30    149s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/20 13:58:30    149s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[02/20 13:58:30    149s] Starting delay calculation for Hold views
[02/20 13:58:30    149s] #################################################################################
[02/20 13:58:30    149s] # Design Stage: PostRoute
[02/20 13:58:30    149s] # Design Name: add
[02/20 13:58:30    149s] # Design Mode: 65nm
[02/20 13:58:30    149s] # Analysis Mode: MMMC OCV 
[02/20 13:58:30    149s] # Parasitics Mode: SPEF/RCDB
[02/20 13:58:30    149s] # Signoff Settings: SI Off 
[02/20 13:58:30    149s] #################################################################################
[02/20 13:58:30    149s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:58:30    149s] Calculate late delays in OCV mode...
[02/20 13:58:30    149s] Calculate early delays in OCV mode...
[02/20 13:58:30    149s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.8M, InitMEM = 0.8M)
[02/20 13:58:30    149s] Start delay calculation (fullDC) (1 T). (MEM=0.828125)
[02/20 13:58:30    149s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/20 13:58:30    149s] End AAE Lib Interpolated Model. (MEM=20.5547 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:30    149s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:58:30    149s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:58:30    149s] Total number of fetched objects 47
[02/20 13:58:30    149s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:30    149s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:30    149s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[02/20 13:58:30    149s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[02/20 13:58:30    149s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=0.0M)
[02/20 13:58:30    149s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=0.0M ***
[02/20 13:58:30    149s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[02/20 13:58:30    149s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), mem = 0.0M
[02/20 13:58:30    149s] 
[02/20 13:58:30    149s] =============================================================================================
[02/20 13:58:30    149s]  Step TAT Report for QThreadWorker #1
[02/20 13:58:30    149s] =============================================================================================
[02/20 13:58:30    149s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:30    149s] ---------------------------------------------------------------------------------------------
[02/20 13:58:30    149s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:30    149s] [ TimingUpdate           ]      1   0:00:00.0  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[02/20 13:58:30    149s] [ FullDelayCalc          ]      1   0:00:00.5  (  55.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/20 13:58:30    149s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    6.2
[02/20 13:58:30    149s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    3.6
[02/20 13:58:30    149s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0   19.9
[02/20 13:58:30    149s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:30    149s] [ MISC                   ]          0:00:00.4  (  42.4 % )     0:00:00.4 /  0:00:00.3    1.0
[02/20 13:58:30    149s] ---------------------------------------------------------------------------------------------
[02/20 13:58:30    149s]  QThreadWorker #1 TOTAL             0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/20 13:58:30    149s] ---------------------------------------------------------------------------------------------
[02/20 13:58:30    149s] 
[02/20 13:58:30    149s]  
_______________________________________________________________________
[02/20 13:58:30    149s] Starting delay calculation for Setup views
[02/20 13:58:31    149s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:58:31    149s] #################################################################################
[02/20 13:58:31    149s] # Design Stage: PostRoute
[02/20 13:58:31    149s] # Design Name: add
[02/20 13:58:31    149s] # Design Mode: 65nm
[02/20 13:58:31    149s] # Analysis Mode: MMMC OCV 
[02/20 13:58:31    149s] # Parasitics Mode: SPEF/RCDB
[02/20 13:58:31    149s] # Signoff Settings: SI On 
[02/20 13:58:31    149s] #################################################################################
[02/20 13:58:31    149s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:58:31    149s] Setting infinite Tws ...
[02/20 13:58:31    149s] First Iteration Infinite Tw... 
[02/20 13:58:31    149s] Calculate early delays in OCV mode...
[02/20 13:58:31    149s] Calculate late delays in OCV mode...
[02/20 13:58:31    149s] Topological Sorting (REAL = 0:00:00.0, MEM = 1615.8M, InitMEM = 1615.8M)
[02/20 13:58:31    149s] Start delay calculation (fullDC) (1 T). (MEM=1615.83)
[02/20 13:58:31    149s] End AAE Lib Interpolated Model. (MEM=1627.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:31    149s] Total number of fetched objects 47
[02/20 13:58:31    149s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:58:31    149s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:31    149s] End delay calculation. (MEM=1683.12 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:31    150s] End delay calculation (fullDC). (MEM=1656.04 CPU=0:00:00.4 REAL=0:00:00.0)
[02/20 13:58:31    150s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1656.0M) ***
[02/20 13:58:31    150s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1656.0M)
[02/20 13:58:31    150s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:58:31    150s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1656.0M)
[02/20 13:58:31    150s] 
[02/20 13:58:31    150s] Executing IPO callback for view pruning ..
[02/20 13:58:31    150s] Starting SI iteration 2
[02/20 13:58:31    150s] Calculate early delays in OCV mode...
[02/20 13:58:31    150s] Calculate late delays in OCV mode...
[02/20 13:58:31    150s] Start delay calculation (fullDC) (1 T). (MEM=1609.16)
[02/20 13:58:31    150s] End AAE Lib Interpolated Model. (MEM=1609.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:31    150s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:58:31    150s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:58:31    150s] Total number of fetched objects 47
[02/20 13:58:31    150s] AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
[02/20 13:58:31    150s] End delay calculation. (MEM=1615.31 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:31    150s] End delay calculation (fullDC). (MEM=1615.31 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:58:31    150s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1615.3M) ***
[02/20 13:58:31    150s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:30 mem=1615.3M)
[02/20 13:58:32    150s] End AAE Lib Interpolated Model. (MEM=1615.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:32    150s] ** Profile ** Start :  cpu=0:00:00.0, mem=1615.3M
[02/20 13:58:32    150s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1615.3M
[02/20 13:58:32    150s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:1615.3M
[02/20 13:58:32    150s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1615.3M
[02/20 13:58:32    150s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1615.3M
[02/20 13:58:32    150s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1630.6M
[02/20 13:58:32    150s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.376  |  0.376  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 1268.5M, totSessionCpu=0:02:30 **
[02/20 13:58:32    150s] Setting latch borrow mode to budget during optimization.
[02/20 13:58:32    150s] Info: Done creating the CCOpt slew target map.
[02/20 13:58:32    150s] Glitch fixing enabled
[02/20 13:58:32    150s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:58:32    150s] optDesignOneStep: Power Flow
[02/20 13:58:32    150s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:58:32    150s] Running CCOpt-PRO on entire clock network
[02/20 13:58:32    150s] Net route status summary:
[02/20 13:58:32    150s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:58:32    150s]   Non-clock:    48 (unrouted=2, trialRouted=0, noStatus=0, routed=46, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:58:32    150s] Clock tree cells fixed by user: 0 out of 0
[02/20 13:58:32    150s] PRO...
[02/20 13:58:32    150s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/20 13:58:32    150s] Initializing clock structures...
[02/20 13:58:32    150s]   Creating own balancer
[02/20 13:58:32    150s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/20 13:58:32    150s]   Removing CTS place status from clock tree and sinks.
[02/20 13:58:32    150s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/20 13:58:32    150s]   Initializing legalizer
[02/20 13:58:32    150s]   Using cell based legalization.
[02/20 13:58:32    150s] OPERPROF: Starting DPlace-Init at level 1, MEM:1602.1M
[02/20 13:58:32    150s] z: 2, totalTracks: 1
[02/20 13:58:32    150s] z: 4, totalTracks: 1
[02/20 13:58:32    150s] z: 6, totalTracks: 1
[02/20 13:58:32    150s] z: 8, totalTracks: 1
[02/20 13:58:32    150s] #spOpts: N=65 mergeVia=F 
[02/20 13:58:32    150s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1602.1M
[02/20 13:58:32    150s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.068, MEM:1602.1M
[02/20 13:58:32    150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1602.1MB).
[02/20 13:58:32    150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:1602.1M
[02/20 13:58:32    150s] (I)       Load db... (mem=1602.1M)
[02/20 13:58:32    150s] (I)       Read data from FE... (mem=1602.1M)
[02/20 13:58:32    150s] (I)       Read nodes and places... (mem=1602.1M)
[02/20 13:58:32    150s] (I)       Number of ignored instance 0
[02/20 13:58:32    150s] (I)       Number of inbound cells 0
[02/20 13:58:32    150s] (I)       numMoveCells=83, numMacros=0  numPads=19  numMultiRowHeightInsts=0
[02/20 13:58:32    150s] (I)       cell height: 3600, count: 83
[02/20 13:58:32    150s] (I)       Done Read nodes and places (cpu=0.000s, mem=1602.1M)
[02/20 13:58:32    150s] (I)       Read rows... (mem=1602.1M)
[02/20 13:58:32    150s] (I)       Done Read rows (cpu=0.000s, mem=1602.1M)
[02/20 13:58:32    150s] (I)       Done Read data from FE (cpu=0.000s, mem=1602.1M)
[02/20 13:58:32    150s] (I)       Done Load db (cpu=0.000s, mem=1602.1M)
[02/20 13:58:32    150s] (I)       Constructing placeable region... (mem=1602.1M)
[02/20 13:58:32    150s] (I)       Constructing bin map
[02/20 13:58:32    150s] (I)       Initialize bin information with width=36000 height=36000
[02/20 13:58:32    150s] (I)       Done constructing bin map
[02/20 13:58:32    150s] (I)       Removing 0 blocked bin with high fixed inst density
[02/20 13:58:32    150s] (I)       Compute region effective width... (mem=1602.1M)
[02/20 13:58:32    150s] (I)       Done Compute region effective width (cpu=0.000s, mem=1602.1M)
[02/20 13:58:32    150s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1602.1M)
[02/20 13:58:32    150s]   Reconstructing clock tree datastructures...
[02/20 13:58:32    150s]     Validating CTS configuration...
[02/20 13:58:32    150s]     Checking module port directions...
[02/20 13:58:32    150s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:58:32    150s]     Non-default CCOpt properties:
[02/20 13:58:32    150s]     adjacent_rows_legal: true (default: false)
[02/20 13:58:32    150s]     allow_non_fterm_identical_swaps: 0 (default: true)
[02/20 13:58:32    150s]     cell_density is set for at least one key
[02/20 13:58:32    150s]     cell_halo_rows: 0 (default: 1)
[02/20 13:58:32    150s]     cell_halo_sites: 0 (default: 4)
[02/20 13:58:32    150s]     clock_nets_detailed_routed: 1 (default: false)
[02/20 13:58:32    150s]     cloning_copy_activity: 1 (default: false)
[02/20 13:58:32    150s]     force_design_routing_status: 1 (default: auto)
[02/20 13:58:32    150s]     primary_delay_corner: WC (default: )
[02/20 13:58:32    150s]     route_type is set for at least one key
[02/20 13:58:32    150s]     target_insertion_delay is set for at least one key
[02/20 13:58:32    150s]     target_skew is set for at least one key
[02/20 13:58:32    150s]     target_skew_wire is set for at least one key
[02/20 13:58:32    150s]     update_io_latency: 0 (default: true)
[02/20 13:58:32    150s]     Route type trimming info:
[02/20 13:58:32    150s]       No route type modifications were made.
[02/20 13:58:32    150s]     Accumulated time to calculate placeable region: 0
[02/20 13:58:32    150s] (I)       Initializing Steiner engine. 
[02/20 13:58:32    150s] End AAE Lib Interpolated Model. (MEM=1602.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:32    150s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[02/20 13:58:32    150s]     Original list had 9 cells:
[02/20 13:58:32    150s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:58:32    150s]     Library trimming was not able to trim any cells:
[02/20 13:58:32    150s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:58:32    150s]     Accumulated time to calculate placeable region: 0
[02/20 13:58:32    150s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[02/20 13:58:32    150s]     Original list had 8 cells:
[02/20 13:58:32    150s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:58:32    150s]     Library trimming was not able to trim any cells:
[02/20 13:58:32    150s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:58:32    150s]     Accumulated time to calculate placeable region: 0.01
[02/20 13:58:33    151s]     Clock tree balancer configuration for clock_tree clk:
[02/20 13:58:33    151s]     Non-default CCOpt properties:
[02/20 13:58:33    151s]       cell_density: 1 (default: 0.75)
[02/20 13:58:33    151s]       route_type (leaf): default_route_type_leaf (default: default)
[02/20 13:58:33    151s]       route_type (trunk): default_route_type_nonleaf (default: default)
[02/20 13:58:33    151s]       route_type (top): default_route_type_nonleaf (default: default)
[02/20 13:58:33    151s]     For power domain auto-default:
[02/20 13:58:33    151s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:58:33    151s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:58:33    151s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[02/20 13:58:33    151s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 374.400um^2
[02/20 13:58:33    151s]     Top Routing info:
[02/20 13:58:33    151s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:58:33    151s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/20 13:58:33    151s]     Trunk Routing info:
[02/20 13:58:33    151s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:58:33    151s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/20 13:58:33    151s]     Leaf Routing info:
[02/20 13:58:33    151s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:58:33    151s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/20 13:58:33    151s]     For timing_corner WC:setup, late and power domain auto-default:
[02/20 13:58:33    151s]       Slew time target (leaf):    0.105ns
[02/20 13:58:33    151s]       Slew time target (trunk):   0.105ns
[02/20 13:58:33    151s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[02/20 13:58:33    151s]       Buffer unit delay: 0.057ns
[02/20 13:58:33    151s]       Buffer max distance: 562.449um
[02/20 13:58:33    151s]     Fastest wire driving cells and distances:
[02/20 13:58:33    151s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[02/20 13:58:33    151s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[02/20 13:58:33    151s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     Logic Sizing Table:
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     ----------------------------------------------------------
[02/20 13:58:33    151s]     Cell    Instance count    Source    Eligible library cells
[02/20 13:58:33    151s]     ----------------------------------------------------------
[02/20 13:58:33    151s]       (empty table)
[02/20 13:58:33    151s]     ----------------------------------------------------------
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     Clock tree balancer configuration for skew_group clk/CON:
[02/20 13:58:33    151s]       Sources:                     pin clk
[02/20 13:58:33    151s]       Total number of sinks:       18
[02/20 13:58:33    151s]       Delay constrained sinks:     18
[02/20 13:58:33    151s]       Non-leaf sinks:              0
[02/20 13:58:33    151s]       Ignore pins:                 0
[02/20 13:58:33    151s]      Timing corner WC:setup.late:
[02/20 13:58:33    151s]       Skew target:                 0.057ns
[02/20 13:58:33    151s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:58:33    151s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:58:33    151s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:58:33    151s]     Primary reporting skew groups are:
[02/20 13:58:33    151s]     skew_group clk/CON with 18 clock sinks
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     Via Selection for Estimated Routes (rule default):
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     --------------------------------------------------------------
[02/20 13:58:33    151s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[02/20 13:58:33    151s]     Range                  (Ohm)    (fF)     (fs)     Only
[02/20 13:58:33    151s]     --------------------------------------------------------------
[02/20 13:58:33    151s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[02/20 13:58:33    151s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[02/20 13:58:33    151s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[02/20 13:58:33    151s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[02/20 13:58:33    151s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[02/20 13:58:33    151s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[02/20 13:58:33    151s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[02/20 13:58:33    151s]     --------------------------------------------------------------
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     No ideal or dont_touch nets found in the clock tree
[02/20 13:58:33    151s]     No dont_touch hnets found in the clock tree
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     Filtering reasons for cell type: buffer
[02/20 13:58:33    151s]     =======================================
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:58:33    151s]     Clock trees    Power domain    Reason                         Library cells
[02/20 13:58:33    151s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:58:33    151s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[02/20 13:58:33    151s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     Filtering reasons for cell type: inverter
[02/20 13:58:33    151s]     =========================================
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:58:33    151s]     Clock trees    Power domain    Reason                         Library cells
[02/20 13:58:33    151s]     --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:58:33    151s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[02/20 13:58:33    151s]     --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     
[02/20 13:58:33    151s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[02/20 13:58:33    151s]     CCOpt configuration status: all checks passed.
[02/20 13:58:33    151s]   Reconstructing clock tree datastructures done.
[02/20 13:58:33    151s] Initializing clock structures done.
[02/20 13:58:33    151s] PRO...
[02/20 13:58:33    151s]   PRO active optimizations:
[02/20 13:58:33    151s]    - DRV fixing with cell sizing
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   Detected clock skew data from CTS
[02/20 13:58:33    151s]   Clock tree timing engine global stage delay update for WC:setup.late...
[02/20 13:58:33    151s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:58:33    151s]   Clock DAG stats PRO initial state:
[02/20 13:58:33    151s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:58:33    151s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:58:33    151s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:58:33    151s]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:58:33    151s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:58:33    151s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:58:33    151s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:58:33    151s]   Clock DAG net violations PRO initial state: none
[02/20 13:58:33    151s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/20 13:58:33    151s]     Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:58:33    151s]   Primary reporting skew groups PRO initial state:
[02/20 13:58:33    151s]     skew_group default.clk/CON: unconstrained
[02/20 13:58:33    151s]         min path sink: y_q_reg_0_/CP
[02/20 13:58:33    151s]         max path sink: out_reg_1_/CP
[02/20 13:58:33    151s]   Skew group summary PRO initial state:
[02/20 13:58:33    151s]     skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:58:33    151s]   Recomputing CTS skew targets...
[02/20 13:58:33    151s]   Resolving skew group constraints...
[02/20 13:58:33    151s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/20 13:58:33    151s]   Resolving skew group constraints done.
[02/20 13:58:33    151s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:58:33    151s]   Fixing DRVs...
[02/20 13:58:33    151s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:58:33    151s]   CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   PRO Statistics: Fix DRVs (cell sizing):
[02/20 13:58:33    151s]   =======================================
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   Cell changes by Net Type:
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   -------------------------------------------------------------------------------------------------
[02/20 13:58:33    151s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/20 13:58:33    151s]   -------------------------------------------------------------------------------------------------
[02/20 13:58:33    151s]   top                0            0           0            0                    0                0
[02/20 13:58:33    151s]   trunk              0            0           0            0                    0                0
[02/20 13:58:33    151s]   leaf               0            0           0            0                    0                0
[02/20 13:58:33    151s]   -------------------------------------------------------------------------------------------------
[02/20 13:58:33    151s]   Total              0            0           0            0                    0                0
[02/20 13:58:33    151s]   -------------------------------------------------------------------------------------------------
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/20 13:58:33    151s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   Clock DAG stats PRO after DRV fixing:
[02/20 13:58:33    151s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:58:33    151s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:58:33    151s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:58:33    151s]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:58:33    151s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:58:33    151s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:58:33    151s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:58:33    151s]   Clock DAG net violations PRO after DRV fixing: none
[02/20 13:58:33    151s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[02/20 13:58:33    151s]     Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:58:33    151s]   Primary reporting skew groups PRO after DRV fixing:
[02/20 13:58:33    151s]     skew_group default.clk/CON: unconstrained
[02/20 13:58:33    151s]         min path sink: y_q_reg_0_/CP
[02/20 13:58:33    151s]         max path sink: out_reg_1_/CP
[02/20 13:58:33    151s]   Skew group summary PRO after DRV fixing:
[02/20 13:58:33    151s]     skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:58:33    151s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   Slew Diagnostics: After DRV fixing
[02/20 13:58:33    151s]   ==================================
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   Global Causes:
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   -------------------------------------
[02/20 13:58:33    151s]   Cause
[02/20 13:58:33    151s]   -------------------------------------
[02/20 13:58:33    151s]   DRV fixing with buffering is disabled
[02/20 13:58:33    151s]   -------------------------------------
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   Top 5 overslews:
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   ---------------------------------
[02/20 13:58:33    151s]   Overslew    Causes    Driving Pin
[02/20 13:58:33    151s]   ---------------------------------
[02/20 13:58:33    151s]     (empty table)
[02/20 13:58:33    151s]   ---------------------------------
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   -------------------
[02/20 13:58:33    151s]   Cause    Occurences
[02/20 13:58:33    151s]   -------------------
[02/20 13:58:33    151s]     (empty table)
[02/20 13:58:33    151s]   -------------------
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   Violation diagnostics counts from the 0 nodes that have violations:
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   -------------------
[02/20 13:58:33    151s]   Cause    Occurences
[02/20 13:58:33    151s]   -------------------
[02/20 13:58:33    151s]     (empty table)
[02/20 13:58:33    151s]   -------------------
[02/20 13:58:33    151s]   
[02/20 13:58:33    151s]   Reconnecting optimized routes...
[02/20 13:58:33    151s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:58:33    151s]   Set dirty flag on 0 insts, 0 nets
[02/20 13:58:33    151s]   Clock tree timing engine global stage delay update for WC:setup.late...
[02/20 13:58:33    151s] End AAE Lib Interpolated Model. (MEM=1624.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:33    151s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:58:33    151s]   Clock DAG stats PRO final:
[02/20 13:58:33    151s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:58:33    151s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:58:33    151s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:58:33    151s]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:58:33    151s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:58:33    151s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:58:33    151s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:58:33    151s]   Clock DAG net violations PRO final: none
[02/20 13:58:33    151s]   Clock DAG primary half-corner transition distribution PRO final:
[02/20 13:58:33    151s]     Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:58:33    151s]   Primary reporting skew groups PRO final:
[02/20 13:58:33    151s]     skew_group default.clk/CON: unconstrained
[02/20 13:58:33    151s]         min path sink: y_q_reg_0_/CP
[02/20 13:58:33    151s]         max path sink: out_reg_1_/CP
[02/20 13:58:33    151s]   Skew group summary PRO final:
[02/20 13:58:33    151s]     skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:58:33    151s] PRO done.
[02/20 13:58:33    151s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/20 13:58:33    151s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/20 13:58:33    151s] Net route status summary:
[02/20 13:58:33    151s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:58:33    151s]   Non-clock:    48 (unrouted=2, trialRouted=0, noStatus=0, routed=46, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:58:33    151s] Updating delays...
[02/20 13:58:33    151s] Updating delays done.
[02/20 13:58:33    151s] PRO done. (took cpu=0:00:01.2 real=0:00:01.2)
[02/20 13:58:33    151s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1681.6M
[02/20 13:58:33    151s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1681.6M
[02/20 13:58:33    151s] skipped the cell partition in DRV
[02/20 13:58:33    151s] <optDesign CMD> fixdrv  all VT Cells
[02/20 13:58:33    151s] Leakage Power Opt: re-selecting buf/inv list 
[02/20 13:58:33    151s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/20 13:58:33    151s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:58:33    151s] optDesignOneStep: Power Flow
[02/20 13:58:33    151s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:58:33    151s] **INFO: Start fixing DRV (Mem = 1602.56M) ...
[02/20 13:58:33    151s] Begin: GigaOpt DRV Optimization
[02/20 13:58:33    151s] Glitch fixing enabled
[02/20 13:58:33    151s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[02/20 13:58:33    151s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:58:33    151s] End AAE Lib Interpolated Model. (MEM=1602.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:33    151s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:31.8/0:02:53.3 (0.9), mem = 1602.6M
[02/20 13:58:33    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.17
[02/20 13:58:33    151s] (I,S,L,T): WC_VIEW: 0.124753, 0.00667203, 0.00258965, 0.134014
[02/20 13:58:33    151s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:58:33    151s] ### Creating PhyDesignMc. totSessionCpu=0:02:32 mem=1602.6M
[02/20 13:58:33    151s] OPERPROF: Starting DPlace-Init at level 1, MEM:1602.6M
[02/20 13:58:33    151s] z: 2, totalTracks: 1
[02/20 13:58:33    151s] z: 4, totalTracks: 1
[02/20 13:58:33    151s] z: 6, totalTracks: 1
[02/20 13:58:33    151s] z: 8, totalTracks: 1
[02/20 13:58:33    151s] #spOpts: N=65 mergeVia=F 
[02/20 13:58:33    151s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1602.6M
[02/20 13:58:33    151s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.082, MEM:1602.6M
[02/20 13:58:33    151s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1602.6MB).
[02/20 13:58:33    151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.089, MEM:1602.6M
[02/20 13:58:33    151s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:58:33    151s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:32 mem=1602.6M
[02/20 13:58:33    152s] ### Creating RouteCongInterface, started
[02/20 13:58:33    152s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=1733.8M
[02/20 13:58:34    153s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=1749.8M
[02/20 13:58:34    153s] ### Creating RouteCongInterface, finished
[02/20 13:58:34    153s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/20 13:58:34    153s] 
[02/20 13:58:34    153s] Creating Lib Analyzer ...
[02/20 13:58:34    153s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:58:34    153s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:58:34    153s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:58:34    153s] 
[02/20 13:58:35    154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:34 mem=1749.8M
[02/20 13:58:35    154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:34 mem=1749.8M
[02/20 13:58:35    154s] Creating Lib Analyzer, finished. 
[02/20 13:58:38    156s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[02/20 13:58:38    156s] **INFO: Disabling fanout fix in postRoute stage.
[02/20 13:58:38    156s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1768.9M
[02/20 13:58:38    156s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1768.9M
[02/20 13:58:38    156s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:58:38    156s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/20 13:58:38    156s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:58:38    156s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/20 13:58:38    156s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:58:38    156s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:58:38    156s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.38|     0.00|       0|       0|       0|  97.31|          |         |
[02/20 13:58:38    156s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:58:38    156s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.38|     0.00|       0|       0|       0|  97.31| 0:00:00.0|  1768.9M|
[02/20 13:58:38    156s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:58:38    156s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:58:38    156s] Layer 3 has 1 constrained nets 
[02/20 13:58:38    156s] **** End NDR-Layer Usage Statistics ****
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1768.9M) ***
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin: glitch net info
[02/20 13:58:38    156s] glitch slack range: number of glitch nets
[02/20 13:58:38    156s] glitch slack < -0.32 : 0
[02/20 13:58:38    156s] -0.32 < glitch slack < -0.28 : 0
[02/20 13:58:38    156s] -0.28 < glitch slack < -0.24 : 0
[02/20 13:58:38    156s] -0.24 < glitch slack < -0.2 : 0
[02/20 13:58:38    156s] -0.2 < glitch slack < -0.16 : 0
[02/20 13:58:38    156s] -0.16 < glitch slack < -0.12 : 0
[02/20 13:58:38    156s] -0.12 < glitch slack < -0.08 : 0
[02/20 13:58:38    156s] -0.08 < glitch slack < -0.04 : 0
[02/20 13:58:38    156s] -0.04 < glitch slack : 0
[02/20 13:58:38    156s] End: glitch net info
[02/20 13:58:38    156s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1749.8M
[02/20 13:58:38    156s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1749.8M
[02/20 13:58:38    156s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:58:38    156s] (I,S,L,T): WC_VIEW: 0.124753, 0.00667203, 0.00258965, 0.134014
[02/20 13:58:38    156s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.17
[02/20 13:58:38    156s] *** DrvOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:02:36.5/0:02:58.0 (0.9), mem = 1749.8M
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] =============================================================================================
[02/20 13:58:38    156s]  Step TAT Report for DrvOpt #4
[02/20 13:58:38    156s] =============================================================================================
[02/20 13:58:38    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:38    156s] ---------------------------------------------------------------------------------------------
[02/20 13:58:38    156s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:38    156s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/20 13:58:38    156s] [ LibAnalyzerInit        ]      2   0:00:02.2  (  46.9 % )     0:00:02.2 /  0:00:02.2    1.0
[02/20 13:58:38    156s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.0
[02/20 13:58:38    156s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:38    156s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.2 /  0:00:01.2    1.0
[02/20 13:58:38    156s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:38    156s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   12.6
[02/20 13:58:38    156s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:38    156s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:38    156s] [ MISC                   ]          0:00:02.2  (  47.4 % )     0:00:02.2 /  0:00:02.2    1.0
[02/20 13:58:38    156s] ---------------------------------------------------------------------------------------------
[02/20 13:58:38    156s]  DrvOpt #4 TOTAL                    0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[02/20 13:58:38    156s] ---------------------------------------------------------------------------------------------
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] drv optimizer changes nothing and skips refinePlace
[02/20 13:58:38    156s] End: GigaOpt DRV Optimization
[02/20 13:58:38    156s] **optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1365.6M, totSessionCpu=0:02:36 **
[02/20 13:58:38    156s] *info:
[02/20 13:58:38    156s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1687.82M).
[02/20 13:58:38    156s] Leakage Power Opt: resetting the buf/inv selection
[02/20 13:58:38    156s] ** Profile ** Start :  cpu=0:00:00.0, mem=1687.8M
[02/20 13:58:38    156s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1687.8M
[02/20 13:58:38    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.072, MEM:1687.8M
[02/20 13:58:38    156s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1687.8M
[02/20 13:58:38    156s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1697.8M
[02/20 13:58:38    156s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1697.8M
[02/20 13:58:38    156s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1687.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.376  |  0.376  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1697.8M
[02/20 13:58:38    156s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1365.6M, totSessionCpu=0:02:37 **
[02/20 13:58:38    156s]   DRV Snapshot: (REF)
[02/20 13:58:38    156s]          Tran DRV: 0
[02/20 13:58:38    156s]           Cap DRV: 0
[02/20 13:58:38    156s]        Fanout DRV: 0
[02/20 13:58:38    156s]            Glitch: 0
[02/20 13:58:38    156s] *** Timing Is met
[02/20 13:58:38    156s] *** Check timing (0:00:00.0)
[02/20 13:58:38    156s] *** Setup timing is met (target slack 0ns)
[02/20 13:58:38    156s]   Timing Snapshot: (REF)
[02/20 13:58:38    156s]      Weighted WNS: 0.000
[02/20 13:58:38    156s]       All  PG WNS: 0.000
[02/20 13:58:38    156s]       High PG WNS: 0.000
[02/20 13:58:38    156s]       All  PG TNS: 0.000
[02/20 13:58:38    156s]       High PG TNS: 0.000
[02/20 13:58:38    156s]    Category Slack: { [L, 0.376] [H, 0.376] }
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1365.6M, totSessionCpu=0:02:37 **
[02/20 13:58:38    156s] ** Profile ** Start :  cpu=0:00:00.0, mem=1678.3M
[02/20 13:58:38    156s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1678.3M
[02/20 13:58:38    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:1678.3M
[02/20 13:58:38    156s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1678.3M
[02/20 13:58:38    156s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1688.3M
[02/20 13:58:38    156s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1688.3M
[02/20 13:58:38    156s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.376  |  0.376  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1688.3M
[02/20 13:58:38    156s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -downsize -postRoute -leakage -dynamic -total_power -nativePathGroupFlow
[02/20 13:58:38    156s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:58:38    156s] ### Creating LA Mngr. totSessionCpu=0:02:37 mem=1688.3M
[02/20 13:58:38    156s] ### Creating LA Mngr, finished. totSessionCpu=0:02:37 mem=1688.3M
[02/20 13:58:38    156s] End AAE Lib Interpolated Model. (MEM=1688.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin: Power Optimization
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin Power Analysis
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s]              0V	    VSS
[02/20 13:58:38    156s]            0.9V	    VDD
[02/20 13:58:38    156s] Begin Processing Timing Library for Power Calculation
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin Processing Timing Library for Power Calculation
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin Processing Power Net/Grid for Power Calculation
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.89MB/2837.88MB/1365.89MB)
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin Processing Timing Window Data for Power Calculation
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.89MB/2837.88MB/1365.89MB)
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin Processing User Attributes
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.89MB/2837.88MB/1365.89MB)
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin Processing Signal Activity
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.89MB/2837.88MB/1365.89MB)
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin Power Computation
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s]       ----------------------------------------------------------
[02/20 13:58:38    156s]       # of cell(s) missing both power/leakage table: 0
[02/20 13:58:38    156s]       # of cell(s) missing power table: 0
[02/20 13:58:38    156s]       # of cell(s) missing leakage table: 0
[02/20 13:58:38    156s]       # of MSMV cell(s) missing power_level: 0
[02/20 13:58:38    156s]       ----------------------------------------------------------
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.92MB/2837.88MB/1365.92MB)
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin Processing User Attributes
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.92MB/2837.88MB/1365.92MB)
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1365.92MB/2837.88MB/1365.92MB)
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] *



[02/20 13:58:38    156s] Total Power
[02/20 13:58:38    156s] -----------------------------------------------------------------------------------------
[02/20 13:58:38    156s] Total Internal Power:        0.12440580 	   93.0702%
[02/20 13:58:38    156s] Total Switching Power:       0.00667203 	    4.9915%
[02/20 13:58:38    156s] Total Leakage Power:         0.00259093 	    1.9383%
[02/20 13:58:38    156s] Total Power:                 0.13366876
[02/20 13:58:38    156s] -----------------------------------------------------------------------------------------
[02/20 13:58:38    156s] Processing average sequential pin duty cycle 
[02/20 13:58:38    156s]   Timing Snapshot: (REF)
[02/20 13:58:38    156s]      Weighted WNS: 0.000
[02/20 13:58:38    156s]       All  PG WNS: 0.000
[02/20 13:58:38    156s]       High PG WNS: 0.000
[02/20 13:58:38    156s]       All  PG TNS: 0.000
[02/20 13:58:38    156s]       High PG TNS: 0.000
[02/20 13:58:38    156s]    Category Slack: { [L, 0.376] [H, 0.376] }
[02/20 13:58:38    156s] 
[02/20 13:58:38    156s] Begin: Core Power Optimization
[02/20 13:58:38    156s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:36.9/0:02:58.3 (0.9), mem = 1707.4M
[02/20 13:58:38    156s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.18
[02/20 13:58:38    156s] (I,S,L,T): WC_VIEW: 0.124753, 0.00667203, 0.00258965, 0.134014
[02/20 13:58:38    156s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:58:38    156s] ### Creating PhyDesignMc. totSessionCpu=0:02:37 mem=1707.4M
[02/20 13:58:38    156s] OPERPROF: Starting DPlace-Init at level 1, MEM:1707.4M
[02/20 13:58:38    156s] z: 2, totalTracks: 1
[02/20 13:58:38    156s] z: 4, totalTracks: 1
[02/20 13:58:38    156s] z: 6, totalTracks: 1
[02/20 13:58:38    156s] z: 8, totalTracks: 1
[02/20 13:58:38    156s] #spOpts: N=65 mergeVia=F 
[02/20 13:58:38    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1707.4M
[02/20 13:58:38    156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.089, MEM:1707.4M
[02/20 13:58:38    156s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1707.4MB).
[02/20 13:58:38    156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.096, MEM:1707.4M
[02/20 13:58:38    156s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:58:38    156s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:37 mem=1707.4M
[02/20 13:58:38    156s] ### Creating RouteCongInterface, started
[02/20 13:58:38    156s] ### Creating RouteCongInterface, finished
[02/20 13:58:38    157s] Usable buffer cells for single buffer setup transform:
[02/20 13:58:38    157s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[02/20 13:58:38    157s] Number of usable buffer cells above: 18
[02/20 13:58:39    157s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1707.4M
[02/20 13:58:39    157s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1707.4M
[02/20 13:58:39    157s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:58:39    157s] Begin: glitch net info
[02/20 13:58:39    157s] glitch slack range: number of glitch nets
[02/20 13:58:39    157s] glitch slack < -0.32 : 0
[02/20 13:58:39    157s] -0.32 < glitch slack < -0.28 : 0
[02/20 13:58:39    157s] -0.28 < glitch slack < -0.24 : 0
[02/20 13:58:39    157s] -0.24 < glitch slack < -0.2 : 0
[02/20 13:58:39    157s] -0.2 < glitch slack < -0.16 : 0
[02/20 13:58:39    157s] -0.16 < glitch slack < -0.12 : 0
[02/20 13:58:39    157s] -0.12 < glitch slack < -0.08 : 0
[02/20 13:58:39    157s] -0.08 < glitch slack < -0.04 : 0
[02/20 13:58:39    157s] -0.04 < glitch slack : 0
[02/20 13:58:39    157s] End: glitch net info
[02/20 13:58:39    157s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 97.31
[02/20 13:58:39    157s] +----------+---------+--------+--------+------------+--------+
[02/20 13:58:39    157s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/20 13:58:39    157s] +----------+---------+--------+--------+------------+--------+
[02/20 13:58:39    157s] |    97.31%|        -|   0.000|   0.000|   0:00:00.0| 1707.4M|
[02/20 13:58:39    157s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[02/20 13:58:39    157s] Running power reclaim iteration with 4.74024 cutoff 
[02/20 13:58:39    157s] |    97.31%|        2|   0.000|   0.000|   0:00:00.0| 1753.5M|
[02/20 13:58:39    157s] |    97.31%|        0|   0.000|   0.000|   0:00:00.0| 1753.5M|
[02/20 13:58:39    157s]  *** Final WNS Slack 0.000  TNS Slack 0.000 
[02/20 13:58:39    157s] +----------+---------+--------+--------+------------+--------+
[02/20 13:58:39    157s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 97.31
[02/20 13:58:39    157s] 
[02/20 13:58:39    157s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[02/20 13:58:39    157s] --------------------------------------------------------------
[02/20 13:58:39    157s] |                                   | Total     | Sequential |
[02/20 13:58:39    157s] --------------------------------------------------------------
[02/20 13:58:39    157s] | Num insts resized                 |       2  |       0    |
[02/20 13:58:39    157s] | Num insts undone                  |       0  |       0    |
[02/20 13:58:39    157s] | Num insts Downsized               |       0  |       0    |
[02/20 13:58:39    157s] | Num insts Samesized               |       2  |       0    |
[02/20 13:58:39    157s] | Num insts Upsized                 |       0  |       0    |
[02/20 13:58:39    157s] | Num multiple commits+uncommits    |       0  |       -    |
[02/20 13:58:39    157s] --------------------------------------------------------------
[02/20 13:58:39    157s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:58:39    157s] Layer 3 has 1 constrained nets 
[02/20 13:58:39    157s] **** End NDR-Layer Usage Statistics ****
[02/20 13:58:39    157s] 
[02/20 13:58:39    157s] Number of insts committed for which the initial cell was dont use = 0
[02/20 13:58:39    157s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[02/20 13:58:39    157s] End: Core Power Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[02/20 13:58:39    157s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1753.5M
[02/20 13:58:39    157s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1753.5M
[02/20 13:58:39    157s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:58:39    157s] (I,S,L,T): WC_VIEW: 0.124715, 0.00663353, 0.00258613, 0.133935
[02/20 13:58:39    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.18
[02/20 13:58:39    157s] *** PowerOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:02:37.9/0:02:59.4 (0.9), mem = 1753.5M
[02/20 13:58:39    157s] 
[02/20 13:58:39    157s] =============================================================================================
[02/20 13:58:39    157s]  Step TAT Report for PowerOpt #5
[02/20 13:58:39    157s] =============================================================================================
[02/20 13:58:39    157s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:39    157s] ---------------------------------------------------------------------------------------------
[02/20 13:58:39    157s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:39    157s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    3.9
[02/20 13:58:39    157s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/20 13:58:39    157s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0   12.1
[02/20 13:58:39    157s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:39    157s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[02/20 13:58:39    157s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[02/20 13:58:39    157s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:39    157s] [ OptEval                ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:39    157s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:39    157s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    6.8
[02/20 13:58:39    157s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[02/20 13:58:39    157s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.8
[02/20 13:58:39    157s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:39    157s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:39    157s] [ MISC                   ]          0:00:00.9  (  87.2 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:58:39    157s] ---------------------------------------------------------------------------------------------
[02/20 13:58:39    157s]  PowerOpt #5 TOTAL                  0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[02/20 13:58:39    157s] ---------------------------------------------------------------------------------------------
[02/20 13:58:39    157s] 
[02/20 13:58:39    157s] Running refinePlace -preserveRouting true -hardFence false
[02/20 13:58:39    157s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1753.5M
[02/20 13:58:39    157s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1753.5M
[02/20 13:58:39    157s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1753.5M
[02/20 13:58:39    157s] z: 2, totalTracks: 1
[02/20 13:58:39    157s] z: 4, totalTracks: 1
[02/20 13:58:39    157s] z: 6, totalTracks: 1
[02/20 13:58:39    157s] z: 8, totalTracks: 1
[02/20 13:58:39    157s] #spOpts: N=65 
[02/20 13:58:39    157s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1753.5M
[02/20 13:58:39    157s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.070, REAL:0.069, MEM:1753.5M
[02/20 13:58:39    157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1753.5MB).
[02/20 13:58:39    157s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.075, MEM:1753.5M
[02/20 13:58:39    157s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.075, MEM:1753.5M
[02/20 13:58:39    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.15
[02/20 13:58:39    157s] OPERPROF:   Starting RefinePlace at level 2, MEM:1753.5M
[02/20 13:58:39    157s] *** Starting refinePlace (0:02:38 mem=1753.5M) ***
[02/20 13:58:39    157s] Total net bbox length = 4.925e+02 (3.431e+02 1.494e+02) (ext = 2.679e+02)
[02/20 13:58:39    157s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1753.5M
[02/20 13:58:39    157s] Starting refinePlace ...
[02/20 13:58:39    157s] ** Cut row section cpu time 0:00:00.0.
[02/20 13:58:39    157s]    Spread Effort: high, post-route mode, useDDP on.
[02/20 13:58:39    157s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1753.5MB) @(0:02:38 - 0:02:38).
[02/20 13:58:39    157s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:58:39    157s] wireLenOptFixPriorityInst 18 inst fixed
[02/20 13:58:39    157s] 
[02/20 13:58:39    157s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:58:39    157s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:58:39    157s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1753.5MB) @(0:02:38 - 0:02:38).
[02/20 13:58:39    157s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:58:39    157s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1753.5MB
[02/20 13:58:39    157s] Statistics of distance of Instance movement in refine placement:
[02/20 13:58:39    157s]   maximum (X+Y) =         0.00 um
[02/20 13:58:39    157s]   mean    (X+Y) =         0.00 um
[02/20 13:58:39    157s] Summary Report:
[02/20 13:58:39    157s] Instances move: 0 (out of 28 movable)
[02/20 13:58:39    157s] Instances flipped: 0
[02/20 13:58:39    157s] Mean displacement: 0.00 um
[02/20 13:58:39    157s] Max displacement: 0.00 um 
[02/20 13:58:39    157s] Total instances moved : 0
[02/20 13:58:39    157s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.000, REAL:0.005, MEM:1753.5M
[02/20 13:58:39    157s] Total net bbox length = 4.925e+02 (3.431e+02 1.494e+02) (ext = 2.679e+02)
[02/20 13:58:39    157s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1753.5MB
[02/20 13:58:39    157s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1753.5MB) @(0:02:38 - 0:02:38).
[02/20 13:58:39    157s] *** Finished refinePlace (0:02:38 mem=1753.5M) ***
[02/20 13:58:39    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.15
[02/20 13:58:39    157s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.010, MEM:1753.5M
[02/20 13:58:39    157s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1753.5M
[02/20 13:58:39    157s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.004, MEM:1753.5M
[02/20 13:58:39    157s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.090, REAL:0.089, MEM:1753.5M
[02/20 13:58:39    157s] Running postRoute recovery in powerReclaim mode
[02/20 13:58:39    157s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1367.5M, totSessionCpu=0:02:38 **
[02/20 13:58:39    157s]   Timing/DRV Snapshot: (TGT)
[02/20 13:58:39    157s]      Weighted WNS: 0.000
[02/20 13:58:39    157s]       All  PG WNS: 0.000
[02/20 13:58:39    157s]       High PG WNS: 0.000
[02/20 13:58:39    157s]       All  PG TNS: 0.000
[02/20 13:58:39    157s]       High PG TNS: 0.000
[02/20 13:58:39    157s]          Tran DRV: 0
[02/20 13:58:39    157s]           Cap DRV: 0
[02/20 13:58:39    157s]        Fanout DRV: 0
[02/20 13:58:39    157s]            Glitch: 0
[02/20 13:58:39    157s]    Category Slack: { [L, 0.351] [H, 0.351] }
[02/20 13:58:39    157s] 
[02/20 13:58:39    157s] Checking setup slack degradation ...
[02/20 13:58:39    157s] 
[02/20 13:58:39    157s] Recovery Manager:
[02/20 13:58:39    157s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/20 13:58:39    157s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.000) - Skip
[02/20 13:58:39    157s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[02/20 13:58:39    157s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[02/20 13:58:39    157s] 
[02/20 13:58:39    157s] Checking DRV degradation...
[02/20 13:58:39    157s] 
[02/20 13:58:39    157s] Recovery Manager:
[02/20 13:58:39    157s]     Tran DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[02/20 13:58:39    157s]      Cap DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[02/20 13:58:39    157s]   Fanout DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[02/20 13:58:39    157s]       Glitch degradation : 0 (0 -> 0, Margin 100) - Skip
[02/20 13:58:39    157s] 
[02/20 13:58:39    157s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/20 13:58:39    157s] Finish postRoute recovery in powerReclaim mode (cpu=0:00:00, real=0:00:00, mem=1743.53M, totSessionCpu=0:02:38).
[02/20 13:58:39    157s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1367.5M, totSessionCpu=0:02:38 **
[02/20 13:58:39    157s] 
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Begin Power Analysis
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s]              0V	    VSS
[02/20 13:58:39    158s]            0.9V	    VDD
[02/20 13:58:39    158s] Begin Processing Timing Library for Power Calculation
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Begin Processing Timing Library for Power Calculation
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Begin Processing Power Net/Grid for Power Calculation
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Begin Processing Timing Window Data for Power Calculation
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Begin Processing User Attributes
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Begin Processing Signal Activity
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Begin Power Computation
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s]       ----------------------------------------------------------
[02/20 13:58:39    158s]       # of cell(s) missing both power/leakage table: 0
[02/20 13:58:39    158s]       # of cell(s) missing power table: 0
[02/20 13:58:39    158s]       # of cell(s) missing leakage table: 0
[02/20 13:58:39    158s]       # of MSMV cell(s) missing power_level: 0
[02/20 13:58:39    158s]       ----------------------------------------------------------
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Begin Processing User Attributes
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1367.51MB/2893.11MB/1367.51MB)
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] *



[02/20 13:58:39    158s] Total Power
[02/20 13:58:39    158s] -----------------------------------------------------------------------------------------
[02/20 13:58:39    158s] Total Internal Power:        0.12435820 	   93.0969%
[02/20 13:58:39    158s] Total Switching Power:       0.00663353 	    4.9660%
[02/20 13:58:39    158s] Total Leakage Power:         0.00258753 	    1.9371%
[02/20 13:58:39    158s] Total Power:                 0.13357927
[02/20 13:58:39    158s] -----------------------------------------------------------------------------------------
[02/20 13:58:39    158s] Processing average sequential pin duty cycle 
[02/20 13:58:39    158s] ** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
[02/20 13:58:39    158s] End: Power Optimization (cpu=0:00:01, real=0:00:01, mem=1686.45M, totSessionCpu=0:02:38).
[02/20 13:58:39    158s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1367.1M, totSessionCpu=0:02:38 **
[02/20 13:58:39    158s]   Timing/DRV Snapshot: (REF)
[02/20 13:58:39    158s]      Weighted WNS: 0.000
[02/20 13:58:39    158s]       All  PG WNS: 0.000
[02/20 13:58:39    158s]       High PG WNS: 0.000
[02/20 13:58:39    158s]       All  PG TNS: 0.000
[02/20 13:58:39    158s]       High PG TNS: 0.000
[02/20 13:58:39    158s]          Tran DRV: 0
[02/20 13:58:39    158s]           Cap DRV: 0
[02/20 13:58:39    158s]        Fanout DRV: 0
[02/20 13:58:39    158s]            Glitch: 0
[02/20 13:58:39    158s]    Category Slack: { [L, 0.351] [H, 0.351] }
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1686.4M
[02/20 13:58:39    158s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.069, MEM:1686.4M
[02/20 13:58:39    158s] **ERROR: (IMPOPT-310):	Design density (97.31%) exceeds/equals limit (95.00%).
[02/20 13:58:39    158s] GigaOpt Hold Optimizer is used
[02/20 13:58:39    158s] Include MVT Delays for Hold Opt
[02/20 13:58:39    158s] Deleting Cell Server ...
[02/20 13:58:39    158s] Deleting Lib Analyzer.
[02/20 13:58:39    158s] <optDesign CMD> fixhold  no -lvt Cells
[02/20 13:58:39    158s] #InfoCS: Num dontuse cells 391, Num usable cells 456
[02/20 13:58:39    158s] optDesignOneStep: Power Flow
[02/20 13:58:39    158s] #InfoCS: Num dontuse cells 391, Num usable cells 456
[02/20 13:58:39    158s] End AAE Lib Interpolated Model. (MEM=1687.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Creating Lib Analyzer ...
[02/20 13:58:39    158s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:58:39    158s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:58:39    158s] Summary for sequential cells identification: 
[02/20 13:58:39    158s]   Identified SBFF number: 199
[02/20 13:58:39    158s]   Identified MBFF number: 0
[02/20 13:58:39    158s]   Identified SB Latch number: 0
[02/20 13:58:39    158s]   Identified MB Latch number: 0
[02/20 13:58:39    158s]   Not identified SBFF number: 0
[02/20 13:58:39    158s]   Not identified MBFF number: 0
[02/20 13:58:39    158s]   Not identified SB Latch number: 0
[02/20 13:58:39    158s]   Not identified MB Latch number: 0
[02/20 13:58:39    158s]   Number of sequential cells which are not FFs: 104
[02/20 13:58:39    158s]  Visiting view : WC_VIEW
[02/20 13:58:39    158s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[02/20 13:58:39    158s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:58:39    158s]  Visiting view : BC_VIEW
[02/20 13:58:39    158s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[02/20 13:58:39    158s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:58:39    158s]  Setting StdDelay to 25.80
[02/20 13:58:39    158s] Creating Cell Server, finished. 
[02/20 13:58:39    158s] 
[02/20 13:58:39    158s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[02/20 13:58:39    158s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[02/20 13:58:39    158s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:58:39    158s] 
[02/20 13:58:40    158s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:39 mem=1687.5M
[02/20 13:58:40    158s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:39 mem=1687.5M
[02/20 13:58:40    158s] Creating Lib Analyzer, finished. 
[02/20 13:58:40    158s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:39 mem=1687.5M ***
[02/20 13:58:40    158s] End AAE Lib Interpolated Model. (MEM=1687.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:40    158s] **INFO: Starting Blocking QThread with 1 CPU
[02/20 13:58:40    158s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/20 13:58:40    158s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
[02/20 13:58:40    158s] Latch borrow mode reset to max_borrow
[02/20 13:58:40    158s] Starting delay calculation for Hold views
[02/20 13:58:40    158s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:58:40    158s] #################################################################################
[02/20 13:58:40    158s] # Design Stage: PostRoute
[02/20 13:58:40    158s] # Design Name: add
[02/20 13:58:40    158s] # Design Mode: 65nm
[02/20 13:58:40    158s] # Analysis Mode: MMMC OCV 
[02/20 13:58:40    158s] # Parasitics Mode: SPEF/RCDB
[02/20 13:58:40    158s] # Signoff Settings: SI On 
[02/20 13:58:40    158s] #################################################################################
[02/20 13:58:40    158s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:58:40    158s] Setting infinite Tws ...
[02/20 13:58:40    158s] First Iteration Infinite Tw... 
[02/20 13:58:40    158s] Calculate late delays in OCV mode...
[02/20 13:58:40    158s] Calculate early delays in OCV mode...
[02/20 13:58:40    158s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/20 13:58:40    158s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/20 13:58:40    158s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/20 13:58:40    158s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:40    158s] Total number of fetched objects 47
[02/20 13:58:40    158s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:58:40    158s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:40    158s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:40    158s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[02/20 13:58:40    158s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[02/20 13:58:40    158s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/20 13:58:40    158s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:58:40    158s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/20 13:58:40    158s] 
[02/20 13:58:40    158s] Executing IPO callback for view pruning ..
[02/20 13:58:40    158s] 
[02/20 13:58:40    158s] Active hold views:
[02/20 13:58:40    158s]  BC_VIEW
[02/20 13:58:40    158s]   Dominating endpoints: 0
[02/20 13:58:40    158s]   Dominating TNS: -0.000
[02/20 13:58:40    158s] 
[02/20 13:58:40    158s] Starting SI iteration 2
[02/20 13:58:40    158s] Calculate late delays in OCV mode...
[02/20 13:58:40    158s] Calculate early delays in OCV mode...
[02/20 13:58:40    158s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/20 13:58:40    158s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:40    158s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:58:40    158s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:58:40    158s] Total number of fetched objects 47
[02/20 13:58:40    158s] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/20 13:58:40    158s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:40    158s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:58:40    158s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[02/20 13:58:40    158s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)
[02/20 13:58:40    158s] Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
[02/20 13:58:40    158s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[02/20 13:58:40    158s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[02/20 13:58:40    158s] Timing Data dump into file /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/coe_eosdata_Mi7zd3/BC_VIEW.twf, for view: BC_VIEW 
[02/20 13:58:40    158s] 	 Dumping view 1 BC_VIEW 
[02/20 13:58:40    158s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
[02/20 13:58:40    158s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M
[02/20 13:58:40    158s] 
[02/20 13:58:40    158s] =============================================================================================
[02/20 13:58:40    158s]  Step TAT Report for QThreadWorker #1
[02/20 13:58:40    158s] =============================================================================================
[02/20 13:58:40    158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:40    158s] ---------------------------------------------------------------------------------------------
[02/20 13:58:40    158s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:40    158s] [ TimingUpdate           ]      2   0:00:00.0  (   1.3 % )     0:00:01.0 /  0:00:01.0    1.0
[02/20 13:58:40    158s] [ FullDelayCalc          ]      1   0:00:00.9  (  84.7 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:58:40    158s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/20 13:58:40    158s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:40    158s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:40    158s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:40    158s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:40    158s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:40    158s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[02/20 13:58:40    158s] [ MISC                   ]          0:00:00.1  (  11.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:40    158s] ---------------------------------------------------------------------------------------------
[02/20 13:58:40    158s]  QThreadWorker #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:58:40    158s] ---------------------------------------------------------------------------------------------
[02/20 13:58:40    158s] 
[02/20 13:58:41    158s]  
_______________________________________________________________________
[02/20 13:58:41    158s] Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:01.0 totSessionCpu=0:02:39 mem=1687.5M ***
[02/20 13:58:41    158s] ** Profile ** Start :  cpu=0:00:00.0, mem=1687.5M
[02/20 13:58:41    158s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1697.5M
[02/20 13:58:41    158s] *info: category slack lower bound [L 0.0] default
[02/20 13:58:41    158s] *info: category slack lower bound [H 0.0] reg2reg 
[02/20 13:58:41    158s] --------------------------------------------------- 
[02/20 13:58:41    158s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/20 13:58:41    158s] --------------------------------------------------- 
[02/20 13:58:41    158s]          WNS    reg2regWNS
[02/20 13:58:41    158s]     0.351 ns      0.351 ns
[02/20 13:58:41    158s] --------------------------------------------------- 
[02/20 13:58:41    158s] Restoring Auto Hold Views:  BC_VIEW
[02/20 13:58:41    158s] Restoring Active Hold Views:  BC_VIEW 
[02/20 13:58:41    158s] Restoring Hold Target Slack: 0
[02/20 13:58:41    158s] Loading timing data from /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/coe_eosdata_Mi7zd3/BC_VIEW.twf 
[02/20 13:58:41    158s] 	 Loading view 1 BC_VIEW 
[02/20 13:58:41    158s] 
[02/20 13:58:41    158s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[02/20 13:58:41    158s] *Info: worst delay setup view: WC_VIEW
[02/20 13:58:41    158s] Footprint list for hold buffering (delay unit: ps)
[02/20 13:58:41    158s] =================================================================
[02/20 13:58:41    158s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[02/20 13:58:41    158s] ------------------------------------------------------------------
[02/20 13:58:41    158s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[02/20 13:58:41    158s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[02/20 13:58:41    158s] =================================================================
[02/20 13:58:41    158s] Deleting Cell Server ...
[02/20 13:58:41    158s] Deleting Lib Analyzer.
[02/20 13:58:41    158s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:58:41    159s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:58:41    159s] Summary for sequential cells identification: 
[02/20 13:58:41    159s]   Identified SBFF number: 199
[02/20 13:58:41    159s]   Identified MBFF number: 0
[02/20 13:58:41    159s]   Identified SB Latch number: 0
[02/20 13:58:41    159s]   Identified MB Latch number: 0
[02/20 13:58:41    159s]   Not identified SBFF number: 0
[02/20 13:58:41    159s]   Not identified MBFF number: 0
[02/20 13:58:41    159s]   Not identified SB Latch number: 0
[02/20 13:58:41    159s]   Not identified MB Latch number: 0
[02/20 13:58:41    159s]   Number of sequential cells which are not FFs: 104
[02/20 13:58:41    159s]  Visiting view : WC_VIEW
[02/20 13:58:41    159s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[02/20 13:58:41    159s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:58:41    159s]  Visiting view : BC_VIEW
[02/20 13:58:41    159s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[02/20 13:58:41    159s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:58:41    159s]  Setting StdDelay to 25.80
[02/20 13:58:41    159s] Creating Cell Server, finished. 
[02/20 13:58:41    159s] 
[02/20 13:58:41    159s] Hold Timer stdDelay = 25.8ps
[02/20 13:58:41    159s]  Visiting view : BC_VIEW
[02/20 13:58:41    159s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[02/20 13:58:41    159s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:58:41    159s] ** Profile ** Start :  cpu=0:00:00.0, mem=1697.5M
[02/20 13:58:41    159s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1697.5M
[02/20 13:58:42    159s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.086, MEM:1697.5M
[02/20 13:58:42    159s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1697.5M
[02/20 13:58:42    159s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1697.5M
[02/20 13:58:42    159s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  0.190  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:21, mem = 1357.5M, totSessionCpu=0:02:39 **
[02/20 13:58:42    159s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (65.5), totSession cpu/real = 0:02:39.2/0:03:01.9 (0.9), mem = 1679.5M
[02/20 13:58:42    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.19
[02/20 13:58:42    159s] (I,S,L,T): WC_VIEW: 0.124715, 0.00663353, 0.00258613, 0.133935
[02/20 13:58:42    159s] 
[02/20 13:58:42    159s] Creating Lib Analyzer ...
[02/20 13:58:42    159s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:58:42    159s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[02/20 13:58:42    159s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:58:42    159s] 
[02/20 13:58:43    160s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:40 mem=1687.5M
[02/20 13:58:43    160s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:40 mem=1687.5M
[02/20 13:58:43    160s] Creating Lib Analyzer, finished. 
[02/20 13:58:43    160s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[02/20 13:58:43    160s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[02/20 13:58:43    160s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[02/20 13:58:43    160s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[02/20 13:58:43    160s] *info: Run optDesign holdfix with 1 thread.
[02/20 13:58:43    160s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:58:43    160s] --------------------------------------------------- 
[02/20 13:58:43    160s]    Hold Timing Summary  - Initial 
[02/20 13:58:43    160s] --------------------------------------------------- 
[02/20 13:58:43    160s]  Target slack:       0.0000 ns
[02/20 13:58:43    160s]  View: BC_VIEW 
[02/20 13:58:43    160s]    WNS:       0.0900
[02/20 13:58:43    160s]    TNS:       0.0000
[02/20 13:58:43    160s]    VP :            0
[02/20 13:58:43    160s]    Worst hold path end point: out_reg_0_/D 
[02/20 13:58:43    160s] --------------------------------------------------- 
[02/20 13:58:43    160s] *** Hold timing is met. Hold fixing is not needed 
[02/20 13:58:43    160s] **INFO: total 0 insts, 0 nets marked don't touch
[02/20 13:58:43    160s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/20 13:58:43    160s] **INFO: total 0 insts, 0 nets unmarked don't touch

[02/20 13:58:43    160s] 
[02/20 13:58:43    160s] Capturing REF for hold ...
[02/20 13:58:43    160s]    Hold Timing Snapshot: (REF)
[02/20 13:58:43    160s]              All PG WNS: 0.000
[02/20 13:58:43    160s]              All PG TNS: 0.000
[02/20 13:58:43    160s] (I,S,L,T): WC_VIEW: 0.124715, 0.00663353, 0.00258613, 0.133935
[02/20 13:58:43    160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.19
[02/20 13:58:43    160s] *** HoldOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:02:40.3/0:03:03.0 (0.9), mem = 1687.5M
[02/20 13:58:43    160s] 
[02/20 13:58:43    160s] =============================================================================================
[02/20 13:58:43    160s]  Step TAT Report for HoldOpt #2
[02/20 13:58:43    160s] =============================================================================================
[02/20 13:58:43    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:43    160s] ---------------------------------------------------------------------------------------------
[02/20 13:58:43    160s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ QThreadMaster          ]      1   0:00:01.2  (  36.1 % )     0:00:01.2 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:43    160s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[02/20 13:58:43    160s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ CellServerInit         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/20 13:58:43    160s] [ LibAnalyzerInit        ]      2   0:00:01.8  (  53.5 % )     0:00:01.8 /  0:00:01.8    1.0
[02/20 13:58:43    160s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:43    160s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[02/20 13:58:43    160s] [ MISC                   ]          0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.1
[02/20 13:58:43    160s] ---------------------------------------------------------------------------------------------
[02/20 13:58:43    160s]  HoldOpt #2 TOTAL                   0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:02.1    0.6
[02/20 13:58:43    160s] ---------------------------------------------------------------------------------------------
[02/20 13:58:43    160s] 
[02/20 13:58:43    160s] Deleting Cell Server ...
[02/20 13:58:43    160s] Deleting Lib Analyzer.
[02/20 13:58:43    160s] Running postRoute recovery in preEcoRoute mode
[02/20 13:58:43    160s] **optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 1357.5M, totSessionCpu=0:02:40 **
[02/20 13:58:43    160s]   DRV Snapshot: (TGT)
[02/20 13:58:43    160s]          Tran DRV: 0
[02/20 13:58:43    160s]           Cap DRV: 0
[02/20 13:58:43    160s]        Fanout DRV: 0
[02/20 13:58:43    160s]            Glitch: 0
[02/20 13:58:43    160s] 
[02/20 13:58:43    160s] Creating Lib Analyzer ...
[02/20 13:58:43    160s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:58:43    160s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:58:43    160s] Summary for sequential cells identification: 
[02/20 13:58:43    160s]   Identified SBFF number: 199
[02/20 13:58:43    160s]   Identified MBFF number: 0
[02/20 13:58:43    160s]   Identified SB Latch number: 0
[02/20 13:58:43    160s]   Identified MB Latch number: 0
[02/20 13:58:43    160s]   Not identified SBFF number: 0
[02/20 13:58:43    160s]   Not identified MBFF number: 0
[02/20 13:58:43    160s]   Not identified SB Latch number: 0
[02/20 13:58:43    160s]   Not identified MB Latch number: 0
[02/20 13:58:43    160s]   Number of sequential cells which are not FFs: 104
[02/20 13:58:43    160s]  Visiting view : WC_VIEW
[02/20 13:58:43    160s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[02/20 13:58:43    160s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:58:43    160s]  Visiting view : BC_VIEW
[02/20 13:58:43    160s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[02/20 13:58:43    160s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:58:43    160s]  Setting StdDelay to 14.50
[02/20 13:58:43    160s] Creating Cell Server, finished. 
[02/20 13:58:43    160s] 
[02/20 13:58:43    160s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:58:43    160s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:58:43    160s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:58:43    160s] 
[02/20 13:58:44    161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:41 mem=1689.5M
[02/20 13:58:44    161s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:41 mem=1689.5M
[02/20 13:58:44    161s] Creating Lib Analyzer, finished. 
[02/20 13:58:44    161s] Checking DRV degradation...
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s] Recovery Manager:
[02/20 13:58:44    161s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/20 13:58:44    161s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/20 13:58:44    161s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/20 13:58:44    161s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/20 13:58:44    161s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1687.51M, totSessionCpu=0:02:41).
[02/20 13:58:44    161s] **optDesign ... cpu = 0:00:20, real = 0:00:23, mem = 1363.5M, totSessionCpu=0:02:41 **
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s]   DRV Snapshot: (REF)
[02/20 13:58:44    161s]          Tran DRV: 0
[02/20 13:58:44    161s]           Cap DRV: 0
[02/20 13:58:44    161s]        Fanout DRV: 0
[02/20 13:58:44    161s]            Glitch: 0
[02/20 13:58:44    161s] Skipping post route harden opt
[02/20 13:58:44    161s] ### Creating LA Mngr. totSessionCpu=0:02:41 mem=1687.5M
[02/20 13:58:44    161s] ### Creating LA Mngr, finished. totSessionCpu=0:02:41 mem=1687.5M
[02/20 13:58:44    161s] Default Rule : ""
[02/20 13:58:44    161s] Non Default Rules :
[02/20 13:58:44    161s] Worst Slack : 0.351 ns
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s] Start Layer Assignment ...
[02/20 13:58:44    161s] WNS(0.351ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s] Select 0 cadidates out of 49.
[02/20 13:58:44    161s] No critical nets selected. Skipped !
[02/20 13:58:44    161s] GigaOpt: setting up router preferences
[02/20 13:58:44    161s]         design wns: 0.3510
[02/20 13:58:44    161s]         slack threshold: 1.8010
[02/20 13:58:44    161s] GigaOpt: 0 nets assigned router directives
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s] Start Assign Priority Nets ...
[02/20 13:58:44    161s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/20 13:58:44    161s] Existing Priority Nets 0 (0.0%)
[02/20 13:58:44    161s] Assigned Priority Nets 0 (0.0%)
[02/20 13:58:44    161s] ### Creating LA Mngr. totSessionCpu=0:02:42 mem=1687.5M
[02/20 13:58:44    161s] ### Creating LA Mngr, finished. totSessionCpu=0:02:42 mem=1687.5M
[02/20 13:58:44    161s] Default Rule : ""
[02/20 13:58:44    161s] Non Default Rules :
[02/20 13:58:44    161s] Worst Slack : 0.351 ns
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s] Start Layer Assignment ...
[02/20 13:58:44    161s] WNS(0.351ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s] Select 0 cadidates out of 49.
[02/20 13:58:44    161s] No critical nets selected. Skipped !
[02/20 13:58:44    161s] GigaOpt: setting up router preferences
[02/20 13:58:44    161s]         design wns: 0.3510
[02/20 13:58:44    161s]         slack threshold: 1.8010
[02/20 13:58:44    161s] GigaOpt: 0 nets assigned router directives
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s] Start Assign Priority Nets ...
[02/20 13:58:44    161s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/20 13:58:44    161s] Existing Priority Nets 0 (0.0%)
[02/20 13:58:44    161s] Assigned Priority Nets 0 (0.0%)
[02/20 13:58:44    161s] ** Profile ** Start :  cpu=0:00:00.0, mem=1757.8M
[02/20 13:58:44    161s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1757.8M
[02/20 13:58:44    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.073, MEM:1757.8M
[02/20 13:58:44    161s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1757.8M
[02/20 13:58:44    161s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1757.8M
[02/20 13:58:44    161s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1757.8M
[02/20 13:58:44    161s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1757.8M
[02/20 13:58:44    161s] **optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 1303.5M, totSessionCpu=0:02:42 **
[02/20 13:58:44    161s] -routeWithEco false                       # bool, default=false
[02/20 13:58:44    161s] -routeWithEco true                        # bool, default=false, user setting
[02/20 13:58:44    161s] -routeSelectedNetOnly false               # bool, default=false, user setting
[02/20 13:58:44    161s] -routeWithTimingDriven true               # bool, default=false, user setting
[02/20 13:58:44    161s] -routeWithTimingDriven false              # bool, default=false
[02/20 13:58:44    161s] -routeWithSiDriven true                   # bool, default=false, user setting
[02/20 13:58:44    161s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/20 13:58:44    161s] Existing Dirty Nets : 0
[02/20 13:58:44    161s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/20 13:58:44    161s] Reset Dirty Nets : 0
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s] globalDetailRoute
[02/20 13:58:44    161s] 
[02/20 13:58:44    161s] #setNanoRouteMode -drouteAutoStop true
[02/20 13:58:44    161s] #setNanoRouteMode -drouteFixAntenna true
[02/20 13:58:44    161s] #setNanoRouteMode -routeSelectedNetOnly false
[02/20 13:58:44    161s] #setNanoRouteMode -routeWithEco true
[02/20 13:58:44    161s] #setNanoRouteMode -routeWithSiDriven false
[02/20 13:58:44    161s] ### Time Record (globalDetailRoute) is installed.
[02/20 13:58:44    161s] #Start globalDetailRoute on Mon Feb 20 13:58:44 2023
[02/20 13:58:44    161s] #
[02/20 13:58:44    161s] ### Time Record (Pre Callback) is installed.
[02/20 13:58:44    161s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1633.824M)
[02/20 13:58:44    161s] ### Time Record (Pre Callback) is uninstalled.
[02/20 13:58:44    161s] ### Time Record (DB Import) is installed.
[02/20 13:58:44    161s] ### Time Record (Timing Data Generation) is installed.
[02/20 13:58:44    161s] ### Time Record (Timing Data Generation) is uninstalled.
[02/20 13:58:44    161s] ### Net info: total nets: 49
[02/20 13:58:44    161s] ### Net info: dirty nets: 0
[02/20 13:58:44    161s] ### Net info: marked as disconnected nets: 0
[02/20 13:58:44    161s] #num needed restored net=0
[02/20 13:58:44    161s] #need_extraction net=0 (total=49)
[02/20 13:58:44    161s] ### Net info: fully routed nets: 47
[02/20 13:58:44    161s] ### Net info: trivial (< 2 pins) nets: 2
[02/20 13:58:44    161s] ### Net info: unrouted nets: 0
[02/20 13:58:44    161s] ### Net info: re-extraction nets: 0
[02/20 13:58:44    161s] ### Net info: ignored nets: 0
[02/20 13:58:44    161s] ### Net info: skip routing nets: 0
[02/20 13:58:44    161s] #Processed 2 dirty instances, 12 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[02/20 13:58:44    161s] #(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 8 nets marked need extraction)
[02/20 13:58:44    161s] ### Time Record (DB Import) is uninstalled.
[02/20 13:58:44    161s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[02/20 13:58:44    161s] #RTESIG:78da8dd1bd0ac230100060679fe2481d2ad89a6b9a5eba0aae2aa2aea5622a85fe40920e
[02/20 13:58:44    161s] #       bebd551cadf1d6fbb8df6071d91e81611e234596131508bb63c211058f78c2698d7931a6
[02/20 13:58:44    161s] #       ce1b360f16fbc309310756958dd50c42a74d579ac70a06ab0d58ed5cdddd971f28527066
[02/20 13:58:44    161s] #       d0105efbbef94a6492f988921cdedd7e18144202a6b1e4af80b06afad24d4899ff518e52
[02/20 13:58:44    161s] #       3f4a13f2a30c856f41cc48790da1f750a8b8f40fa41081b5fa560fedf83eebcc989b9099
[02/20 13:58:44    161s] #       f4b7fce7508a7ecd3e7b02c042c23d
[02/20 13:58:44    161s] #
[02/20 13:58:44    161s] #Skip comparing routing design signature in db-snapshot flow
[02/20 13:58:44    161s] #RTESIG:78da8d903b0b02311084adfd154bb438c147f692dce65ac15645d4f638318a700f487285
[02/20 13:58:44    161s] #       ffde07828dba6e3b1f33b33318ee171b10984f912641121508cb4d2a11959cc854d20cf3
[02/20 13:58:44    161s] #       e22eede6a23f18aed65bc41cc4a9ac82139044e79bd25fc7d005e721b8182fcd79f40295
[02/20 13:58:44    161s] #       86e83b07c9a16dab8f8849330eb146c233ed07834a19403d35f271909caab68c5f4893ff
[02/20 13:58:44    161s] #       61479a87744a3c94a1e21ec44cebf7a021fabbf40524cb9a11b28ba295866f6e1141d4ee
[02/20 13:58:44    161s] #       78e96aa696cd0c1ff9cfa2967e75efdd00c82ccef0
[02/20 13:58:44    161s] #
[02/20 13:58:44    161s] ### Time Record (Global Routing) is installed.
[02/20 13:58:44    161s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:58:44    161s] ### Time Record (Data Preparation) is installed.
[02/20 13:58:44    161s] #Start routing data preparation on Mon Feb 20 13:58:44 2023
[02/20 13:58:44    161s] #
[02/20 13:58:44    161s] #Minimum voltage of a net in the design = 0.000.
[02/20 13:58:44    161s] #Maximum voltage of a net in the design = 1.100.
[02/20 13:58:44    161s] #Voltage range [0.000 - 1.100] has 47 nets.
[02/20 13:58:44    161s] #Voltage range [0.900 - 1.100] has 1 net.
[02/20 13:58:44    161s] #Voltage range [0.000 - 0.000] has 1 net.
[02/20 13:58:44    161s] ### Time Record (Cell Pin Access) is installed.
[02/20 13:58:44    161s] #Initial pin access analysis.
[02/20 13:58:44    161s] #Detail pin access analysis.
[02/20 13:58:44    161s] ### Time Record (Cell Pin Access) is uninstalled.
[02/20 13:58:44    161s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[02/20 13:58:44    161s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:44    161s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:44    161s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:44    161s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:44    161s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:58:44    161s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:58:44    161s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:58:44    161s] #Regenerating Ggrids automatically.
[02/20 13:58:44    161s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[02/20 13:58:44    161s] #Using automatically generated G-grids.
[02/20 13:58:45    162s] #Done routing data preparation.
[02/20 13:58:45    162s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1302.16 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### Time Record (Data Preparation) is uninstalled.
[02/20 13:58:45    162s] ### Time Record (Special Wire Merging) is installed.
[02/20 13:58:45    162s] #Merging special wires: starts on Mon Feb 20 13:58:45 2023 with memory = 1302.31 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### Time Record (Special Wire Merging) is uninstalled.
[02/20 13:58:45    162s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 25.22500 18.02500 ) on M1 for NET out_wire[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Connectivity extraction summary:
[02/20 13:58:45    162s] #6 routed nets are extracted.
[02/20 13:58:45    162s] #    1 (2.04%) extracted nets are partially routed.
[02/20 13:58:45    162s] #41 routed net(s) are imported.
[02/20 13:58:45    162s] #2 nets are fixed|skipped|trivial (not extracted).
[02/20 13:58:45    162s] #Total number of nets = 49.
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Found 0 nets for post-route si or timing fixing.
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Finished routing data preparation on Mon Feb 20 13:58:45 2023
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Cpu time = 00:00:01
[02/20 13:58:45    162s] #Elapsed time = 00:00:01
[02/20 13:58:45    162s] #Increased memory = 5.83 (MB)
[02/20 13:58:45    162s] #Total memory = 1302.31 (MB)
[02/20 13:58:45    162s] #Peak memory = 1368.21 (MB)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### Time Record (Global Routing) is installed.
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Start global routing on Mon Feb 20 13:58:45 2023
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Start global routing initialization on Mon Feb 20 13:58:45 2023
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Number of eco nets is 1
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Start global routing data preparation on Mon Feb 20 13:58:45 2023
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### build_merged_routing_blockage_rect_list starts on Mon Feb 20 13:58:45 2023 with memory = 1302.35 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] #Start routing resource analysis on Mon Feb 20 13:58:45 2023
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### init_is_bin_blocked starts on Mon Feb 20 13:58:45 2023 with memory = 1302.35 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### adjust_flow_cap starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### adjust_partial_route_blockage starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### set_via_blocked starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### copy_flow starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] #Routing resource analysis is done on Mon Feb 20 13:58:45 2023
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### report_flow_cap starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #  Resource Analysis:
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/20 13:58:45    162s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/20 13:58:45    162s] #  --------------------------------------------------------------
[02/20 13:58:45    162s] #  M1             H         120          69         182    27.47%
[02/20 13:58:45    162s] #  M2             V         129          75         182     7.69%
[02/20 13:58:45    162s] #  M3             H         189           0         182     1.65%
[02/20 13:58:45    162s] #  M4             V         148          56         182     5.49%
[02/20 13:58:45    162s] #  M5             H         189           0         182     0.00%
[02/20 13:58:45    162s] #  M6             V         204           0         182     0.00%
[02/20 13:58:45    162s] #  M7             H          47           0         182     0.00%
[02/20 13:58:45    162s] #  M8             V          51           0         182     0.00%
[02/20 13:58:45    162s] #  --------------------------------------------------------------
[02/20 13:58:45    162s] #  Total                   1078      12.53%        1456     5.29%
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #  1 nets (2.04%) with 1 preferred extra spacing.
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### analyze_m2_tracks starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### report_initial_resource starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### mark_pg_pins_accessibility starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### set_net_region starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Global routing data preparation is done on Mon Feb 20 13:58:45 2023
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### prepare_level starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### init level 1 starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### Level 1 hgrid = 14 X 13
[02/20 13:58:45    162s] ### prepare_level_flow starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Global routing initialization is done on Mon Feb 20 13:58:45 2023
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #start global routing iteration 1...
[02/20 13:58:45    162s] ### init_flow_edge starts on Mon Feb 20 13:58:45 2023 with memory = 1302.45 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### routing at level 1 (topmost level) iter 0
[02/20 13:58:45    162s] ### measure_qor starts on Mon Feb 20 13:58:45 2023 with memory = 1302.97 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### measure_congestion starts on Mon Feb 20 13:58:45 2023 with memory = 1302.97 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.97 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #start global routing iteration 2...
[02/20 13:58:45    162s] ### routing at level 1 (topmost level) iter 1
[02/20 13:58:45    162s] ### measure_qor starts on Mon Feb 20 13:58:45 2023 with memory = 1302.97 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### measure_congestion starts on Mon Feb 20 13:58:45 2023 with memory = 1302.97 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.97 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### route_end starts on Mon Feb 20 13:58:45 2023 with memory = 1302.97 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/20 13:58:45    162s] #Total number of routable nets = 47.
[02/20 13:58:45    162s] #Total number of nets in the design = 49.
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #1 routable net has only global wires.
[02/20 13:58:45    162s] #46 routable nets have only detail routed wires.
[02/20 13:58:45    162s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Routed net constraints summary:
[02/20 13:58:45    162s] #-----------------------------
[02/20 13:58:45    162s] #        Rules   Unconstrained  
[02/20 13:58:45    162s] #-----------------------------
[02/20 13:58:45    162s] #      Default               1  
[02/20 13:58:45    162s] #-----------------------------
[02/20 13:58:45    162s] #        Total               1  
[02/20 13:58:45    162s] #-----------------------------
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Routing constraints summary of the whole design:
[02/20 13:58:45    162s] #------------------------------------------------
[02/20 13:58:45    162s] #        Rules   Pref Extra Space   Unconstrained  
[02/20 13:58:45    162s] #------------------------------------------------
[02/20 13:58:45    162s] #      Default                  1              46  
[02/20 13:58:45    162s] #------------------------------------------------
[02/20 13:58:45    162s] #        Total                  1              46  
[02/20 13:58:45    162s] #------------------------------------------------
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### cal_base_flow starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### init_flow_edge starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### cal_flow starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### report_overcon starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #                 OverCon          
[02/20 13:58:45    162s] #                  #Gcell    %Gcell
[02/20 13:58:45    162s] #     Layer           (1)   OverCon  Flow/Cap
[02/20 13:58:45    162s] #  ----------------------------------------------
[02/20 13:58:45    162s] #  M1            0(0.00%)   (0.00%)     0.40  
[02/20 13:58:45    162s] #  M2            0(0.00%)   (0.00%)     0.38  
[02/20 13:58:45    162s] #  M3            0(0.00%)   (0.00%)     0.18  
[02/20 13:58:45    162s] #  M4            0(0.00%)   (0.00%)     0.01  
[02/20 13:58:45    162s] #  M5            0(0.00%)   (0.00%)     0.00  
[02/20 13:58:45    162s] #  M6            0(0.00%)   (0.00%)     0.00  
[02/20 13:58:45    162s] #  M7            0(0.00%)   (0.00%)     0.00  
[02/20 13:58:45    162s] #  M8            0(0.00%)   (0.00%)     0.00  
[02/20 13:58:45    162s] #  ----------------------------------------------
[02/20 13:58:45    162s] #     Total      0(0.00%)   (0.00%)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/20 13:58:45    162s] #  Overflow after GR: 0.00% H + 0.00% V
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### cal_base_flow starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### init_flow_edge starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### cal_flow starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### export_cong_map starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### PDZT_Export::export_cong_map starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### import_cong_map starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### update starts on Mon Feb 20 13:58:45 2023 with memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #Complete Global Routing.
[02/20 13:58:45    162s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:45    162s] #Total wire length = 515 um.
[02/20 13:58:45    162s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M2 = 127 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:45    162s] #Total number of vias = 215
[02/20 13:58:45    162s] #Total number of multi-cut vias = 161 ( 74.9%)
[02/20 13:58:45    162s] #Total number of single cut vias = 54 ( 25.1%)
[02/20 13:58:45    162s] #Up-Via Summary (total 215):
[02/20 13:58:45    162s] #                   single-cut          multi-cut      Total
[02/20 13:58:45    162s] #-----------------------------------------------------------
[02/20 13:58:45    162s] # M1                54 ( 50.9%)        52 ( 49.1%)        106
[02/20 13:58:45    162s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:58:45    162s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:58:45    162s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:58:45    162s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:58:45    162s] #-----------------------------------------------------------
[02/20 13:58:45    162s] #                   54 ( 25.1%)       161 ( 74.9%)        215 
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### report_overcon starts on Mon Feb 20 13:58:45 2023 with memory = 1303.40 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### report_overcon starts on Mon Feb 20 13:58:45 2023 with memory = 1303.40 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #Max overcon = 0 track.
[02/20 13:58:45    162s] #Total overcon = 0.00%.
[02/20 13:58:45    162s] #Worst layer Gcell overcon rate = 0.00%.
[02/20 13:58:45    162s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Global routing statistics:
[02/20 13:58:45    162s] #Cpu time = 00:00:00
[02/20 13:58:45    162s] #Elapsed time = 00:00:00
[02/20 13:58:45    162s] #Increased memory = 1.05 (MB)
[02/20 13:58:45    162s] #Total memory = 1303.40 (MB)
[02/20 13:58:45    162s] #Peak memory = 1368.21 (MB)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Finished global routing on Mon Feb 20 13:58:45 2023
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:58:45    162s] ### Time Record (Track Assignment) is installed.
[02/20 13:58:45    162s] ### Time Record (Track Assignment) is uninstalled.
[02/20 13:58:45    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.98 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] ### Time Record (Track Assignment) is installed.
[02/20 13:58:45    162s] #Start Track Assignment.
[02/20 13:58:45    162s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/20 13:58:45    162s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/20 13:58:45    162s] #Complete Track Assignment.
[02/20 13:58:45    162s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:45    162s] #Total wire length = 515 um.
[02/20 13:58:45    162s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M2 = 127 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:45    162s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:45    162s] #Total number of vias = 215
[02/20 13:58:45    162s] #Total number of multi-cut vias = 161 ( 74.9%)
[02/20 13:58:45    162s] #Total number of single cut vias = 54 ( 25.1%)
[02/20 13:58:45    162s] #Up-Via Summary (total 215):
[02/20 13:58:45    162s] #                   single-cut          multi-cut      Total
[02/20 13:58:45    162s] #-----------------------------------------------------------
[02/20 13:58:45    162s] # M1                54 ( 50.9%)        52 ( 49.1%)        106
[02/20 13:58:45    162s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:58:45    162s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:58:45    162s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:58:45    162s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:58:45    162s] #-----------------------------------------------------------
[02/20 13:58:45    162s] #                   54 ( 25.1%)       161 ( 74.9%)        215 
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] ### Time Record (Track Assignment) is uninstalled.
[02/20 13:58:45    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.23 (MB), peak = 1368.21 (MB)
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #number of short segments in preferred routing layers
[02/20 13:58:45    162s] #	
[02/20 13:58:45    162s] #	
[02/20 13:58:45    162s] #
[02/20 13:58:45    162s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/20 13:58:45    162s] #Cpu time = 00:00:01
[02/20 13:58:45    162s] #Elapsed time = 00:00:01
[02/20 13:58:45    162s] #Increased memory = 6.93 (MB)
[02/20 13:58:45    162s] #Total memory = 1303.41 (MB)
[02/20 13:58:45    162s] #Peak memory = 1368.21 (MB)
[02/20 13:58:45    162s] ### Time Record (Detail Routing) is installed.
[02/20 13:58:45    162s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:46    163s] #
[02/20 13:58:46    163s] #Start Detail Routing..
[02/20 13:58:46    163s] #start initial detail routing ...
[02/20 13:58:46    163s] ### Design has 0 dirty nets, 5 dirty-areas)
[02/20 13:58:46    163s] # ECO: 50.0% of the total area was rechecked for DRC, and 25.0% required routing.
[02/20 13:58:46    163s] #   number of violations = 0
[02/20 13:58:46    163s] #2 out of 83 instances (2.4%) need to be verified(marked ipoed), dirty area = 0.3%.
[02/20 13:58:46    163s] #0.0% of the total area is being checked for drcs
[02/20 13:58:46    163s] #0.0% of the total area was checked
[02/20 13:58:46    163s] #   number of violations = 0
[02/20 13:58:46    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1331.33 (MB), peak = 1368.21 (MB)
[02/20 13:58:46    163s] #Complete Detail Routing.
[02/20 13:58:46    163s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:46    163s] #Total wire length = 517 um.
[02/20 13:58:46    163s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:58:46    163s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:58:46    163s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:58:46    163s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:58:46    163s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:46    163s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:46    163s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:46    163s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:46    163s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:46    163s] #Total number of vias = 216
[02/20 13:58:46    163s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:58:46    163s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:58:46    163s] #Up-Via Summary (total 216):
[02/20 13:58:46    163s] #                   single-cut          multi-cut      Total
[02/20 13:58:46    163s] #-----------------------------------------------------------
[02/20 13:58:46    163s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:58:46    163s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:58:46    163s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:58:46    163s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:58:46    163s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:58:46    163s] #-----------------------------------------------------------
[02/20 13:58:46    163s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:58:46    163s] #
[02/20 13:58:46    163s] #Total number of DRC violations = 0
[02/20 13:58:46    163s] ### Time Record (Detail Routing) is uninstalled.
[02/20 13:58:46    163s] #Cpu time = 00:00:01
[02/20 13:58:46    163s] #Elapsed time = 00:00:01
[02/20 13:58:46    163s] #Increased memory = 1.38 (MB)
[02/20 13:58:46    163s] #Total memory = 1304.79 (MB)
[02/20 13:58:46    163s] #Peak memory = 1368.21 (MB)
[02/20 13:58:46    163s] ### Time Record (Antenna Fixing) is installed.
[02/20 13:58:46    163s] #
[02/20 13:58:46    163s] #start routing for process antenna violation fix ...
[02/20 13:58:46    163s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:46    164s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1306.33 (MB), peak = 1368.21 (MB)
[02/20 13:58:46    164s] #
[02/20 13:58:46    164s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:46    164s] #Total wire length = 517 um.
[02/20 13:58:46    164s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:46    164s] #Total number of vias = 216
[02/20 13:58:46    164s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:58:46    164s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:58:46    164s] #Up-Via Summary (total 216):
[02/20 13:58:46    164s] #                   single-cut          multi-cut      Total
[02/20 13:58:46    164s] #-----------------------------------------------------------
[02/20 13:58:46    164s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:58:46    164s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:58:46    164s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:58:46    164s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:58:46    164s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:58:46    164s] #-----------------------------------------------------------
[02/20 13:58:46    164s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:58:46    164s] #
[02/20 13:58:46    164s] #Total number of DRC violations = 0
[02/20 13:58:46    164s] #Total number of net violated process antenna rule = 0
[02/20 13:58:46    164s] #
[02/20 13:58:46    164s] #
[02/20 13:58:46    164s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:46    164s] #Total wire length = 517 um.
[02/20 13:58:46    164s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:46    164s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:46    164s] #Total number of vias = 216
[02/20 13:58:46    164s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:58:46    164s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:58:46    164s] #Up-Via Summary (total 216):
[02/20 13:58:46    164s] #                   single-cut          multi-cut      Total
[02/20 13:58:46    164s] #-----------------------------------------------------------
[02/20 13:58:46    164s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:58:46    164s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:58:46    164s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:58:46    164s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:58:46    164s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:58:46    164s] #-----------------------------------------------------------
[02/20 13:58:46    164s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:58:46    164s] #
[02/20 13:58:46    164s] #Total number of DRC violations = 0
[02/20 13:58:46    164s] #Total number of net violated process antenna rule = 0
[02/20 13:58:46    164s] #
[02/20 13:58:46    164s] ### Time Record (Antenna Fixing) is uninstalled.
[02/20 13:58:46    164s] ### Time Record (Post Route Wire Spreading) is installed.
[02/20 13:58:46    164s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:58:47    164s] #
[02/20 13:58:47    164s] #Start Post Route wire spreading..
[02/20 13:58:47    164s] #
[02/20 13:58:47    164s] #Start data preparation for wire spreading...
[02/20 13:58:47    164s] #
[02/20 13:58:47    164s] #Data preparation is done on Mon Feb 20 13:58:47 2023
[02/20 13:58:47    164s] #
[02/20 13:58:47    164s] #
[02/20 13:58:47    164s] #Start Post Route Wire Spread.
[02/20 13:58:47    164s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/20 13:58:47    164s] #Complete Post Route Wire Spread.
[02/20 13:58:47    164s] #
[02/20 13:58:47    164s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:47    164s] #Total wire length = 517 um.
[02/20 13:58:47    164s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:47    164s] #Total number of vias = 216
[02/20 13:58:47    164s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:58:47    164s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:58:47    164s] #Up-Via Summary (total 216):
[02/20 13:58:47    164s] #                   single-cut          multi-cut      Total
[02/20 13:58:47    164s] #-----------------------------------------------------------
[02/20 13:58:47    164s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:58:47    164s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:58:47    164s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:58:47    164s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:58:47    164s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:58:47    164s] #-----------------------------------------------------------
[02/20 13:58:47    164s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:58:47    164s] #
[02/20 13:58:47    164s] #   number of violations = 0
[02/20 13:58:47    164s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.96 (MB), peak = 1368.21 (MB)
[02/20 13:58:47    164s] #CELL_VIEW add,init has no DRC violation.
[02/20 13:58:47    164s] #Total number of DRC violations = 0
[02/20 13:58:47    164s] #Total number of net violated process antenna rule = 0
[02/20 13:58:47    164s] #Post Route wire spread is done.
[02/20 13:58:47    164s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/20 13:58:47    164s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:58:47    164s] #Total wire length = 517 um.
[02/20 13:58:47    164s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:58:47    164s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:58:47    164s] #Total number of vias = 216
[02/20 13:58:47    164s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:58:47    164s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:58:47    164s] #Up-Via Summary (total 216):
[02/20 13:58:47    164s] #                   single-cut          multi-cut      Total
[02/20 13:58:47    164s] #-----------------------------------------------------------
[02/20 13:58:47    164s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:58:47    164s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:58:47    164s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:58:47    164s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:58:47    164s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:58:47    164s] #-----------------------------------------------------------
[02/20 13:58:47    164s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:58:47    164s] #
[02/20 13:58:47    164s] #detailRoute Statistics:
[02/20 13:58:47    164s] #Cpu time = 00:00:02
[02/20 13:58:47    164s] #Elapsed time = 00:00:02
[02/20 13:58:47    164s] #Increased memory = 1.27 (MB)
[02/20 13:58:47    164s] #Total memory = 1304.68 (MB)
[02/20 13:58:47    164s] #Peak memory = 1368.21 (MB)
[02/20 13:58:47    164s] #Skip updating routing design signature in db-snapshot flow
[02/20 13:58:47    164s] ### Time Record (DB Export) is installed.
[02/20 13:58:47    164s] ### Time Record (DB Export) is uninstalled.
[02/20 13:58:47    164s] ### Time Record (Post Callback) is installed.
[02/20 13:58:47    164s] ### Time Record (Post Callback) is uninstalled.
[02/20 13:58:47    164s] #
[02/20 13:58:47    164s] #globalDetailRoute statistics:
[02/20 13:58:47    164s] #Cpu time = 00:00:03
[02/20 13:58:47    164s] #Elapsed time = 00:00:03
[02/20 13:58:47    164s] #Increased memory = -18.79 (MB)
[02/20 13:58:47    164s] #Total memory = 1284.72 (MB)
[02/20 13:58:47    164s] #Peak memory = 1368.21 (MB)
[02/20 13:58:47    164s] #Number of warnings = 1
[02/20 13:58:47    164s] #Total number of warnings = 11
[02/20 13:58:47    164s] #Number of fails = 0
[02/20 13:58:47    164s] #Total number of fails = 0
[02/20 13:58:47    164s] #Complete globalDetailRoute on Mon Feb 20 13:58:47 2023
[02/20 13:58:47    164s] #
[02/20 13:58:47    164s] ### Time Record (globalDetailRoute) is uninstalled.
[02/20 13:58:47    164s] ### 
[02/20 13:58:47    164s] ###   Scalability Statistics
[02/20 13:58:47    164s] ### 
[02/20 13:58:47    164s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:58:47    164s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/20 13:58:47    164s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:58:47    164s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:47    164s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:47    164s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:47    164s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:47    164s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:47    164s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:47    164s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:47    164s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/20 13:58:47    164s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:47    164s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/20 13:58:47    164s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[02/20 13:58:47    164s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[02/20 13:58:47    164s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[02/20 13:58:47    164s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[02/20 13:58:47    164s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:58:47    164s] ### 
[02/20 13:58:47    164s] **optDesign ... cpu = 0:00:24, real = 0:00:26, mem = 1254.6M, totSessionCpu=0:02:45 **
[02/20 13:58:47    164s] -routeWithEco false                       # bool, default=false
[02/20 13:58:47    164s] -routeSelectedNetOnly false               # bool, default=false, user setting
[02/20 13:58:47    164s] -routeWithTimingDriven true               # bool, default=false, user setting
[02/20 13:58:47    164s] -routeWithSiDriven true                   # bool, default=false, user setting
[02/20 13:58:47    164s] New Signature Flow (restoreNanoRouteOptions) ....
[02/20 13:58:47    164s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/20 13:58:47    164s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/20 13:58:47    164s] PostRoute (effortLevel low) RC Extraction called for design add.
[02/20 13:58:47    164s] RC Extraction called in multi-corner(2) mode.
[02/20 13:58:47    164s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:58:47    164s] Process corner(s) are loaded.
[02/20 13:58:47    164s]  Corner: Cmax
[02/20 13:58:47    164s]  Corner: Cmin
[02/20 13:58:47    164s] extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
[02/20 13:58:47    164s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/20 13:58:47    164s]       RC Corner Indexes            0       1   
[02/20 13:58:47    164s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:58:47    164s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/20 13:58:47    164s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:47    164s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:47    164s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:47    164s] Shrink Factor                : 1.00000
[02/20 13:58:47    164s] LayerId::1 widthSet size::4
[02/20 13:58:47    164s] LayerId::2 widthSet size::4
[02/20 13:58:47    164s] LayerId::3 widthSet size::4
[02/20 13:58:47    164s] LayerId::4 widthSet size::4
[02/20 13:58:47    164s] LayerId::5 widthSet size::4
[02/20 13:58:47    164s] LayerId::6 widthSet size::4
[02/20 13:58:47    164s] LayerId::7 widthSet size::4
[02/20 13:58:47    164s] LayerId::8 widthSet size::4
[02/20 13:58:47    164s] Initializing multi-corner capacitance tables ... 
[02/20 13:58:47    164s] Initializing multi-corner resistance tables ...
[02/20 13:58:47    164s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:58:47    164s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1609.9M)
[02/20 13:58:47    164s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for storing RC.
[02/20 13:58:47    164s] Extracted 10.4839% (CPU Time= 0:00:00.1  MEM= 1638.0M)
[02/20 13:58:47    164s] Extracted 20.5645% (CPU Time= 0:00:00.1  MEM= 1662.0M)
[02/20 13:58:47    164s] Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1662.0M)
[02/20 13:58:47    164s] Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1662.0M)
[02/20 13:58:47    164s] Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1662.0M)
[02/20 13:58:47    164s] Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1662.0M)
[02/20 13:58:47    164s] Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1662.0M)
[02/20 13:58:47    164s] Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1662.0M)
[02/20 13:58:47    164s] Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1662.0M)
[02/20 13:58:47    164s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1662.0M)
[02/20 13:58:47    164s] Number of Extracted Resistors     : 516
[02/20 13:58:47    164s] Number of Extracted Ground Cap.   : 507
[02/20 13:58:47    164s] Number of Extracted Coupling Cap. : 288
[02/20 13:58:47    164s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1630.695M)
[02/20 13:58:47    164s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/20 13:58:47    164s]  Corner: Cmax
[02/20 13:58:47    164s]  Corner: Cmin
[02/20 13:58:47    164s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1630.7M)
[02/20 13:58:47    164s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb_Filter.rcdb.d' for storing RC.
[02/20 13:58:48    164s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1638.695M)
[02/20 13:58:48    164s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1638.695M)
[02/20 13:58:48    164s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1638.695M)
[02/20 13:58:48    164s] processing rcdb (/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d) for hinst (top) of cell (add);
[02/20 13:58:48    165s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 0 access done (mem: 1638.695M)
[02/20 13:58:48    165s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1638.695M)
[02/20 13:58:48    165s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1638.695M)
[02/20 13:58:48    165s] **optDesign ... cpu = 0:00:24, real = 0:00:27, mem = 1255.7M, totSessionCpu=0:02:45 **
[02/20 13:58:48    165s] Starting delay calculation for Setup views
[02/20 13:58:48    165s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:58:48    165s] #################################################################################
[02/20 13:58:48    165s] # Design Stage: PostRoute
[02/20 13:58:48    165s] # Design Name: add
[02/20 13:58:48    165s] # Design Mode: 65nm
[02/20 13:58:48    165s] # Analysis Mode: MMMC OCV 
[02/20 13:58:48    165s] # Parasitics Mode: SPEF/RCDB
[02/20 13:58:48    165s] # Signoff Settings: SI On 
[02/20 13:58:48    165s] #################################################################################
[02/20 13:58:49    165s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:58:49    165s] Setting infinite Tws ...
[02/20 13:58:49    165s] First Iteration Infinite Tw... 
[02/20 13:58:49    165s] Calculate early delays in OCV mode...
[02/20 13:58:49    165s] Calculate late delays in OCV mode...
[02/20 13:58:49    165s] Topological Sorting (REAL = 0:00:00.0, MEM = 1610.2M, InitMEM = 1610.2M)
[02/20 13:58:49    165s] Start delay calculation (fullDC) (1 T). (MEM=1610.23)
[02/20 13:58:49    165s] LayerId::1 widthSet size::4
[02/20 13:58:49    165s] LayerId::2 widthSet size::4
[02/20 13:58:49    165s] LayerId::3 widthSet size::4
[02/20 13:58:49    165s] LayerId::4 widthSet size::4
[02/20 13:58:49    165s] LayerId::5 widthSet size::4
[02/20 13:58:49    165s] LayerId::6 widthSet size::4
[02/20 13:58:49    165s] LayerId::7 widthSet size::4
[02/20 13:58:49    165s] LayerId::8 widthSet size::4
[02/20 13:58:49    165s] Initializing multi-corner capacitance tables ... 
[02/20 13:58:49    165s] Initializing multi-corner resistance tables ...
[02/20 13:58:49    165s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:58:49    166s] End AAE Lib Interpolated Model. (MEM=1621.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:49    166s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1621.836M)
[02/20 13:58:49    166s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1621.8M)
[02/20 13:58:49    166s] Total number of fetched objects 47
[02/20 13:58:49    166s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:58:49    166s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:49    166s] End delay calculation. (MEM=1669.52 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:49    166s] End delay calculation (fullDC). (MEM=1669.52 CPU=0:00:00.5 REAL=0:00:00.0)
[02/20 13:58:49    166s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1669.5M) ***
[02/20 13:58:49    166s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1669.5M)
[02/20 13:58:49    166s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:58:49    166s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1669.5M)
[02/20 13:58:49    166s] Starting SI iteration 2
[02/20 13:58:49    166s] Calculate early delays in OCV mode...
[02/20 13:58:49    166s] Calculate late delays in OCV mode...
[02/20 13:58:49    166s] Start delay calculation (fullDC) (1 T). (MEM=1634.64)
[02/20 13:58:49    166s] End AAE Lib Interpolated Model. (MEM=1634.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:49    166s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:58:49    166s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:58:49    166s] Total number of fetched objects 47
[02/20 13:58:49    166s] AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
[02/20 13:58:49    166s] End delay calculation. (MEM=1640.79 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:49    166s] End delay calculation (fullDC). (MEM=1640.79 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:58:49    166s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1640.8M) ***
[02/20 13:58:49    166s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:46 mem=1640.8M)
[02/20 13:58:49    166s] End AAE Lib Interpolated Model. (MEM=1640.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:49    166s] ** Profile ** Start :  cpu=0:00:00.0, mem=1640.8M
[02/20 13:58:49    166s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1640.8M
[02/20 13:58:49    166s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.075, MEM:1640.8M
[02/20 13:58:49    166s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1640.8M
[02/20 13:58:49    166s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1640.8M
[02/20 13:58:49    166s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1656.1M
[02/20 13:58:49    166s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1656.1M
[02/20 13:58:49    166s] **optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1301.4M, totSessionCpu=0:02:47 **
[02/20 13:58:49    166s] **optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1301.4M, totSessionCpu=0:02:47 **
[02/20 13:58:49    166s] Executing marking Critical Nets1
[02/20 13:58:49    166s] *** Timing Is met
[02/20 13:58:49    166s] *** Check timing (0:00:00.0)
[02/20 13:58:49    166s] Running postRoute recovery in postEcoRoute mode
[02/20 13:58:49    166s] **optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1301.4M, totSessionCpu=0:02:47 **
[02/20 13:58:49    166s]   Timing/DRV Snapshot: (TGT)
[02/20 13:58:49    166s]      Weighted WNS: 0.000
[02/20 13:58:49    166s]       All  PG WNS: 0.000
[02/20 13:58:49    166s]       High PG WNS: 0.000
[02/20 13:58:49    166s]       All  PG TNS: 0.000
[02/20 13:58:49    166s]       High PG TNS: 0.000
[02/20 13:58:49    166s]          Tran DRV: 0
[02/20 13:58:49    166s]           Cap DRV: 0
[02/20 13:58:49    166s]        Fanout DRV: 0
[02/20 13:58:49    166s]            Glitch: 0
[02/20 13:58:49    166s]    Category Slack: { [L, 0.351] [H, 0.351] }
[02/20 13:58:49    166s] 
[02/20 13:58:49    166s] Checking setup slack degradation ...
[02/20 13:58:49    166s] 
[02/20 13:58:49    166s] Recovery Manager:
[02/20 13:58:49    166s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.145) - Skip
[02/20 13:58:49    166s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.073) - Skip
[02/20 13:58:49    166s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/20 13:58:49    166s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/20 13:58:49    166s] 
[02/20 13:58:49    166s] Checking DRV degradation...
[02/20 13:58:49    166s] 
[02/20 13:58:49    166s] Recovery Manager:
[02/20 13:58:49    166s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/20 13:58:49    166s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/20 13:58:49    166s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/20 13:58:49    166s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/20 13:58:49    166s] 
[02/20 13:58:49    166s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/20 13:58:49    166s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1618.05M, totSessionCpu=0:02:47).
[02/20 13:58:49    166s] **optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1301.4M, totSessionCpu=0:02:47 **
[02/20 13:58:49    166s] 
[02/20 13:58:49    166s] Latch borrow mode reset to max_borrow
[02/20 13:58:50    166s] <optDesign CMD> Restore Using all VT Cells
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Begin Power Analysis
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s]              0V	    VSS
[02/20 13:58:50    166s]            0.9V	    VDD
[02/20 13:58:50    166s] Begin Processing Timing Library for Power Calculation
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Begin Processing Timing Library for Power Calculation
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Begin Processing Power Net/Grid for Power Calculation
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.73MB/2767.64MB/1367.51MB)
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Begin Processing Timing Window Data for Power Calculation
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.73MB/2767.64MB/1367.51MB)
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Begin Processing User Attributes
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.73MB/2767.64MB/1367.51MB)
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Begin Processing Signal Activity
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.73MB/2767.64MB/1367.51MB)
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Begin Power Computation
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s]       ----------------------------------------------------------
[02/20 13:58:50    166s]       # of cell(s) missing both power/leakage table: 0
[02/20 13:58:50    166s]       # of cell(s) missing power table: 0
[02/20 13:58:50    166s]       # of cell(s) missing leakage table: 0
[02/20 13:58:50    166s]       # of MSMV cell(s) missing power_level: 0
[02/20 13:58:50    166s]       ----------------------------------------------------------
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.75MB/2767.64MB/1367.51MB)
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Begin Processing User Attributes
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.75MB/2767.64MB/1367.51MB)
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1301.75MB/2767.64MB/1367.51MB)
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] *



[02/20 13:58:50    166s] Total Power
[02/20 13:58:50    166s] -----------------------------------------------------------------------------------------
[02/20 13:58:50    166s] Total Internal Power:        0.12435807 	   93.1064%
[02/20 13:58:50    166s] Total Switching Power:       0.00661988 	    4.9563%
[02/20 13:58:50    166s] Total Leakage Power:         0.00258753 	    1.9373%
[02/20 13:58:50    166s] Total Power:                 0.13356549
[02/20 13:58:50    166s] -----------------------------------------------------------------------------------------
[02/20 13:58:50    166s] Processing average sequential pin duty cycle 
[02/20 13:58:50    166s] **optDesign ... cpu = 0:00:26, real = 0:00:29, mem = 1301.8M, totSessionCpu=0:02:47 **
[02/20 13:58:50    166s] cleaningup cpe interface
[02/20 13:58:50    166s] Reported timing to dir ./timingReports
[02/20 13:58:50    166s] **optDesign ... cpu = 0:00:26, real = 0:00:29, mem = 1290.8M, totSessionCpu=0:02:47 **
[02/20 13:58:50    166s] End AAE Lib Interpolated Model. (MEM=1618.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:50    166s] Begin: glitch net info
[02/20 13:58:50    166s] glitch slack range: number of glitch nets
[02/20 13:58:50    166s] glitch slack < -0.32 : 0
[02/20 13:58:50    166s] -0.32 < glitch slack < -0.28 : 0
[02/20 13:58:50    166s] -0.28 < glitch slack < -0.24 : 0
[02/20 13:58:50    166s] -0.24 < glitch slack < -0.2 : 0
[02/20 13:58:50    166s] -0.2 < glitch slack < -0.16 : 0
[02/20 13:58:50    166s] -0.16 < glitch slack < -0.12 : 0
[02/20 13:58:50    166s] -0.12 < glitch slack < -0.08 : 0
[02/20 13:58:50    166s] -0.08 < glitch slack < -0.04 : 0
[02/20 13:58:50    166s] -0.04 < glitch slack : 0
[02/20 13:58:50    166s] End: glitch net info
[02/20 13:58:50    166s] ** Profile ** Start :  cpu=0:00:00.0, mem=1618.1M
[02/20 13:58:50    166s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1618.1M
[02/20 13:58:50    166s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.089, MEM:1618.1M
[02/20 13:58:50    166s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1618.1M
[02/20 13:58:50    166s] End AAE Lib Interpolated Model. (MEM=1618.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:50    166s] **INFO: Starting Blocking QThread with 1 CPU
[02/20 13:58:50    166s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/20 13:58:50    166s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[02/20 13:58:50    166s] Starting delay calculation for Hold views
[02/20 13:58:50    166s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:58:50    166s] #################################################################################
[02/20 13:58:50    166s] # Design Stage: PostRoute
[02/20 13:58:50    166s] # Design Name: add
[02/20 13:58:50    166s] # Design Mode: 65nm
[02/20 13:58:50    166s] # Analysis Mode: MMMC OCV 
[02/20 13:58:50    166s] # Parasitics Mode: SPEF/RCDB
[02/20 13:58:50    166s] # Signoff Settings: SI On 
[02/20 13:58:50    166s] #################################################################################
[02/20 13:58:50    166s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:58:50    166s] Setting infinite Tws ...
[02/20 13:58:50    166s] First Iteration Infinite Tw... 
[02/20 13:58:50    166s] Calculate late delays in OCV mode...
[02/20 13:58:50    166s] Calculate early delays in OCV mode...
[02/20 13:58:50    166s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/20 13:58:50    166s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/20 13:58:50    166s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/20 13:58:50    166s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:50    166s] Total number of fetched objects 47
[02/20 13:58:50    166s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:58:50    166s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:50    166s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:50    166s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
[02/20 13:58:50    166s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 0.0M) ***
[02/20 13:58:50    166s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/20 13:58:50    166s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:58:50    166s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/20 13:58:50    166s] Starting SI iteration 2
[02/20 13:58:50    166s] Calculate late delays in OCV mode...
[02/20 13:58:50    166s] Calculate early delays in OCV mode...
[02/20 13:58:50    166s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/20 13:58:50    166s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:58:50    166s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:58:50    166s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:58:50    166s] Total number of fetched objects 47
[02/20 13:58:50    166s] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/20 13:58:50    166s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:58:50    166s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:58:50    166s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[02/20 13:58:50    166s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)
[02/20 13:58:50    166s] ** Profile ** Overall slacks :  cpu=0:00:01.0, mem=0.0M
[02/20 13:58:50    166s] ** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M
[02/20 13:58:50    166s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M
[02/20 13:58:50    166s] 
[02/20 13:58:50    166s] =============================================================================================
[02/20 13:58:50    166s]  Step TAT Report for QThreadWorker #1
[02/20 13:58:50    166s] =============================================================================================
[02/20 13:58:50    166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:50    166s] ---------------------------------------------------------------------------------------------
[02/20 13:58:50    166s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:50    166s] [ TimingUpdate           ]      1   0:00:00.0  (   1.4 % )     0:00:01.0 /  0:00:01.0    1.0
[02/20 13:58:50    166s] [ FullDelayCalc          ]      1   0:00:00.9  (  83.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/20 13:58:50    166s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[02/20 13:58:50    166s] [ GenerateReports        ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.7
[02/20 13:58:50    166s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.4
[02/20 13:58:50    166s] [ MISC                   ]          0:00:00.1  (  10.5 % )     0:00:00.1 /  0:00:00.1    0.9
[02/20 13:58:50    166s] ---------------------------------------------------------------------------------------------
[02/20 13:58:50    166s]  QThreadWorker #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:58:50    166s] ---------------------------------------------------------------------------------------------
[02/20 13:58:50    166s] 
[02/20 13:58:51    166s]  
_______________________________________________________________________
[02/20 13:58:51    166s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1628.1M
[02/20 13:58:51    166s] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1620.1M
[02/20 13:58:53    166s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1618.1M
[02/20 13:58:53    166s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  0.190  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1618.1M
[02/20 13:58:53    166s] *** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:03.0, MEM=1618.1M
[02/20 13:58:53    166s] **optDesign ... cpu = 0:00:26, real = 0:00:32, mem = 1289.1M, totSessionCpu=0:02:47 **
[02/20 13:58:53    166s]  ReSet Options after AAE Based Opt flow 
[02/20 13:58:53    166s] *** Finished optDesign ***
[02/20 13:58:53    166s] cleaningup cpe interface
[02/20 13:58:53    166s] cleaningup cpe interface
[02/20 13:58:53    166s] 
[02/20 13:58:53    166s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:31.7 real=0:00:37.6)
[02/20 13:58:53    166s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:58:53    166s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.3 real=0:00:02.3)
[02/20 13:58:53    166s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.4 real=0:00:02.3)
[02/20 13:58:53    166s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:58:53    166s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[02/20 13:58:53    166s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[02/20 13:58:53    166s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[02/20 13:58:53    166s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:03.5 real=0:00:04.6)
[02/20 13:58:53    166s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[02/20 13:58:53    166s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[02/20 13:58:53    166s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[02/20 13:58:53    166s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:58:53    166s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:58:53    166s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:58:53    166s] Info: pop threads available for lower-level modules during optimization.
[02/20 13:58:53    166s] Deleting Lib Analyzer.
[02/20 13:58:53    166s] Info: Destroy the CCOpt slew target map.
[02/20 13:58:53    166s] clean pInstBBox. size 0
[02/20 13:58:53    167s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/20 13:58:53    167s] All LLGs are deleted
[02/20 13:58:53    167s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1618.1M
[02/20 13:58:53    167s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1618.1M
[02/20 13:58:53    167s] 
[02/20 13:58:53    167s] =============================================================================================
[02/20 13:58:53    167s]  Final TAT Report for optDesign
[02/20 13:58:53    167s] =============================================================================================
[02/20 13:58:53    167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:58:53    167s] ---------------------------------------------------------------------------------------------
[02/20 13:58:53    167s] [ DrvOpt                 ]      1   0:00:04.7  (  14.8 % )     0:00:04.7 /  0:00:04.7    1.0
[02/20 13:58:53    167s] [ HoldOpt                ]      1   0:00:02.0  (   6.2 % )     0:00:03.3 /  0:00:02.1    0.6
[02/20 13:58:53    167s] [ ClockDrv               ]      1   0:00:01.2  (   3.8 % )     0:00:01.2 /  0:00:01.2    1.0
[02/20 13:58:53    167s] [ PowerOpt               ]      1   0:00:01.0  (   3.2 % )     0:00:01.0 /  0:00:01.0    1.0
[02/20 13:58:53    167s] [ ViewPruning            ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:58:53    167s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:53    167s] [ RefinePlace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:53    167s] [ LayerAssignment        ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/20 13:58:53    167s] [ EcoRoute               ]      1   0:00:03.0  (   9.3 % )     0:00:03.0 /  0:00:03.0    1.0
[02/20 13:58:53    167s] [ ExtractRC              ]      2   0:00:02.1  (   6.4 % )     0:00:02.1 /  0:00:01.1    0.5
[02/20 13:58:53    167s] [ TimingUpdate           ]     16   0:00:00.1  (   0.2 % )     0:00:02.1 /  0:00:02.1    1.0
[02/20 13:58:53    167s] [ FullDelayCalc          ]      2   0:00:02.1  (   6.5 % )     0:00:02.1 /  0:00:02.1    1.0
[02/20 13:58:53    167s] [ QThreadMaster          ]      3   0:00:03.3  (  10.3 % )     0:00:03.3 /  0:00:00.1    0.0
[02/20 13:58:53    167s] [ OptSummaryReport       ]      7   0:00:00.7  (   2.2 % )     0:00:03.6 /  0:00:00.8    0.2
[02/20 13:58:53    167s] [ TimingReport           ]      7   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:58:53    167s] [ DrvReport              ]      7   0:00:01.6  (   4.9 % )     0:00:01.6 /  0:00:00.0    0.0
[02/20 13:58:53    167s] [ PowerReport            ]      3   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/20 13:58:53    167s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[02/20 13:58:53    167s] [ PropagateActivity      ]      1   0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:00.8    1.0
[02/20 13:58:53    167s] [ MISC                   ]          0:00:08.8  (  27.5 % )     0:00:08.8 /  0:00:08.6    1.0
[02/20 13:58:53    167s] ---------------------------------------------------------------------------------------------
[02/20 13:58:53    167s]  optDesign TOTAL                    0:00:31.9  ( 100.0 % )     0:00:31.9 /  0:00:25.9    0.8
[02/20 13:58:53    167s] ---------------------------------------------------------------------------------------------
[02/20 13:58:53    167s] 
[02/20 13:58:53    167s] Deleting Cell Server ...
[02/20 13:58:53    167s] <CMD> optDesign -postRoute -drv
[02/20 13:58:53    167s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1277.2M, totSessionCpu=0:02:47 **
[02/20 13:58:53    167s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/20 13:58:53    167s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/20 13:58:53    167s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:58:53    167s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:58:53    167s] Summary for sequential cells identification: 
[02/20 13:58:53    167s]   Identified SBFF number: 199
[02/20 13:58:53    167s]   Identified MBFF number: 0
[02/20 13:58:53    167s]   Identified SB Latch number: 0
[02/20 13:58:53    167s]   Identified MB Latch number: 0
[02/20 13:58:53    167s]   Not identified SBFF number: 0
[02/20 13:58:53    167s]   Not identified MBFF number: 0
[02/20 13:58:53    167s]   Not identified SB Latch number: 0
[02/20 13:58:53    167s]   Not identified MB Latch number: 0
[02/20 13:58:53    167s]   Number of sequential cells which are not FFs: 104
[02/20 13:58:53    167s]  Visiting view : WC_VIEW
[02/20 13:58:53    167s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[02/20 13:58:53    167s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:58:53    167s]  Visiting view : BC_VIEW
[02/20 13:58:53    167s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[02/20 13:58:53    167s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:58:53    167s]  Setting StdDelay to 14.50
[02/20 13:58:53    167s] Creating Cell Server, finished. 
[02/20 13:58:53    167s] 
[02/20 13:58:53    167s] Need call spDPlaceInit before registerPrioInstLoc.
[02/20 13:58:53    167s] GigaOpt running with 1 threads.
[02/20 13:58:53    167s] Info: 1 threads available for lower-level modules during optimization.
[02/20 13:58:53    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:1614.1M
[02/20 13:58:53    167s] z: 2, totalTracks: 1
[02/20 13:58:53    167s] z: 4, totalTracks: 1
[02/20 13:58:53    167s] z: 6, totalTracks: 1
[02/20 13:58:53    167s] z: 8, totalTracks: 1
[02/20 13:58:53    167s] #spOpts: N=65 mergeVia=F 
[02/20 13:58:53    167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1614.1M
[02/20 13:58:53    167s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1614.1M
[02/20 13:58:53    167s] Core basic site is core
[02/20 13:58:53    167s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:58:53    167s] SiteArray: use 12,288 bytes
[02/20 13:58:53    167s] SiteArray: current memory after site array memory allocation 1614.1M
[02/20 13:58:53    167s] SiteArray: FP blocked sites are writable
[02/20 13:58:53    167s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:58:53    167s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1614.1M
[02/20 13:58:53    167s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:58:53    167s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1614.1M
[02/20 13:58:53    167s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.073, MEM:1614.1M
[02/20 13:58:53    167s] OPERPROF:     Starting CMU at level 3, MEM:1614.1M
[02/20 13:58:53    167s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1614.1M
[02/20 13:58:53    167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.074, MEM:1614.1M
[02/20 13:58:53    167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1614.1MB).
[02/20 13:58:53    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.085, MEM:1614.1M
[02/20 13:58:53    167s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:58:53    167s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[02/20 13:58:53    167s] 	Cell FILL1_LL, site bcore.
[02/20 13:58:53    167s] 	Cell FILL_NW_HH, site bcore.
[02/20 13:58:53    167s] 	Cell FILL_NW_LL, site bcore.
[02/20 13:58:53    167s] 	Cell LVLLHCD1, site bcore.
[02/20 13:58:53    167s] 	Cell LVLLHCD2, site bcore.
[02/20 13:58:53    167s] 	Cell LVLLHCD4, site bcore.
[02/20 13:58:53    167s] 	Cell LVLLHCD8, site bcore.
[02/20 13:58:53    167s] 	Cell LVLLHD1, site bcore.
[02/20 13:58:53    167s] 	Cell LVLLHD2, site bcore.
[02/20 13:58:53    167s] 	Cell LVLLHD4, site bcore.
[02/20 13:58:53    167s] 	Cell LVLLHD8, site bcore.
[02/20 13:58:53    167s] .
[02/20 13:58:53    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1614.1M
[02/20 13:58:53    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1614.1M
[02/20 13:58:53    167s] 
[02/20 13:58:53    167s] Creating Lib Analyzer ...
[02/20 13:58:53    167s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:58:53    167s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:58:53    167s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:58:53    167s] 
[02/20 13:58:54    168s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:48 mem=1636.1M
[02/20 13:58:54    168s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:48 mem=1636.1M
[02/20 13:58:54    168s] Creating Lib Analyzer, finished. 
[02/20 13:58:54    168s] Effort level <high> specified for reg2reg path_group
[02/20 13:58:54    168s]              0V	    VSS
[02/20 13:58:54    168s]            0.9V	    VDD
[02/20 13:58:54    168s] Processing average sequential pin duty cycle 
[02/20 13:58:54    168s] Processing average sequential pin duty cycle 
[02/20 13:58:54    168s] Initializing cpe interface
[02/20 13:58:56    170s] Processing average sequential pin duty cycle 
[02/20 13:58:59    173s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1353.8M, totSessionCpu=0:02:53 **
[02/20 13:58:59    173s] Existing Dirty Nets : 0
[02/20 13:58:59    173s] New Signature Flow (optDesignCheckOptions) ....
[02/20 13:58:59    173s] #Taking db snapshot
[02/20 13:58:59    173s] #Taking db snapshot ... done
[02/20 13:58:59    173s] OPERPROF: Starting checkPlace at level 1, MEM:1672.7M
[02/20 13:58:59    173s] z: 2, totalTracks: 1
[02/20 13:58:59    173s] z: 4, totalTracks: 1
[02/20 13:58:59    173s] z: 6, totalTracks: 1
[02/20 13:58:59    173s] z: 8, totalTracks: 1
[02/20 13:58:59    173s] #spOpts: N=65 
[02/20 13:58:59    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1672.7M
[02/20 13:58:59    173s] Begin checking placement ... (start mem=1672.7M, init mem=1672.7M)
[02/20 13:58:59    173s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1672.7M
[02/20 13:58:59    173s] *info: Placed = 83            
[02/20 13:58:59    173s] *info: Unplaced = 0           
[02/20 13:58:59    173s] Placement Density:97.31%(364/374)
[02/20 13:58:59    173s] Placement Density (including fixed std cells):97.31%(364/374)
[02/20 13:58:59    173s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1672.7M
[02/20 13:58:59    173s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1672.7M)
[02/20 13:58:59    173s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.086, MEM:1672.7M
[02/20 13:58:59    173s]  Initial DC engine is -> aae
[02/20 13:58:59    173s]  
[02/20 13:58:59    173s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/20 13:58:59    173s]  
[02/20 13:58:59    173s]  
[02/20 13:58:59    173s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/20 13:58:59    173s]  
[02/20 13:58:59    173s] Reset EOS DB
[02/20 13:58:59    173s] Ignoring AAE DB Resetting ...
[02/20 13:58:59    173s]  Set Options for AAE Based Opt flow 
[02/20 13:58:59    173s] *** optDesign -postRoute ***
[02/20 13:58:59    173s] DRC Margin: user margin 0.0; extra margin 0
[02/20 13:58:59    173s] Setup Target Slack: user slack 0
[02/20 13:58:59    173s] Hold Target Slack: user slack 0
[02/20 13:58:59    173s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/20 13:58:59    173s] All LLGs are deleted
[02/20 13:58:59    173s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1672.7M
[02/20 13:58:59    173s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.072, MEM:1672.7M
[02/20 13:58:59    173s] Include MVT Delays for Hold Opt
[02/20 13:58:59    173s] Deleting Cell Server ...
[02/20 13:58:59    173s] Deleting Lib Analyzer.
[02/20 13:58:59    173s] ** INFO : this run is activating 'postRoute' automaton
[02/20 13:58:59    173s] 
[02/20 13:58:59    173s] Power view               = WC_VIEW
[02/20 13:58:59    173s] Number of VT partitions  = 2
[02/20 13:58:59    173s] Standard cells in design = 811
[02/20 13:58:59    173s] Instances in design      = 28
[02/20 13:58:59    173s] 
[02/20 13:58:59    173s] Instance distribution across the VT partitions:
[02/20 13:58:59    173s] 
[02/20 13:58:59    173s]  LVT : inst = 0 (0.0%), cells = 335 (41.31%)
[02/20 13:58:59    173s]    Lib tcbn65gpluswc        : inst = 0 (0.0%)
[02/20 13:58:59    173s] 
[02/20 13:58:59    173s]  HVT : inst = 28 (100.0%), cells = 461 (56.84%)
[02/20 13:58:59    173s]    Lib tcbn65gpluswc        : inst = 28 (100.0%)
[02/20 13:58:59    173s] 
[02/20 13:58:59    173s] Reporting took 0 sec
[02/20 13:58:59    173s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1672.715M)
[02/20 13:58:59    173s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/20 13:58:59    173s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/20 13:58:59    173s] PostRoute (effortLevel low) RC Extraction called for design add.
[02/20 13:58:59    173s] RC Extraction called in multi-corner(2) mode.
[02/20 13:58:59    173s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:58:59    173s] Process corner(s) are loaded.
[02/20 13:58:59    173s]  Corner: Cmax
[02/20 13:58:59    173s]  Corner: Cmin
[02/20 13:58:59    173s] extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
[02/20 13:58:59    173s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/20 13:58:59    173s]       RC Corner Indexes            0       1   
[02/20 13:58:59    173s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:58:59    173s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/20 13:58:59    173s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:59    173s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:59    173s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:58:59    173s] Shrink Factor                : 1.00000
[02/20 13:58:59    173s] LayerId::1 widthSet size::4
[02/20 13:58:59    173s] LayerId::2 widthSet size::4
[02/20 13:58:59    173s] LayerId::3 widthSet size::4
[02/20 13:58:59    173s] LayerId::4 widthSet size::4
[02/20 13:58:59    173s] LayerId::5 widthSet size::4
[02/20 13:58:59    173s] LayerId::6 widthSet size::4
[02/20 13:58:59    173s] LayerId::7 widthSet size::4
[02/20 13:58:59    173s] LayerId::8 widthSet size::4
[02/20 13:58:59    173s] Initializing multi-corner capacitance tables ... 
[02/20 13:58:59    173s] Initializing multi-corner resistance tables ...
[02/20 13:58:59    173s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:58:59    173s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1661.7M)
[02/20 13:59:00    173s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for storing RC.
[02/20 13:59:00    173s] Extracted 10.4839% (CPU Time= 0:00:00.1  MEM= 1689.7M)
[02/20 13:59:00    173s] Extracted 20.5645% (CPU Time= 0:00:00.1  MEM= 1713.7M)
[02/20 13:59:00    173s] Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1713.7M)
[02/20 13:59:00    173s] Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1713.7M)
[02/20 13:59:00    173s] Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1713.7M)
[02/20 13:59:00    173s] Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1713.7M)
[02/20 13:59:00    173s] Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1713.7M)
[02/20 13:59:00    173s] Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1713.7M)
[02/20 13:59:00    173s] Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1713.7M)
[02/20 13:59:00    173s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1713.7M)
[02/20 13:59:00    173s] Number of Extracted Resistors     : 516
[02/20 13:59:00    173s] Number of Extracted Ground Cap.   : 507
[02/20 13:59:00    173s] Number of Extracted Coupling Cap. : 288
[02/20 13:59:00    173s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1682.461M)
[02/20 13:59:00    173s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/20 13:59:00    173s]  Corner: Cmax
[02/20 13:59:00    173s]  Corner: Cmin
[02/20 13:59:00    173s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1682.5M)
[02/20 13:59:00    173s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb_Filter.rcdb.d' for storing RC.
[02/20 13:59:00    173s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1690.461M)
[02/20 13:59:00    173s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1690.461M)
[02/20 13:59:00    173s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1690.461M)
[02/20 13:59:00    173s] processing rcdb (/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d) for hinst (top) of cell (add);
[02/20 13:59:00    174s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 0 access done (mem: 1690.461M)
[02/20 13:59:00    174s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1690.461M)
[02/20 13:59:00    174s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1690.461M)
[02/20 13:59:00    174s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1672.734M)
[02/20 13:59:00    174s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1672.7M)
[02/20 13:59:00    174s] LayerId::1 widthSet size::4
[02/20 13:59:00    174s] LayerId::2 widthSet size::4
[02/20 13:59:00    174s] LayerId::3 widthSet size::4
[02/20 13:59:00    174s] LayerId::4 widthSet size::4
[02/20 13:59:00    174s] LayerId::5 widthSet size::4
[02/20 13:59:00    174s] LayerId::6 widthSet size::4
[02/20 13:59:00    174s] LayerId::7 widthSet size::4
[02/20 13:59:00    174s] LayerId::8 widthSet size::4
[02/20 13:59:00    174s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:01    174s] Initializing multi-corner resistance tables ...
[02/20 13:59:01    174s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:01    174s] Starting delay calculation for Setup views
[02/20 13:59:01    174s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:59:01    174s] #################################################################################
[02/20 13:59:01    174s] # Design Stage: PostRoute
[02/20 13:59:01    174s] # Design Name: add
[02/20 13:59:01    174s] # Design Mode: 65nm
[02/20 13:59:01    174s] # Analysis Mode: MMMC OCV 
[02/20 13:59:01    174s] # Parasitics Mode: SPEF/RCDB
[02/20 13:59:01    174s] # Signoff Settings: SI On 
[02/20 13:59:01    174s] #################################################################################
[02/20 13:59:01    174s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:59:01    174s] Setting infinite Tws ...
[02/20 13:59:01    174s] First Iteration Infinite Tw... 
[02/20 13:59:01    174s] Calculate early delays in OCV mode...
[02/20 13:59:01    174s] Calculate late delays in OCV mode...
[02/20 13:59:01    174s] Topological Sorting (REAL = 0:00:00.0, MEM = 1670.7M, InitMEM = 1670.7M)
[02/20 13:59:01    174s] Start delay calculation (fullDC) (1 T). (MEM=1670.73)
[02/20 13:59:01    175s] End AAE Lib Interpolated Model. (MEM=1682.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:01    175s] Total number of fetched objects 47
[02/20 13:59:01    175s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:59:01    175s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:01    175s] End delay calculation. (MEM=1730.03 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:01    175s] End delay calculation (fullDC). (MEM=1730.03 CPU=0:00:00.3 REAL=0:00:00.0)
[02/20 13:59:01    175s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1730.0M) ***
[02/20 13:59:01    175s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1730.0M)
[02/20 13:59:01    175s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:59:01    175s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1730.0M)
[02/20 13:59:01    175s] Starting SI iteration 2
[02/20 13:59:01    175s] Calculate early delays in OCV mode...
[02/20 13:59:01    175s] Calculate late delays in OCV mode...
[02/20 13:59:01    175s] Start delay calculation (fullDC) (1 T). (MEM=1665.14)
[02/20 13:59:02    175s] End AAE Lib Interpolated Model. (MEM=1665.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:02    175s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:59:02    175s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:59:02    175s] Total number of fetched objects 47
[02/20 13:59:02    175s] AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
[02/20 13:59:02    175s] End delay calculation. (MEM=1671.3 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:02    175s] End delay calculation (fullDC). (MEM=1671.3 CPU=0:00:00.1 REAL=0:00:01.0)
[02/20 13:59:02    175s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1671.3M) ***
[02/20 13:59:02    175s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:55 mem=1671.3M)
[02/20 13:59:02    175s] End AAE Lib Interpolated Model. (MEM=1671.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:02    175s] ** Profile ** Start :  cpu=0:00:00.0, mem=1671.3M
[02/20 13:59:02    175s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1671.3M
[02/20 13:59:02    175s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:1671.3M
[02/20 13:59:02    175s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1671.3M
[02/20 13:59:02    175s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1671.3M
[02/20 13:59:02    175s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1686.6M
[02/20 13:59:02    175s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1686.6M
[02/20 13:59:02    175s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1336.7M, totSessionCpu=0:02:55 **
[02/20 13:59:02    175s] Setting latch borrow mode to budget during optimization.
[02/20 13:59:02    175s] Info: Done creating the CCOpt slew target map.
[02/20 13:59:02    175s] Glitch fixing enabled
[02/20 13:59:02    175s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:59:02    175s] optDesignOneStep: Power Flow
[02/20 13:59:02    175s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:59:02    175s] Running CCOpt-PRO on entire clock network
[02/20 13:59:02    175s] Net route status summary:
[02/20 13:59:02    175s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:59:02    175s]   Non-clock:    48 (unrouted=2, trialRouted=0, noStatus=0, routed=46, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:59:02    175s] Clock tree cells fixed by user: 0 out of 0
[02/20 13:59:02    175s] PRO...
[02/20 13:59:02    175s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/20 13:59:02    175s] Initializing clock structures...
[02/20 13:59:02    175s]   Creating own balancer
[02/20 13:59:02    175s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/20 13:59:02    175s]   Removing CTS place status from clock tree and sinks.
[02/20 13:59:02    175s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/20 13:59:02    175s]   Initializing legalizer
[02/20 13:59:02    175s]   Using cell based legalization.
[02/20 13:59:02    175s] OPERPROF: Starting DPlace-Init at level 1, MEM:1658.1M
[02/20 13:59:02    175s] z: 2, totalTracks: 1
[02/20 13:59:02    175s] z: 4, totalTracks: 1
[02/20 13:59:02    175s] z: 6, totalTracks: 1
[02/20 13:59:02    175s] z: 8, totalTracks: 1
[02/20 13:59:02    175s] #spOpts: N=65 mergeVia=F 
[02/20 13:59:02    175s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1658.1M
[02/20 13:59:02    175s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.072, MEM:1658.1M
[02/20 13:59:02    175s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1658.1MB).
[02/20 13:59:02    175s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.079, MEM:1658.1M
[02/20 13:59:02    175s] (I)       Load db... (mem=1658.1M)
[02/20 13:59:02    175s] (I)       Read data from FE... (mem=1658.1M)
[02/20 13:59:02    175s] (I)       Read nodes and places... (mem=1658.1M)
[02/20 13:59:02    175s] (I)       Number of ignored instance 0
[02/20 13:59:02    175s] (I)       Number of inbound cells 0
[02/20 13:59:02    175s] (I)       numMoveCells=83, numMacros=0  numPads=19  numMultiRowHeightInsts=0
[02/20 13:59:02    175s] (I)       cell height: 3600, count: 83
[02/20 13:59:02    175s] (I)       Done Read nodes and places (cpu=0.010s, mem=1658.1M)
[02/20 13:59:02    175s] (I)       Read rows... (mem=1658.1M)
[02/20 13:59:02    175s] (I)       Done Read rows (cpu=0.000s, mem=1658.1M)
[02/20 13:59:02    175s] (I)       Done Read data from FE (cpu=0.010s, mem=1658.1M)
[02/20 13:59:02    175s] (I)       Done Load db (cpu=0.010s, mem=1658.1M)
[02/20 13:59:02    175s] (I)       Constructing placeable region... (mem=1658.1M)
[02/20 13:59:02    175s] (I)       Constructing bin map
[02/20 13:59:02    175s] (I)       Initialize bin information with width=36000 height=36000
[02/20 13:59:02    175s] (I)       Done constructing bin map
[02/20 13:59:02    175s] (I)       Removing 0 blocked bin with high fixed inst density
[02/20 13:59:02    175s] (I)       Compute region effective width... (mem=1658.1M)
[02/20 13:59:02    175s] (I)       Done Compute region effective width (cpu=0.000s, mem=1658.1M)
[02/20 13:59:02    175s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1658.1M)
[02/20 13:59:02    175s]   Reconstructing clock tree datastructures...
[02/20 13:59:02    175s]     Validating CTS configuration...
[02/20 13:59:02    175s]     Checking module port directions...
[02/20 13:59:02    175s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:02    175s]     Non-default CCOpt properties:
[02/20 13:59:02    175s]     adjacent_rows_legal: true (default: false)
[02/20 13:59:02    175s]     allow_non_fterm_identical_swaps: 0 (default: true)
[02/20 13:59:02    175s]     cell_density is set for at least one key
[02/20 13:59:02    175s]     cell_halo_rows: 0 (default: 1)
[02/20 13:59:02    175s]     cell_halo_sites: 0 (default: 4)
[02/20 13:59:02    175s]     clock_nets_detailed_routed: 1 (default: false)
[02/20 13:59:02    175s]     cloning_copy_activity: 1 (default: false)
[02/20 13:59:02    175s]     force_design_routing_status: 1 (default: auto)
[02/20 13:59:02    175s]     primary_delay_corner: WC (default: )
[02/20 13:59:02    175s]     route_type is set for at least one key
[02/20 13:59:02    175s]     target_insertion_delay is set for at least one key
[02/20 13:59:02    175s]     target_skew is set for at least one key
[02/20 13:59:02    175s]     target_skew_wire is set for at least one key
[02/20 13:59:02    175s]     update_io_latency: 0 (default: true)
[02/20 13:59:02    175s]     Route type trimming info:
[02/20 13:59:02    175s]       No route type modifications were made.
[02/20 13:59:02    175s]     Accumulated time to calculate placeable region: 0.01
[02/20 13:59:02    175s] (I)       Initializing Steiner engine. 
[02/20 13:59:02    175s] End AAE Lib Interpolated Model. (MEM=1658.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:02    175s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[02/20 13:59:02    175s]     Original list had 9 cells:
[02/20 13:59:02    175s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:59:02    175s]     Library trimming was not able to trim any cells:
[02/20 13:59:02    175s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:59:02    175s]     Accumulated time to calculate placeable region: 0.01
[02/20 13:59:02    175s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[02/20 13:59:02    175s]     Original list had 8 cells:
[02/20 13:59:02    175s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:59:02    175s]     Library trimming was not able to trim any cells:
[02/20 13:59:02    175s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:59:02    175s]     Accumulated time to calculate placeable region: 0.01
[02/20 13:59:03    176s]     Clock tree balancer configuration for clock_tree clk:
[02/20 13:59:03    176s]     Non-default CCOpt properties:
[02/20 13:59:03    176s]       cell_density: 1 (default: 0.75)
[02/20 13:59:03    176s]       route_type (leaf): default_route_type_leaf (default: default)
[02/20 13:59:03    176s]       route_type (trunk): default_route_type_nonleaf (default: default)
[02/20 13:59:03    176s]       route_type (top): default_route_type_nonleaf (default: default)
[02/20 13:59:03    176s]     For power domain auto-default:
[02/20 13:59:03    176s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/20 13:59:03    176s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/20 13:59:03    176s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[02/20 13:59:03    176s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 374.400um^2
[02/20 13:59:03    176s]     Top Routing info:
[02/20 13:59:03    176s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:59:03    176s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/20 13:59:03    176s]     Trunk Routing info:
[02/20 13:59:03    176s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:59:03    176s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/20 13:59:03    176s]     Leaf Routing info:
[02/20 13:59:03    176s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/20 13:59:03    176s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/20 13:59:03    176s]     For timing_corner WC:setup, late and power domain auto-default:
[02/20 13:59:03    176s]       Slew time target (leaf):    0.105ns
[02/20 13:59:03    176s]       Slew time target (trunk):   0.105ns
[02/20 13:59:03    176s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[02/20 13:59:03    176s]       Buffer unit delay: 0.057ns
[02/20 13:59:03    176s]       Buffer max distance: 562.449um
[02/20 13:59:03    176s]     Fastest wire driving cells and distances:
[02/20 13:59:03    176s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[02/20 13:59:03    176s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[02/20 13:59:03    176s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     Logic Sizing Table:
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     ----------------------------------------------------------
[02/20 13:59:03    176s]     Cell    Instance count    Source    Eligible library cells
[02/20 13:59:03    176s]     ----------------------------------------------------------
[02/20 13:59:03    176s]       (empty table)
[02/20 13:59:03    176s]     ----------------------------------------------------------
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     Clock tree balancer configuration for skew_group clk/CON:
[02/20 13:59:03    176s]       Sources:                     pin clk
[02/20 13:59:03    176s]       Total number of sinks:       18
[02/20 13:59:03    176s]       Delay constrained sinks:     18
[02/20 13:59:03    176s]       Non-leaf sinks:              0
[02/20 13:59:03    176s]       Ignore pins:                 0
[02/20 13:59:03    176s]      Timing corner WC:setup.late:
[02/20 13:59:03    176s]       Skew target:                 0.057ns
[02/20 13:59:03    176s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:59:03    176s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:59:03    176s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/20 13:59:03    176s]     Primary reporting skew groups are:
[02/20 13:59:03    176s]     skew_group clk/CON with 18 clock sinks
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     Via Selection for Estimated Routes (rule default):
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     --------------------------------------------------------------
[02/20 13:59:03    176s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[02/20 13:59:03    176s]     Range                  (Ohm)    (fF)     (fs)     Only
[02/20 13:59:03    176s]     --------------------------------------------------------------
[02/20 13:59:03    176s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[02/20 13:59:03    176s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[02/20 13:59:03    176s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[02/20 13:59:03    176s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[02/20 13:59:03    176s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[02/20 13:59:03    176s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[02/20 13:59:03    176s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[02/20 13:59:03    176s]     --------------------------------------------------------------
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     No ideal or dont_touch nets found in the clock tree
[02/20 13:59:03    176s]     No dont_touch hnets found in the clock tree
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     Filtering reasons for cell type: buffer
[02/20 13:59:03    176s]     =======================================
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:59:03    176s]     Clock trees    Power domain    Reason                         Library cells
[02/20 13:59:03    176s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:59:03    176s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[02/20 13:59:03    176s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     Filtering reasons for cell type: inverter
[02/20 13:59:03    176s]     =========================================
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:59:03    176s]     Clock trees    Power domain    Reason                         Library cells
[02/20 13:59:03    176s]     --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:59:03    176s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[02/20 13:59:03    176s]     --------------------------------------------------------------------------------------------------------------------------------
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     
[02/20 13:59:03    176s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[02/20 13:59:03    176s]     CCOpt configuration status: all checks passed.
[02/20 13:59:03    176s]   Reconstructing clock tree datastructures done.
[02/20 13:59:03    176s] Initializing clock structures done.
[02/20 13:59:03    176s] PRO...
[02/20 13:59:03    176s]   PRO active optimizations:
[02/20 13:59:03    176s]    - DRV fixing with cell sizing
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   Detected clock skew data from CTS
[02/20 13:59:03    176s]   Clock tree timing engine global stage delay update for WC:setup.late...
[02/20 13:59:03    176s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:03    176s]   Clock DAG stats PRO initial state:
[02/20 13:59:03    176s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:59:03    176s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:59:03    176s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:59:03    176s]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:59:03    176s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:59:03    176s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:59:03    176s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:59:03    176s]   Clock DAG net violations PRO initial state: none
[02/20 13:59:03    176s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/20 13:59:03    176s]     Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:59:03    176s]   Primary reporting skew groups PRO initial state:
[02/20 13:59:03    176s]     skew_group default.clk/CON: unconstrained
[02/20 13:59:03    176s]         min path sink: y_q_reg_0_/CP
[02/20 13:59:03    176s]         max path sink: out_reg_1_/CP
[02/20 13:59:03    176s]   Skew group summary PRO initial state:
[02/20 13:59:03    176s]     skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:59:03    176s]   Recomputing CTS skew targets...
[02/20 13:59:03    176s]   Resolving skew group constraints...
[02/20 13:59:03    176s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/20 13:59:03    176s]   Resolving skew group constraints done.
[02/20 13:59:03    176s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:03    176s]   Fixing DRVs...
[02/20 13:59:03    176s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/20 13:59:03    176s]   CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   PRO Statistics: Fix DRVs (cell sizing):
[02/20 13:59:03    176s]   =======================================
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   Cell changes by Net Type:
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   -------------------------------------------------------------------------------------------------
[02/20 13:59:03    176s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/20 13:59:03    176s]   -------------------------------------------------------------------------------------------------
[02/20 13:59:03    176s]   top                0            0           0            0                    0                0
[02/20 13:59:03    176s]   trunk              0            0           0            0                    0                0
[02/20 13:59:03    176s]   leaf               0            0           0            0                    0                0
[02/20 13:59:03    176s]   -------------------------------------------------------------------------------------------------
[02/20 13:59:03    176s]   Total              0            0           0            0                    0                0
[02/20 13:59:03    176s]   -------------------------------------------------------------------------------------------------
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/20 13:59:03    176s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   Clock DAG stats PRO after DRV fixing:
[02/20 13:59:03    176s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:59:03    176s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:59:03    176s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:59:03    176s]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:59:03    176s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:59:03    176s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:59:03    176s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:59:03    176s]   Clock DAG net violations PRO after DRV fixing: none
[02/20 13:59:03    176s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[02/20 13:59:03    176s]     Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:59:03    176s]   Primary reporting skew groups PRO after DRV fixing:
[02/20 13:59:03    176s]     skew_group default.clk/CON: unconstrained
[02/20 13:59:03    176s]         min path sink: y_q_reg_0_/CP
[02/20 13:59:03    176s]         max path sink: out_reg_1_/CP
[02/20 13:59:03    176s]   Skew group summary PRO after DRV fixing:
[02/20 13:59:03    176s]     skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:59:03    176s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   Slew Diagnostics: After DRV fixing
[02/20 13:59:03    176s]   ==================================
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   Global Causes:
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   -------------------------------------
[02/20 13:59:03    176s]   Cause
[02/20 13:59:03    176s]   -------------------------------------
[02/20 13:59:03    176s]   DRV fixing with buffering is disabled
[02/20 13:59:03    176s]   -------------------------------------
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   Top 5 overslews:
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   ---------------------------------
[02/20 13:59:03    176s]   Overslew    Causes    Driving Pin
[02/20 13:59:03    176s]   ---------------------------------
[02/20 13:59:03    176s]     (empty table)
[02/20 13:59:03    176s]   ---------------------------------
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   -------------------
[02/20 13:59:03    176s]   Cause    Occurences
[02/20 13:59:03    176s]   -------------------
[02/20 13:59:03    176s]     (empty table)
[02/20 13:59:03    176s]   -------------------
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   Violation diagnostics counts from the 0 nodes that have violations:
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   -------------------
[02/20 13:59:03    176s]   Cause    Occurences
[02/20 13:59:03    176s]   -------------------
[02/20 13:59:03    176s]     (empty table)
[02/20 13:59:03    176s]   -------------------
[02/20 13:59:03    176s]   
[02/20 13:59:03    176s]   Reconnecting optimized routes...
[02/20 13:59:03    176s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:03    176s]   Set dirty flag on 0 insts, 0 nets
[02/20 13:59:03    176s]   Clock tree timing engine global stage delay update for WC:setup.late...
[02/20 13:59:03    176s] End AAE Lib Interpolated Model. (MEM=1699.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:03    176s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:03    176s]   Clock DAG stats PRO final:
[02/20 13:59:03    176s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/20 13:59:03    176s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/20 13:59:03    176s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[02/20 13:59:03    176s]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/20 13:59:03    176s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.012pF, total=0.012pF
[02/20 13:59:03    176s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=78.200um, total=78.200um
[02/20 13:59:03    176s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/20 13:59:03    176s]   Clock DAG net violations PRO final: none
[02/20 13:59:03    176s]   Clock DAG primary half-corner transition distribution PRO final:
[02/20 13:59:03    176s]     Leaf : target=0.105ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[02/20 13:59:03    176s]   Primary reporting skew groups PRO final:
[02/20 13:59:03    176s]     skew_group default.clk/CON: unconstrained
[02/20 13:59:03    176s]         min path sink: y_q_reg_0_/CP
[02/20 13:59:03    176s]         max path sink: out_reg_1_/CP
[02/20 13:59:03    176s]   Skew group summary PRO final:
[02/20 13:59:03    176s]     skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/20 13:59:03    176s] PRO done.
[02/20 13:59:03    176s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/20 13:59:03    176s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/20 13:59:03    176s] Net route status summary:
[02/20 13:59:03    176s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:59:03    176s]   Non-clock:    48 (unrouted=2, trialRouted=0, noStatus=0, routed=46, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/20 13:59:03    176s] Updating delays...
[02/20 13:59:03    176s] Updating delays done.
[02/20 13:59:03    176s] PRO done. (took cpu=0:00:01.2 real=0:00:01.2)
[02/20 13:59:03    176s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1737.5M
[02/20 13:59:03    176s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1737.5M
[02/20 13:59:03    176s] skipped the cell partition in DRV
[02/20 13:59:03    176s] <optDesign CMD> fixdrv  all VT Cells
[02/20 13:59:03    176s] Leakage Power Opt: re-selecting buf/inv list 
[02/20 13:59:03    176s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/20 13:59:03    176s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:59:03    176s] optDesignOneStep: Power Flow
[02/20 13:59:03    176s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[02/20 13:59:03    176s] **INFO: Start fixing DRV (Mem = 1658.47M) ...
[02/20 13:59:03    176s] Begin: GigaOpt DRV Optimization
[02/20 13:59:03    176s] Glitch fixing enabled
[02/20 13:59:03    176s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[02/20 13:59:03    176s] Info: 1 clock net  excluded from IPO operation.
[02/20 13:59:03    176s] End AAE Lib Interpolated Model. (MEM=1658.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:03    176s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:56.8/0:03:23.4 (0.9), mem = 1658.5M
[02/20 13:59:03    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22464.20
[02/20 13:59:03    176s] (I,S,L,T): WC_VIEW: 0.124716, 0.00661988, 0.00258613, 0.133922
[02/20 13:59:03    176s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/20 13:59:03    176s] ### Creating PhyDesignMc. totSessionCpu=0:02:57 mem=1658.5M
[02/20 13:59:03    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:1658.5M
[02/20 13:59:03    176s] z: 2, totalTracks: 1
[02/20 13:59:03    176s] z: 4, totalTracks: 1
[02/20 13:59:03    176s] z: 6, totalTracks: 1
[02/20 13:59:03    176s] z: 8, totalTracks: 1
[02/20 13:59:03    176s] #spOpts: N=65 mergeVia=F 
[02/20 13:59:03    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1658.5M
[02/20 13:59:03    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1658.5M
[02/20 13:59:03    176s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1658.5MB).
[02/20 13:59:03    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.077, MEM:1658.5M
[02/20 13:59:03    176s] TotalInstCnt at PhyDesignMc Initialization: 28
[02/20 13:59:03    176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:57 mem=1658.5M
[02/20 13:59:03    177s] ### Creating RouteCongInterface, started
[02/20 13:59:03    177s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1788.2M
[02/20 13:59:04    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=1804.2M
[02/20 13:59:04    178s] ### Creating RouteCongInterface, finished
[02/20 13:59:04    178s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/20 13:59:04    178s] 
[02/20 13:59:04    178s] Creating Lib Analyzer ...
[02/20 13:59:04    178s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:59:04    178s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:59:04    178s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:59:04    178s] 
[02/20 13:59:05    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:59 mem=1804.2M
[02/20 13:59:06    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:59 mem=1804.2M
[02/20 13:59:06    179s] Creating Lib Analyzer, finished. 
[02/20 13:59:08    181s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[02/20 13:59:08    181s] **INFO: Disabling fanout fix in postRoute stage.
[02/20 13:59:08    181s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1823.2M
[02/20 13:59:08    181s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1823.2M
[02/20 13:59:08    181s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:59:08    181s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/20 13:59:08    181s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:59:08    181s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/20 13:59:08    181s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:59:08    181s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:59:08    181s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.35|     0.00|       0|       0|       0|  97.31|          |         |
[02/20 13:59:08    181s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/20 13:59:08    181s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.35|     0.00|       0|       0|       0|  97.31| 0:00:00.0|  1823.2M|
[02/20 13:59:08    181s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/20 13:59:08    181s] **** Begin NDR-Layer Usage Statistics ****
[02/20 13:59:08    181s] Layer 3 has 1 constrained nets 
[02/20 13:59:08    181s] **** End NDR-Layer Usage Statistics ****
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1823.2M) ***
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s] Begin: glitch net info
[02/20 13:59:08    181s] glitch slack range: number of glitch nets
[02/20 13:59:08    181s] glitch slack < -0.32 : 0
[02/20 13:59:08    181s] -0.32 < glitch slack < -0.28 : 0
[02/20 13:59:08    181s] -0.28 < glitch slack < -0.24 : 0
[02/20 13:59:08    181s] -0.24 < glitch slack < -0.2 : 0
[02/20 13:59:08    181s] -0.2 < glitch slack < -0.16 : 0
[02/20 13:59:08    181s] -0.16 < glitch slack < -0.12 : 0
[02/20 13:59:08    181s] -0.12 < glitch slack < -0.08 : 0
[02/20 13:59:08    181s] -0.08 < glitch slack < -0.04 : 0
[02/20 13:59:08    181s] -0.04 < glitch slack : 0
[02/20 13:59:08    181s] End: glitch net info
[02/20 13:59:08    181s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1804.2M
[02/20 13:59:08    181s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1804.2M
[02/20 13:59:08    181s] TotalInstCnt at PhyDesignMc Destruction: 28
[02/20 13:59:08    181s] (I,S,L,T): WC_VIEW: 0.124716, 0.00661988, 0.00258613, 0.133922
[02/20 13:59:08    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22464.20
[02/20 13:59:08    181s] *** DrvOpt [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:03:01.4/0:03:28.0 (0.9), mem = 1804.2M
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s] =============================================================================================
[02/20 13:59:08    181s]  Step TAT Report for DrvOpt #5
[02/20 13:59:08    181s] =============================================================================================
[02/20 13:59:08    181s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:59:08    181s] ---------------------------------------------------------------------------------------------
[02/20 13:59:08    181s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    9.5
[02/20 13:59:08    181s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[02/20 13:59:08    181s] [ LibAnalyzerInit        ]      2   0:00:02.2  (  47.1 % )     0:00:02.2 /  0:00:02.2    1.0
[02/20 13:59:08    181s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    6.4
[02/20 13:59:08    181s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/20 13:59:08    181s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[02/20 13:59:08    181s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/20 13:59:08    181s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:08    181s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:08    181s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:08    181s] [ MISC                   ]          0:00:02.2  (  47.6 % )     0:00:02.2 /  0:00:02.2    1.0
[02/20 13:59:08    181s] ---------------------------------------------------------------------------------------------
[02/20 13:59:08    181s]  DrvOpt #5 TOTAL                    0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[02/20 13:59:08    181s] ---------------------------------------------------------------------------------------------
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s] drv optimizer changes nothing and skips refinePlace
[02/20 13:59:08    181s] End: GigaOpt DRV Optimization
[02/20 13:59:08    181s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1425.5M, totSessionCpu=0:03:01 **
[02/20 13:59:08    181s] *info:
[02/20 13:59:08    181s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1742.16M).
[02/20 13:59:08    181s] Leakage Power Opt: resetting the buf/inv selection
[02/20 13:59:08    181s] ** Profile ** Start :  cpu=0:00:00.0, mem=1742.2M
[02/20 13:59:08    181s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1742.2M
[02/20 13:59:08    181s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:1742.2M
[02/20 13:59:08    181s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1742.2M
[02/20 13:59:08    181s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1752.2M
[02/20 13:59:08    181s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1752.2M
[02/20 13:59:08    181s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1742.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1752.2M
[02/20 13:59:08    181s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1425.5M, totSessionCpu=0:03:02 **
[02/20 13:59:08    181s]   DRV Snapshot: (REF)
[02/20 13:59:08    181s]          Tran DRV: 0
[02/20 13:59:08    181s]           Cap DRV: 0
[02/20 13:59:08    181s]        Fanout DRV: 0
[02/20 13:59:08    181s]            Glitch: 0
[02/20 13:59:08    181s]   Timing Snapshot: (REF)
[02/20 13:59:08    181s]      Weighted WNS: 0.000
[02/20 13:59:08    181s]       All  PG WNS: 0.000
[02/20 13:59:08    181s]       High PG WNS: 0.000
[02/20 13:59:08    181s]       All  PG TNS: 0.000
[02/20 13:59:08    181s]       High PG TNS: 0.000
[02/20 13:59:08    181s]    Category Slack: { [L, 0.351] [H, 0.351] }
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s] Running postRoute recovery in preEcoRoute mode
[02/20 13:59:08    181s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1425.5M, totSessionCpu=0:03:02 **
[02/20 13:59:08    181s]   DRV Snapshot: (TGT)
[02/20 13:59:08    181s]          Tran DRV: 0
[02/20 13:59:08    181s]           Cap DRV: 0
[02/20 13:59:08    181s]        Fanout DRV: 0
[02/20 13:59:08    181s]            Glitch: 0
[02/20 13:59:08    181s] Checking DRV degradation...
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s] Recovery Manager:
[02/20 13:59:08    181s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/20 13:59:08    181s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/20 13:59:08    181s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/20 13:59:08    181s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/20 13:59:08    181s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1732.63M, totSessionCpu=0:03:02).
[02/20 13:59:08    181s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1425.5M, totSessionCpu=0:03:02 **
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s]   DRV Snapshot: (REF)
[02/20 13:59:08    181s]          Tran DRV: 0
[02/20 13:59:08    181s]           Cap DRV: 0
[02/20 13:59:08    181s]        Fanout DRV: 0
[02/20 13:59:08    181s]            Glitch: 0
[02/20 13:59:08    181s] Skipping post route harden opt
[02/20 13:59:08    181s] ** Profile ** Start :  cpu=0:00:00.0, mem=1732.6M
[02/20 13:59:08    181s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1732.6M
[02/20 13:59:08    181s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:1732.6M
[02/20 13:59:08    181s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1732.6M
[02/20 13:59:08    181s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1742.6M
[02/20 13:59:08    181s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1742.6M
[02/20 13:59:08    181s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1742.6M
[02/20 13:59:08    181s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1425.5M, totSessionCpu=0:03:02 **
[02/20 13:59:08    181s] Running refinePlace -preserveRouting true -hardFence false
[02/20 13:59:08    181s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1732.6M
[02/20 13:59:08    181s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1732.6M
[02/20 13:59:08    181s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1732.6M
[02/20 13:59:08    181s] z: 2, totalTracks: 1
[02/20 13:59:08    181s] z: 4, totalTracks: 1
[02/20 13:59:08    181s] z: 6, totalTracks: 1
[02/20 13:59:08    181s] z: 8, totalTracks: 1
[02/20 13:59:08    181s] #spOpts: N=65 
[02/20 13:59:08    181s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1732.6M
[02/20 13:59:08    181s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.070, REAL:0.071, MEM:1732.6M
[02/20 13:59:08    181s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1732.6MB).
[02/20 13:59:08    181s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.077, MEM:1732.6M
[02/20 13:59:08    181s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.078, MEM:1732.6M
[02/20 13:59:08    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.16
[02/20 13:59:08    181s] OPERPROF:   Starting RefinePlace at level 2, MEM:1732.6M
[02/20 13:59:08    181s] *** Starting refinePlace (0:03:02 mem=1732.6M) ***
[02/20 13:59:08    181s] Total net bbox length = 4.925e+02 (3.431e+02 1.494e+02) (ext = 2.679e+02)
[02/20 13:59:08    181s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1732.6M
[02/20 13:59:08    181s] Starting refinePlace ...
[02/20 13:59:08    181s] ** Cut row section cpu time 0:00:00.0.
[02/20 13:59:08    181s]    Spread Effort: high, post-route mode, useDDP on.
[02/20 13:59:08    181s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1732.6MB) @(0:03:02 - 0:03:02).
[02/20 13:59:08    181s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:59:08    181s] wireLenOptFixPriorityInst 18 inst fixed
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:59:08    181s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:59:08    181s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1732.6MB) @(0:03:02 - 0:03:02).
[02/20 13:59:08    181s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:59:08    181s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1732.6MB
[02/20 13:59:08    181s] Statistics of distance of Instance movement in refine placement:
[02/20 13:59:08    181s]   maximum (X+Y) =         0.00 um
[02/20 13:59:08    181s]   mean    (X+Y) =         0.00 um
[02/20 13:59:08    181s] Summary Report:
[02/20 13:59:08    181s] Instances move: 0 (out of 28 movable)
[02/20 13:59:08    181s] Instances flipped: 0
[02/20 13:59:08    181s] Mean displacement: 0.00 um
[02/20 13:59:08    181s] Max displacement: 0.00 um 
[02/20 13:59:08    181s] Total instances moved : 0
[02/20 13:59:08    181s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.000, REAL:0.005, MEM:1732.6M
[02/20 13:59:08    181s] Total net bbox length = 4.925e+02 (3.431e+02 1.494e+02) (ext = 2.679e+02)
[02/20 13:59:08    181s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1732.6MB
[02/20 13:59:08    181s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1732.6MB) @(0:03:02 - 0:03:02).
[02/20 13:59:08    181s] *** Finished refinePlace (0:03:02 mem=1732.6M) ***
[02/20 13:59:08    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.16
[02/20 13:59:08    181s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.009, MEM:1732.6M
[02/20 13:59:08    181s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1732.6M
[02/20 13:59:08    181s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:1732.6M
[02/20 13:59:08    181s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.080, REAL:0.091, MEM:1732.6M
[02/20 13:59:08    181s] -routeWithEco false                       # bool, default=false
[02/20 13:59:08    181s] -routeWithEco true                        # bool, default=false, user setting
[02/20 13:59:08    181s] -routeSelectedNetOnly false               # bool, default=false, user setting
[02/20 13:59:08    181s] -routeWithTimingDriven true               # bool, default=false, user setting
[02/20 13:59:08    181s] -routeWithTimingDriven false              # bool, default=false
[02/20 13:59:08    181s] -routeWithSiDriven true                   # bool, default=false, user setting
[02/20 13:59:08    181s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/20 13:59:08    181s] Existing Dirty Nets : 0
[02/20 13:59:08    181s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/20 13:59:08    181s] Reset Dirty Nets : 0
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s] globalDetailRoute
[02/20 13:59:08    181s] 
[02/20 13:59:08    181s] #setNanoRouteMode -drouteAutoStop true
[02/20 13:59:08    181s] #setNanoRouteMode -drouteFixAntenna true
[02/20 13:59:08    181s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[02/20 13:59:08    181s] #setNanoRouteMode -routeSelectedNetOnly false
[02/20 13:59:08    181s] #setNanoRouteMode -routeWithEco true
[02/20 13:59:08    181s] #setNanoRouteMode -routeWithSiDriven false
[02/20 13:59:08    181s] ### Time Record (globalDetailRoute) is installed.
[02/20 13:59:08    181s] #Start globalDetailRoute on Mon Feb 20 13:59:08 2023
[02/20 13:59:08    181s] #
[02/20 13:59:08    181s] ### Time Record (Pre Callback) is installed.
[02/20 13:59:08    181s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1732.641M)
[02/20 13:59:08    181s] ### Time Record (Pre Callback) is uninstalled.
[02/20 13:59:08    181s] ### Time Record (DB Import) is installed.
[02/20 13:59:08    181s] ### Time Record (Timing Data Generation) is installed.
[02/20 13:59:08    181s] ### Time Record (Timing Data Generation) is uninstalled.
[02/20 13:59:08    181s] ### Net info: total nets: 49
[02/20 13:59:08    181s] ### Net info: dirty nets: 0
[02/20 13:59:08    181s] ### Net info: marked as disconnected nets: 0
[02/20 13:59:08    181s] #num needed restored net=0
[02/20 13:59:08    181s] #need_extraction net=0 (total=49)
[02/20 13:59:08    181s] ### Net info: fully routed nets: 47
[02/20 13:59:08    181s] ### Net info: trivial (< 2 pins) nets: 2
[02/20 13:59:08    181s] ### Net info: unrouted nets: 0
[02/20 13:59:08    181s] ### Net info: re-extraction nets: 0
[02/20 13:59:08    181s] ### Net info: ignored nets: 0
[02/20 13:59:08    181s] ### Net info: skip routing nets: 0
[02/20 13:59:08    181s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[02/20 13:59:08    181s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[02/20 13:59:08    181s] ### Time Record (DB Import) is uninstalled.
[02/20 13:59:08    181s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[02/20 13:59:08    181s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[02/20 13:59:08    181s] #       d2857f6f1197a5e9dbbec3bd87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[02/20 13:59:08    181s] #       54f5f0fafb121fcbd56eff0b54242e4d1b9ca02c3a7f6ffce393fae03c0517e3f5febf7e
[02/20 13:59:08    181s] #       83ca1272f93aca2e6dd7c4714e17147def283b755d3b8a18552611cb249a3e768355887e
[02/20 13:59:08    181s] #       788c62d6487ac94f44416b4328723343dd5433e2b8484385e2345442a7760023b915ac34
[02/20 13:59:08    181s] #       e9320b90b8b9f3b5bf4d6f0a5b9a74e59c112c4fb92f9e077cce61
[02/20 13:59:08    181s] #
[02/20 13:59:08    181s] #Skip comparing routing design signature in db-snapshot flow
[02/20 13:59:08    181s] #RTESIG:78da8d914d6bc24010863df7570cab87146abaef7e6436d782d7b6887a95886b11a281dd
[02/20 13:59:08    181s] #       cda1ffde20855e4236737d1f661ede59ae0e9b2d09d425781d25f311f4b95512d0722d95
[02/20 13:59:08    181s] #       e477d4c721da7f8897e5eaeb7b07d4242e4d1bbda022f9706fc2ef1bf5d1078a3ea5ebfd
[02/20 13:59:08    181s] #       e7f50f548e50cae7507169bb268d73da500abda7e2d475ed28625595451c9368fad40d56
[02/20 13:59:08    181s] #       31852118c59c95f4949f5805ad2dc1947686baad67ac6393878ce23c5441e77a4065ccff
[02/20 13:59:08    181s] #       7f269a00235b2a9cb4792b0790b8f9f3b5bf654ebacae64fce69cbf194fbe201055cdb14
[02/20 13:59:08    181s] #
[02/20 13:59:08    181s] ### Time Record (Global Routing) is installed.
[02/20 13:59:08    181s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:59:08    181s] ### Time Record (Data Preparation) is installed.
[02/20 13:59:08    181s] #Start routing data preparation on Mon Feb 20 13:59:08 2023
[02/20 13:59:08    181s] #
[02/20 13:59:08    181s] #Minimum voltage of a net in the design = 0.000.
[02/20 13:59:08    181s] #Maximum voltage of a net in the design = 1.100.
[02/20 13:59:08    181s] #Voltage range [0.000 - 1.100] has 47 nets.
[02/20 13:59:08    181s] #Voltage range [0.900 - 1.100] has 1 net.
[02/20 13:59:08    181s] #Voltage range [0.000 - 0.000] has 1 net.
[02/20 13:59:08    181s] ### Time Record (Cell Pin Access) is installed.
[02/20 13:59:08    181s] #Initial pin access analysis.
[02/20 13:59:08    181s] #Detail pin access analysis.
[02/20 13:59:08    181s] ### Time Record (Cell Pin Access) is uninstalled.
[02/20 13:59:08    181s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[02/20 13:59:08    181s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:59:08    181s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:59:08    181s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:59:08    181s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:59:08    181s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:59:08    181s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:59:08    181s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:59:08    181s] #Regenerating Ggrids automatically.
[02/20 13:59:08    181s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[02/20 13:59:08    181s] #Using automatically generated G-grids.
[02/20 13:59:09    182s] #Done routing data preparation.
[02/20 13:59:09    182s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1421.12 (MB), peak = 1425.82 (MB)
[02/20 13:59:09    182s] ### Time Record (Data Preparation) is uninstalled.
[02/20 13:59:09    182s] ### Time Record (Special Wire Merging) is installed.
[02/20 13:59:09    182s] #Merging special wires: starts on Mon Feb 20 13:59:09 2023 with memory = 1421.36 (MB), peak = 1425.82 (MB)
[02/20 13:59:09    182s] #
[02/20 13:59:09    182s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[02/20 13:59:09    182s] ### Time Record (Special Wire Merging) is uninstalled.
[02/20 13:59:09    182s] #Found 0 nets for post-route si or timing fixing.
[02/20 13:59:09    182s] #
[02/20 13:59:09    182s] #Finished routing data preparation on Mon Feb 20 13:59:09 2023
[02/20 13:59:09    182s] #
[02/20 13:59:09    182s] #Cpu time = 00:00:01
[02/20 13:59:09    182s] #Elapsed time = 00:00:01
[02/20 13:59:09    182s] #Increased memory = 5.75 (MB)
[02/20 13:59:09    182s] #Total memory = 1421.36 (MB)
[02/20 13:59:09    182s] #Peak memory = 1425.82 (MB)
[02/20 13:59:09    182s] #
[02/20 13:59:09    182s] ### Time Record (Global Routing) is installed.
[02/20 13:59:09    182s] #
[02/20 13:59:09    182s] #Start global routing on Mon Feb 20 13:59:09 2023
[02/20 13:59:09    182s] #
[02/20 13:59:09    182s] #
[02/20 13:59:09    182s] #Start global routing initialization on Mon Feb 20 13:59:09 2023
[02/20 13:59:09    182s] #
[02/20 13:59:09    182s] #WARNING (NRGR-22) Design is already detail routed.
[02/20 13:59:09    182s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:59:09    182s] ### Time Record (Track Assignment) is installed.
[02/20 13:59:09    182s] ### Time Record (Track Assignment) is uninstalled.
[02/20 13:59:09    182s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/20 13:59:09    182s] #Cpu time = 00:00:01
[02/20 13:59:09    182s] #Elapsed time = 00:00:01
[02/20 13:59:09    182s] #Increased memory = 5.82 (MB)
[02/20 13:59:09    182s] #Total memory = 1421.36 (MB)
[02/20 13:59:09    182s] #Peak memory = 1425.82 (MB)
[02/20 13:59:09    182s] ### Time Record (Detail Routing) is installed.
[02/20 13:59:09    182s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:59:09    183s] #
[02/20 13:59:09    183s] #Start Detail Routing..
[02/20 13:59:09    183s] #start initial detail routing ...
[02/20 13:59:09    183s] ### Design has 0 dirty nets, has valid drcs
[02/20 13:59:09    183s] #   number of violations = 0
[02/20 13:59:09    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.09 (MB), peak = 1425.82 (MB)
[02/20 13:59:09    183s] #Complete Detail Routing.
[02/20 13:59:09    183s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:59:09    183s] #Total wire length = 517 um.
[02/20 13:59:09    183s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:59:09    183s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:59:09    183s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:59:09    183s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:59:09    183s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:59:09    183s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:59:09    183s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:59:09    183s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:59:09    183s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:59:09    183s] #Total number of vias = 216
[02/20 13:59:09    183s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:59:09    183s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:59:09    183s] #Up-Via Summary (total 216):
[02/20 13:59:09    183s] #                   single-cut          multi-cut      Total
[02/20 13:59:09    183s] #-----------------------------------------------------------
[02/20 13:59:09    183s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:59:09    183s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:59:09    183s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:59:09    183s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:59:09    183s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:59:09    183s] #-----------------------------------------------------------
[02/20 13:59:09    183s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:59:09    183s] #
[02/20 13:59:09    183s] #Total number of DRC violations = 0
[02/20 13:59:09    183s] ### Time Record (Detail Routing) is uninstalled.
[02/20 13:59:09    183s] #Cpu time = 00:00:01
[02/20 13:59:09    183s] #Elapsed time = 00:00:01
[02/20 13:59:09    183s] #Increased memory = 0.02 (MB)
[02/20 13:59:09    183s] #Total memory = 1421.38 (MB)
[02/20 13:59:09    183s] #Peak memory = 1425.82 (MB)
[02/20 13:59:09    183s] ### Time Record (Antenna Fixing) is installed.
[02/20 13:59:09    183s] #
[02/20 13:59:09    183s] #start routing for process antenna violation fix ...
[02/20 13:59:09    183s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:59:10    183s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1422.92 (MB), peak = 1425.82 (MB)
[02/20 13:59:10    183s] #
[02/20 13:59:10    183s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:59:10    183s] #Total wire length = 517 um.
[02/20 13:59:10    183s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:59:10    183s] #Total number of vias = 216
[02/20 13:59:10    183s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:59:10    183s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:59:10    183s] #Up-Via Summary (total 216):
[02/20 13:59:10    183s] #                   single-cut          multi-cut      Total
[02/20 13:59:10    183s] #-----------------------------------------------------------
[02/20 13:59:10    183s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:59:10    183s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:59:10    183s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:59:10    183s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:59:10    183s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:59:10    183s] #-----------------------------------------------------------
[02/20 13:59:10    183s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:59:10    183s] #
[02/20 13:59:10    183s] #Total number of DRC violations = 0
[02/20 13:59:10    183s] #Total number of net violated process antenna rule = 0
[02/20 13:59:10    183s] #
[02/20 13:59:10    183s] #
[02/20 13:59:10    183s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:59:10    183s] #Total wire length = 517 um.
[02/20 13:59:10    183s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:59:10    183s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:59:10    183s] #Total number of vias = 216
[02/20 13:59:10    183s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:59:10    183s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:59:10    183s] #Up-Via Summary (total 216):
[02/20 13:59:10    183s] #                   single-cut          multi-cut      Total
[02/20 13:59:10    183s] #-----------------------------------------------------------
[02/20 13:59:10    183s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:59:10    183s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:59:10    183s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:59:10    183s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:59:10    183s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:59:10    183s] #-----------------------------------------------------------
[02/20 13:59:10    183s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:59:10    183s] #
[02/20 13:59:10    183s] #Total number of DRC violations = 0
[02/20 13:59:10    183s] #Total number of net violated process antenna rule = 0
[02/20 13:59:10    183s] #
[02/20 13:59:10    183s] ### Time Record (Antenna Fixing) is uninstalled.
[02/20 13:59:10    183s] #detailRoute Statistics:
[02/20 13:59:10    183s] #Cpu time = 00:00:01
[02/20 13:59:10    183s] #Elapsed time = 00:00:01
[02/20 13:59:10    183s] #Increased memory = 2.01 (MB)
[02/20 13:59:10    183s] #Total memory = 1423.36 (MB)
[02/20 13:59:10    183s] #Peak memory = 1425.82 (MB)
[02/20 13:59:10    183s] #Skip updating routing design signature in db-snapshot flow
[02/20 13:59:10    183s] ### Time Record (DB Export) is installed.
[02/20 13:59:10    183s] ### Time Record (DB Export) is uninstalled.
[02/20 13:59:10    183s] ### Time Record (Post Callback) is installed.
[02/20 13:59:10    183s] ### Time Record (Post Callback) is uninstalled.
[02/20 13:59:10    183s] #
[02/20 13:59:10    183s] #globalDetailRoute statistics:
[02/20 13:59:10    183s] #Cpu time = 00:00:02
[02/20 13:59:10    183s] #Elapsed time = 00:00:02
[02/20 13:59:10    183s] #Increased memory = -6.41 (MB)
[02/20 13:59:10    183s] #Total memory = 1419.15 (MB)
[02/20 13:59:10    183s] #Peak memory = 1425.82 (MB)
[02/20 13:59:10    183s] #Number of warnings = 1
[02/20 13:59:10    183s] #Total number of warnings = 12
[02/20 13:59:10    183s] #Number of fails = 0
[02/20 13:59:10    183s] #Total number of fails = 0
[02/20 13:59:10    183s] #Complete globalDetailRoute on Mon Feb 20 13:59:10 2023
[02/20 13:59:10    183s] #
[02/20 13:59:10    183s] ### Time Record (globalDetailRoute) is uninstalled.
[02/20 13:59:10    183s] ### 
[02/20 13:59:10    183s] ###   Scalability Statistics
[02/20 13:59:10    183s] ### 
[02/20 13:59:10    183s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:59:10    183s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/20 13:59:10    183s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:59:10    183s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:10    183s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:10    183s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:10    183s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:10    183s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:10    183s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:10    183s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:10    183s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/20 13:59:10    183s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:10    183s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:10    183s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[02/20 13:59:10    183s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[02/20 13:59:10    183s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[02/20 13:59:10    183s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:59:10    183s] ### 
[02/20 13:59:10    183s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1419.1M, totSessionCpu=0:03:04 **
[02/20 13:59:10    183s] -routeWithEco false                       # bool, default=false
[02/20 13:59:10    183s] -routeSelectedNetOnly false               # bool, default=false, user setting
[02/20 13:59:10    183s] -routeWithTimingDriven true               # bool, default=false, user setting
[02/20 13:59:10    183s] -routeWithSiDriven true                   # bool, default=false, user setting
[02/20 13:59:10    183s] New Signature Flow (restoreNanoRouteOptions) ....
[02/20 13:59:10    183s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/20 13:59:10    183s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/20 13:59:10    183s] PostRoute (effortLevel low) RC Extraction called for design add.
[02/20 13:59:10    183s] RC Extraction called in multi-corner(2) mode.
[02/20 13:59:10    183s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:59:10    183s] Process corner(s) are loaded.
[02/20 13:59:10    183s]  Corner: Cmax
[02/20 13:59:10    183s]  Corner: Cmin
[02/20 13:59:10    183s] extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
[02/20 13:59:10    183s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/20 13:59:10    183s]       RC Corner Indexes            0       1   
[02/20 13:59:10    183s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:59:10    183s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/20 13:59:10    183s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:59:10    183s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:59:10    183s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:59:10    183s] Shrink Factor                : 1.00000
[02/20 13:59:10    183s] LayerId::1 widthSet size::4
[02/20 13:59:10    183s] LayerId::2 widthSet size::4
[02/20 13:59:10    183s] LayerId::3 widthSet size::4
[02/20 13:59:10    183s] LayerId::4 widthSet size::4
[02/20 13:59:10    183s] LayerId::5 widthSet size::4
[02/20 13:59:10    183s] LayerId::6 widthSet size::4
[02/20 13:59:10    183s] LayerId::7 widthSet size::4
[02/20 13:59:10    183s] LayerId::8 widthSet size::4
[02/20 13:59:10    183s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:10    183s] Initializing multi-corner resistance tables ...
[02/20 13:59:10    183s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:10    183s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1737.9M)
[02/20 13:59:10    183s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for storing RC.
[02/20 13:59:10    183s] Extracted 10.4839% (CPU Time= 0:00:00.1  MEM= 1765.9M)
[02/20 13:59:10    183s] Extracted 20.5645% (CPU Time= 0:00:00.1  MEM= 1789.9M)
[02/20 13:59:10    183s] Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1789.9M)
[02/20 13:59:10    183s] Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1789.9M)
[02/20 13:59:10    183s] Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1789.9M)
[02/20 13:59:10    183s] Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1789.9M)
[02/20 13:59:10    183s] Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1789.9M)
[02/20 13:59:10    183s] Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1789.9M)
[02/20 13:59:10    183s] Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1789.9M)
[02/20 13:59:10    183s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1789.9M)
[02/20 13:59:10    183s] Number of Extracted Resistors     : 516
[02/20 13:59:10    183s] Number of Extracted Ground Cap.   : 507
[02/20 13:59:10    183s] Number of Extracted Coupling Cap. : 288
[02/20 13:59:10    183s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1758.617M)
[02/20 13:59:10    183s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/20 13:59:10    183s]  Corner: Cmax
[02/20 13:59:10    183s]  Corner: Cmin
[02/20 13:59:10    183s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1758.6M)
[02/20 13:59:11    183s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb_Filter.rcdb.d' for storing RC.
[02/20 13:59:11    183s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1766.617M)
[02/20 13:59:11    183s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1766.617M)
[02/20 13:59:11    183s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1766.617M)
[02/20 13:59:11    183s] processing rcdb (/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d) for hinst (top) of cell (add);
[02/20 13:59:11    184s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 0 access done (mem: 1766.617M)
[02/20 13:59:11    184s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1766.617M)
[02/20 13:59:11    184s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1766.617M)
[02/20 13:59:11    184s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1373.0M, totSessionCpu=0:03:04 **
[02/20 13:59:11    184s] Starting delay calculation for Setup views
[02/20 13:59:11    184s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:59:12    184s] #################################################################################
[02/20 13:59:12    184s] # Design Stage: PostRoute
[02/20 13:59:12    184s] # Design Name: add
[02/20 13:59:12    184s] # Design Mode: 65nm
[02/20 13:59:12    184s] # Analysis Mode: MMMC OCV 
[02/20 13:59:12    184s] # Parasitics Mode: SPEF/RCDB
[02/20 13:59:12    184s] # Signoff Settings: SI On 
[02/20 13:59:12    184s] #################################################################################
[02/20 13:59:12    184s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:59:12    184s] Setting infinite Tws ...
[02/20 13:59:12    184s] First Iteration Infinite Tw... 
[02/20 13:59:12    184s] Calculate early delays in OCV mode...
[02/20 13:59:12    184s] Calculate late delays in OCV mode...
[02/20 13:59:12    184s] Topological Sorting (REAL = 0:00:00.0, MEM = 1715.4M, InitMEM = 1715.4M)
[02/20 13:59:12    184s] Start delay calculation (fullDC) (1 T). (MEM=1715.42)
[02/20 13:59:12    184s] LayerId::1 widthSet size::4
[02/20 13:59:12    184s] LayerId::2 widthSet size::4
[02/20 13:59:12    184s] LayerId::3 widthSet size::4
[02/20 13:59:12    184s] LayerId::4 widthSet size::4
[02/20 13:59:12    184s] LayerId::5 widthSet size::4
[02/20 13:59:12    184s] LayerId::6 widthSet size::4
[02/20 13:59:12    184s] LayerId::7 widthSet size::4
[02/20 13:59:12    184s] LayerId::8 widthSet size::4
[02/20 13:59:12    184s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:12    185s] Initializing multi-corner resistance tables ...
[02/20 13:59:12    185s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:12    185s] End AAE Lib Interpolated Model. (MEM=1727.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:12    185s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1727.031M)
[02/20 13:59:12    185s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1729.0M)
[02/20 13:59:12    185s] Total number of fetched objects 47
[02/20 13:59:12    185s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:59:12    185s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:12    185s] End delay calculation. (MEM=1776.71 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:12    185s] End delay calculation (fullDC). (MEM=1776.71 CPU=0:00:00.5 REAL=0:00:00.0)
[02/20 13:59:12    185s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1776.7M) ***
[02/20 13:59:12    185s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.7M)
[02/20 13:59:12    185s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:59:12    185s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.7M)
[02/20 13:59:12    185s] Starting SI iteration 2
[02/20 13:59:12    185s] Calculate early delays in OCV mode...
[02/20 13:59:12    185s] Calculate late delays in OCV mode...
[02/20 13:59:12    185s] Start delay calculation (fullDC) (1 T). (MEM=1741.83)
[02/20 13:59:12    185s] End AAE Lib Interpolated Model. (MEM=1741.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:12    185s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:59:12    185s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:59:12    185s] Total number of fetched objects 47
[02/20 13:59:12    185s] AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
[02/20 13:59:12    185s] End delay calculation. (MEM=1747.98 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:12    185s] End delay calculation (fullDC). (MEM=1747.98 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:59:12    185s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1748.0M) ***
[02/20 13:59:12    185s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:06 mem=1748.0M)
[02/20 13:59:12    185s] End AAE Lib Interpolated Model. (MEM=1747.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:12    185s] ** Profile ** Start :  cpu=0:00:00.0, mem=1748.0M
[02/20 13:59:12    185s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1748.0M
[02/20 13:59:13    185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.072, MEM:1748.0M
[02/20 13:59:13    185s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1748.0M
[02/20 13:59:13    185s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1748.0M
[02/20 13:59:13    185s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1763.2M
[02/20 13:59:13    185s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1763.2M
[02/20 13:59:13    185s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1412.9M, totSessionCpu=0:03:06 **
[02/20 13:59:13    185s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1412.9M, totSessionCpu=0:03:06 **
[02/20 13:59:13    185s] Executing marking Critical Nets1
[02/20 13:59:13    185s] Latch borrow mode reset to max_borrow
[02/20 13:59:13    185s] <optDesign CMD> Restore Using all VT Cells
[02/20 13:59:13    185s] cleaningup cpe interface
[02/20 13:59:13    185s] Reported timing to dir ./timingReports
[02/20 13:59:13    185s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1405.7M, totSessionCpu=0:03:06 **
[02/20 13:59:13    185s] End AAE Lib Interpolated Model. (MEM=1725.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:13    185s] Begin: glitch net info
[02/20 13:59:13    185s] glitch slack range: number of glitch nets
[02/20 13:59:13    185s] glitch slack < -0.32 : 0
[02/20 13:59:13    185s] -0.32 < glitch slack < -0.28 : 0
[02/20 13:59:13    185s] -0.28 < glitch slack < -0.24 : 0
[02/20 13:59:13    185s] -0.24 < glitch slack < -0.2 : 0
[02/20 13:59:13    185s] -0.2 < glitch slack < -0.16 : 0
[02/20 13:59:13    185s] -0.16 < glitch slack < -0.12 : 0
[02/20 13:59:13    185s] -0.12 < glitch slack < -0.08 : 0
[02/20 13:59:13    185s] -0.08 < glitch slack < -0.04 : 0
[02/20 13:59:13    185s] -0.04 < glitch slack : 0
[02/20 13:59:13    185s] End: glitch net info
[02/20 13:59:13    185s] ** Profile ** Start :  cpu=0:00:00.0, mem=1725.2M
[02/20 13:59:13    185s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1725.3M
[02/20 13:59:13    185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.076, MEM:1725.3M
[02/20 13:59:13    185s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1725.3M
[02/20 13:59:13    185s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1735.3M
[02/20 13:59:13    185s] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1727.3M
[02/20 13:59:14    186s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1725.3M
[02/20 13:59:14    186s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1725.3M
[02/20 13:59:15    186s] **optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 1403.5M, totSessionCpu=0:03:06 **
[02/20 13:59:15    186s]  ReSet Options after AAE Based Opt flow 
[02/20 13:59:15    186s] *** Finished optDesign ***
[02/20 13:59:15    186s] cleaningup cpe interface
[02/20 13:59:15    186s] cleaningup cpe interface
[02/20 13:59:15    186s] 
[02/20 13:59:15    186s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:24.1 real=0:00:26.9)
[02/20 13:59:15    186s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:59:15    186s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.4 real=0:00:02.5)
[02/20 13:59:15    186s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[02/20 13:59:15    186s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:15    186s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.3 real=0:00:01.2)
[02/20 13:59:15    186s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.7 real=0:00:04.7)
[02/20 13:59:15    186s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[02/20 13:59:15    186s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[02/20 13:59:15    186s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[02/20 13:59:15    186s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:15    186s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:15    186s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:15    186s] Info: pop threads available for lower-level modules during optimization.
[02/20 13:59:15    186s] Deleting Lib Analyzer.
[02/20 13:59:15    186s] Info: Destroy the CCOpt slew target map.
[02/20 13:59:15    186s] clean pInstBBox. size 0
[02/20 13:59:15    186s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/20 13:59:15    186s] All LLGs are deleted
[02/20 13:59:15    186s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1725.3M
[02/20 13:59:15    186s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1725.2M
[02/20 13:59:15    186s] 
[02/20 13:59:15    186s] =============================================================================================
[02/20 13:59:15    186s]  Final TAT Report for optDesign
[02/20 13:59:15    186s] =============================================================================================
[02/20 13:59:15    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:59:15    186s] ---------------------------------------------------------------------------------------------
[02/20 13:59:15    186s] [ DrvOpt                 ]      1   0:00:04.6  (  21.2 % )     0:00:04.6 /  0:00:04.6    1.0
[02/20 13:59:15    186s] [ ClockDrv               ]      1   0:00:01.2  (   5.6 % )     0:00:01.2 /  0:00:01.2    1.0
[02/20 13:59:15    186s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:15    186s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:59:15    186s] [ RefinePlace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:59:15    186s] [ EcoRoute               ]      1   0:00:02.0  (   9.4 % )     0:00:02.0 /  0:00:02.1    1.0
[02/20 13:59:15    186s] [ ExtractRC              ]      2   0:00:02.3  (  10.8 % )     0:00:02.3 /  0:00:01.3    0.5
[02/20 13:59:15    186s] [ TimingUpdate           ]     12   0:00:00.1  (   0.3 % )     0:00:02.1 /  0:00:02.1    1.0
[02/20 13:59:15    186s] [ FullDelayCalc          ]      2   0:00:02.0  (   9.2 % )     0:00:02.0 /  0:00:02.0    1.0
[02/20 13:59:15    186s] [ OptSummaryReport       ]      5   0:00:00.5  (   2.2 % )     0:00:02.1 /  0:00:00.6    0.3
[02/20 13:59:15    186s] [ TimingReport           ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[02/20 13:59:15    186s] [ DrvReport              ]      5   0:00:01.5  (   7.1 % )     0:00:01.5 /  0:00:00.1    0.0
[02/20 13:59:15    186s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[02/20 13:59:15    186s] [ PropagateActivity      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[02/20 13:59:15    186s] [ MISC                   ]          0:00:07.2  (  33.0 % )     0:00:07.2 /  0:00:07.0    1.0
[02/20 13:59:15    186s] ---------------------------------------------------------------------------------------------
[02/20 13:59:15    186s]  optDesign TOTAL                    0:00:21.8  ( 100.0 % )     0:00:21.8 /  0:00:19.0    0.9
[02/20 13:59:15    186s] ---------------------------------------------------------------------------------------------
[02/20 13:59:15    186s] 
[02/20 13:59:15    186s] Deleting Cell Server ...
[02/20 13:59:15    186s] <CMD> optDesign -postRoute -inc
[02/20 13:59:15    186s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1329.7M, totSessionCpu=0:03:06 **
[02/20 13:59:15    186s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/20 13:59:15    186s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/20 13:59:15    186s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:59:15    186s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:59:15    186s] Summary for sequential cells identification: 
[02/20 13:59:15    186s]   Identified SBFF number: 199
[02/20 13:59:15    186s]   Identified MBFF number: 0
[02/20 13:59:15    186s]   Identified SB Latch number: 0
[02/20 13:59:15    186s]   Identified MB Latch number: 0
[02/20 13:59:15    186s]   Not identified SBFF number: 0
[02/20 13:59:15    186s]   Not identified MBFF number: 0
[02/20 13:59:15    186s]   Not identified SB Latch number: 0
[02/20 13:59:15    186s]   Not identified MB Latch number: 0
[02/20 13:59:15    186s]   Number of sequential cells which are not FFs: 104
[02/20 13:59:15    186s]  Visiting view : WC_VIEW
[02/20 13:59:15    186s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[02/20 13:59:15    186s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:59:15    186s]  Visiting view : BC_VIEW
[02/20 13:59:15    186s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[02/20 13:59:15    186s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:59:15    186s]  Setting StdDelay to 14.50
[02/20 13:59:15    186s] Creating Cell Server, finished. 
[02/20 13:59:15    186s] 
[02/20 13:59:15    186s] Need call spDPlaceInit before registerPrioInstLoc.
[02/20 13:59:15    186s] GigaOpt running with 1 threads.
[02/20 13:59:15    186s] Info: 1 threads available for lower-level modules during optimization.
[02/20 13:59:15    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:1670.2M
[02/20 13:59:15    186s] z: 2, totalTracks: 1
[02/20 13:59:15    186s] z: 4, totalTracks: 1
[02/20 13:59:15    186s] z: 6, totalTracks: 1
[02/20 13:59:15    186s] z: 8, totalTracks: 1
[02/20 13:59:15    186s] #spOpts: N=65 mergeVia=F 
[02/20 13:59:15    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1670.2M
[02/20 13:59:15    186s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1670.2M
[02/20 13:59:15    186s] Core basic site is core
[02/20 13:59:15    186s] SiteArray: non-trimmed site array dimensions = 10 x 104
[02/20 13:59:15    186s] SiteArray: use 12,288 bytes
[02/20 13:59:15    186s] SiteArray: current memory after site array memory allocation 1670.3M
[02/20 13:59:15    186s] SiteArray: FP blocked sites are writable
[02/20 13:59:15    186s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/20 13:59:15    186s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1670.3M
[02/20 13:59:15    186s] Process 103 wires and vias for routing blockage and capacity analysis
[02/20 13:59:15    186s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1670.3M
[02/20 13:59:15    186s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.072, MEM:1670.3M
[02/20 13:59:15    186s] OPERPROF:     Starting CMU at level 3, MEM:1670.3M
[02/20 13:59:15    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1670.3M
[02/20 13:59:15    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.073, MEM:1670.3M
[02/20 13:59:15    186s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1670.3MB).
[02/20 13:59:15    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:1670.3M
[02/20 13:59:15    186s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[02/20 13:59:15    186s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[02/20 13:59:15    186s] 	Cell FILL1_LL, site bcore.
[02/20 13:59:15    186s] 	Cell FILL_NW_HH, site bcore.
[02/20 13:59:15    186s] 	Cell FILL_NW_LL, site bcore.
[02/20 13:59:15    186s] 	Cell LVLLHCD1, site bcore.
[02/20 13:59:15    186s] 	Cell LVLLHCD2, site bcore.
[02/20 13:59:15    186s] 	Cell LVLLHCD4, site bcore.
[02/20 13:59:15    186s] 	Cell LVLLHCD8, site bcore.
[02/20 13:59:15    186s] 	Cell LVLLHD1, site bcore.
[02/20 13:59:15    186s] 	Cell LVLLHD2, site bcore.
[02/20 13:59:15    186s] 	Cell LVLLHD4, site bcore.
[02/20 13:59:15    186s] 	Cell LVLLHD8, site bcore.
[02/20 13:59:15    186s] .
[02/20 13:59:15    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1670.3M
[02/20 13:59:15    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1670.3M
[02/20 13:59:15    186s] 
[02/20 13:59:15    186s] Creating Lib Analyzer ...
[02/20 13:59:15    186s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:59:15    186s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:59:15    186s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:59:15    186s] 
[02/20 13:59:16    187s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=1692.3M
[02/20 13:59:16    187s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:07 mem=1692.3M
[02/20 13:59:16    187s] Creating Lib Analyzer, finished. 
[02/20 13:59:16    187s] Effort level <high> specified for reg2reg path_group
[02/20 13:59:16    187s]              0V	    VSS
[02/20 13:59:16    187s]            0.9V	    VDD
[02/20 13:59:16    187s] Processing average sequential pin duty cycle 
[02/20 13:59:16    187s] Processing average sequential pin duty cycle 
[02/20 13:59:16    187s] Initializing cpe interface
[02/20 13:59:18    189s] Processing average sequential pin duty cycle 
[02/20 13:59:21    192s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1404.8M, totSessionCpu=0:03:12 **
[02/20 13:59:21    192s] **INFO: DRVs not fixed with -incr option
[02/20 13:59:21    192s] Existing Dirty Nets : 0
[02/20 13:59:21    192s] New Signature Flow (optDesignCheckOptions) ....
[02/20 13:59:21    192s] #Taking db snapshot
[02/20 13:59:21    192s] #Taking db snapshot ... done
[02/20 13:59:21    192s] OPERPROF: Starting checkPlace at level 1, MEM:1728.9M
[02/20 13:59:21    192s] z: 2, totalTracks: 1
[02/20 13:59:21    192s] z: 4, totalTracks: 1
[02/20 13:59:21    192s] z: 6, totalTracks: 1
[02/20 13:59:21    192s] z: 8, totalTracks: 1
[02/20 13:59:21    192s] #spOpts: N=65 
[02/20 13:59:21    192s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:1728.9M
[02/20 13:59:21    192s] Begin checking placement ... (start mem=1728.9M, init mem=1728.9M)
[02/20 13:59:21    192s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1728.9M
[02/20 13:59:21    192s] *info: Placed = 83            
[02/20 13:59:21    192s] *info: Unplaced = 0           
[02/20 13:59:21    192s] Placement Density:97.31%(364/374)
[02/20 13:59:21    192s] Placement Density (including fixed std cells):97.31%(364/374)
[02/20 13:59:21    192s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1728.9M
[02/20 13:59:21    192s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1728.9M)
[02/20 13:59:21    192s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.082, MEM:1728.9M
[02/20 13:59:21    192s]  Initial DC engine is -> aae
[02/20 13:59:21    192s]  
[02/20 13:59:21    192s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/20 13:59:21    192s]  
[02/20 13:59:21    192s]  
[02/20 13:59:21    192s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/20 13:59:21    192s]  
[02/20 13:59:21    192s] Reset EOS DB
[02/20 13:59:21    192s] Ignoring AAE DB Resetting ...
[02/20 13:59:21    192s]  Set Options for AAE Based Opt flow 
[02/20 13:59:21    192s] *** optDesign -postRoute ***
[02/20 13:59:21    192s] DRC Margin: user margin 0.0; extra margin 0
[02/20 13:59:21    192s] Setup Target Slack: user slack 0
[02/20 13:59:21    192s] Hold Target Slack: user slack 0
[02/20 13:59:21    192s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/20 13:59:21    192s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[02/20 13:59:21    192s] All LLGs are deleted
[02/20 13:59:21    192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1728.9M
[02/20 13:59:21    192s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.071, MEM:1728.9M
[02/20 13:59:21    192s] Include MVT Delays for Hold Opt
[02/20 13:59:21    192s] Deleting Cell Server ...
[02/20 13:59:21    192s] Deleting Lib Analyzer.
[02/20 13:59:21    192s] ** INFO : this run is activating 'postRoute' automaton
[02/20 13:59:21    192s] 
[02/20 13:59:21    192s] Power view               = WC_VIEW
[02/20 13:59:21    192s] Number of VT partitions  = 2
[02/20 13:59:21    192s] Standard cells in design = 811
[02/20 13:59:21    192s] Instances in design      = 28
[02/20 13:59:21    192s] 
[02/20 13:59:21    192s] Instance distribution across the VT partitions:
[02/20 13:59:21    192s] 
[02/20 13:59:21    192s]  LVT : inst = 0 (0.0%), cells = 335 (41.31%)
[02/20 13:59:21    192s]    Lib tcbn65gpluswc        : inst = 0 (0.0%)
[02/20 13:59:21    192s] 
[02/20 13:59:21    192s]  HVT : inst = 28 (100.0%), cells = 461 (56.84%)
[02/20 13:59:21    192s]    Lib tcbn65gpluswc        : inst = 28 (100.0%)
[02/20 13:59:21    192s] 
[02/20 13:59:21    192s] Reporting took 0 sec
[02/20 13:59:21    192s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1728.910M)
[02/20 13:59:21    192s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/20 13:59:21    192s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/20 13:59:21    192s] PostRoute (effortLevel low) RC Extraction called for design add.
[02/20 13:59:21    192s] RC Extraction called in multi-corner(2) mode.
[02/20 13:59:21    192s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:59:21    192s] Process corner(s) are loaded.
[02/20 13:59:21    192s]  Corner: Cmax
[02/20 13:59:21    192s]  Corner: Cmin
[02/20 13:59:21    192s] extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
[02/20 13:59:21    192s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/20 13:59:21    192s]       RC Corner Indexes            0       1   
[02/20 13:59:21    192s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:59:21    192s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/20 13:59:21    192s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:59:21    192s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:59:21    192s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:59:21    192s] Shrink Factor                : 1.00000
[02/20 13:59:21    192s] LayerId::1 widthSet size::4
[02/20 13:59:21    192s] LayerId::2 widthSet size::4
[02/20 13:59:21    192s] LayerId::3 widthSet size::4
[02/20 13:59:21    192s] LayerId::4 widthSet size::4
[02/20 13:59:21    192s] LayerId::5 widthSet size::4
[02/20 13:59:21    192s] LayerId::6 widthSet size::4
[02/20 13:59:21    192s] LayerId::7 widthSet size::4
[02/20 13:59:21    192s] LayerId::8 widthSet size::4
[02/20 13:59:21    192s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:21    192s] Initializing multi-corner resistance tables ...
[02/20 13:59:21    192s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:21    192s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1715.9M)
[02/20 13:59:21    192s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for storing RC.
[02/20 13:59:21    192s] Extracted 10.4839% (CPU Time= 0:00:00.1  MEM= 1743.9M)
[02/20 13:59:21    192s] Extracted 20.5645% (CPU Time= 0:00:00.1  MEM= 1767.9M)
[02/20 13:59:21    192s] Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1767.9M)
[02/20 13:59:21    192s] Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1767.9M)
[02/20 13:59:21    192s] Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1767.9M)
[02/20 13:59:21    192s] Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1767.9M)
[02/20 13:59:21    192s] Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1767.9M)
[02/20 13:59:21    192s] Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1767.9M)
[02/20 13:59:21    192s] Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1767.9M)
[02/20 13:59:21    192s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1767.9M)
[02/20 13:59:21    192s] Number of Extracted Resistors     : 516
[02/20 13:59:21    192s] Number of Extracted Ground Cap.   : 507
[02/20 13:59:21    192s] Number of Extracted Coupling Cap. : 288
[02/20 13:59:21    192s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1736.656M)
[02/20 13:59:21    192s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/20 13:59:21    192s]  Corner: Cmax
[02/20 13:59:21    192s]  Corner: Cmin
[02/20 13:59:21    192s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1736.7M)
[02/20 13:59:21    192s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb_Filter.rcdb.d' for storing RC.
[02/20 13:59:22    192s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1744.656M)
[02/20 13:59:22    192s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1744.656M)
[02/20 13:59:22    192s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1744.656M)
[02/20 13:59:22    192s] processing rcdb (/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d) for hinst (top) of cell (add);
[02/20 13:59:22    193s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 0 access done (mem: 1744.656M)
[02/20 13:59:22    193s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1744.656M)
[02/20 13:59:22    193s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1744.656M)
[02/20 13:59:22    193s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1726.930M)
[02/20 13:59:22    193s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1726.9M)
[02/20 13:59:22    193s] LayerId::1 widthSet size::4
[02/20 13:59:22    193s] LayerId::2 widthSet size::4
[02/20 13:59:22    193s] LayerId::3 widthSet size::4
[02/20 13:59:22    193s] LayerId::4 widthSet size::4
[02/20 13:59:22    193s] LayerId::5 widthSet size::4
[02/20 13:59:22    193s] LayerId::6 widthSet size::4
[02/20 13:59:22    193s] LayerId::7 widthSet size::4
[02/20 13:59:22    193s] LayerId::8 widthSet size::4
[02/20 13:59:22    193s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:22    193s] Initializing multi-corner resistance tables ...
[02/20 13:59:22    193s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:22    193s] End AAE Lib Interpolated Model. (MEM=1726.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:22    193s] **INFO: Starting Blocking QThread with 1 CPU
[02/20 13:59:22    193s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/20 13:59:22    193s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[02/20 13:59:22    193s] Starting delay calculation for Hold views
[02/20 13:59:22    193s] #################################################################################
[02/20 13:59:22    193s] # Design Stage: PostRoute
[02/20 13:59:22    193s] # Design Name: add
[02/20 13:59:22    193s] # Design Mode: 65nm
[02/20 13:59:22    193s] # Analysis Mode: MMMC OCV 
[02/20 13:59:22    193s] # Parasitics Mode: SPEF/RCDB
[02/20 13:59:22    193s] # Signoff Settings: SI Off 
[02/20 13:59:22    193s] #################################################################################
[02/20 13:59:22    193s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:59:22    193s] Calculate late delays in OCV mode...
[02/20 13:59:22    193s] Calculate early delays in OCV mode...
[02/20 13:59:22    193s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/20 13:59:22    193s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/20 13:59:22    193s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/20 13:59:22    193s] End AAE Lib Interpolated Model. (MEM=18.6562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:22    193s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:59:22    193s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:59:22    193s] Total number of fetched objects 47
[02/20 13:59:22    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:22    193s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:22    193s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[02/20 13:59:22    193s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[02/20 13:59:22    193s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
[02/20 13:59:22    193s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
[02/20 13:59:22    193s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[02/20 13:59:22    193s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), mem = 0.0M
[02/20 13:59:22    193s] 
[02/20 13:59:22    193s] =============================================================================================
[02/20 13:59:22    193s]  Step TAT Report for QThreadWorker #1
[02/20 13:59:22    193s] =============================================================================================
[02/20 13:59:22    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:59:22    193s] ---------------------------------------------------------------------------------------------
[02/20 13:59:22    193s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:22    193s] [ TimingUpdate           ]      1   0:00:00.0  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/20 13:59:22    193s] [ FullDelayCalc          ]      1   0:00:00.4  (  49.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/20 13:59:22    193s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:22    193s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:22    193s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:22    193s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:22    193s] [ MISC                   ]          0:00:00.4  (  48.1 % )     0:00:00.4 /  0:00:00.3    1.0
[02/20 13:59:22    193s] ---------------------------------------------------------------------------------------------
[02/20 13:59:22    193s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/20 13:59:22    193s] ---------------------------------------------------------------------------------------------
[02/20 13:59:22    193s] 
[02/20 13:59:23    193s]  
_______________________________________________________________________
[02/20 13:59:23    193s] Starting delay calculation for Setup views
[02/20 13:59:23    193s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:59:24    193s] #################################################################################
[02/20 13:59:24    193s] # Design Stage: PostRoute
[02/20 13:59:24    193s] # Design Name: add
[02/20 13:59:24    193s] # Design Mode: 65nm
[02/20 13:59:24    193s] # Analysis Mode: MMMC OCV 
[02/20 13:59:24    193s] # Parasitics Mode: SPEF/RCDB
[02/20 13:59:24    193s] # Signoff Settings: SI On 
[02/20 13:59:24    193s] #################################################################################
[02/20 13:59:24    193s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:59:24    193s] Setting infinite Tws ...
[02/20 13:59:24    193s] First Iteration Infinite Tw... 
[02/20 13:59:24    193s] Calculate early delays in OCV mode...
[02/20 13:59:24    193s] Calculate late delays in OCV mode...
[02/20 13:59:24    193s] Topological Sorting (REAL = 0:00:00.0, MEM = 1724.9M, InitMEM = 1724.9M)
[02/20 13:59:24    193s] Start delay calculation (fullDC) (1 T). (MEM=1724.93)
[02/20 13:59:24    194s] End AAE Lib Interpolated Model. (MEM=1736.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:24    194s] Total number of fetched objects 47
[02/20 13:59:24    194s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:59:24    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:24    194s] End delay calculation. (MEM=1784.22 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:24    194s] End delay calculation (fullDC). (MEM=1784.22 CPU=0:00:00.3 REAL=0:00:00.0)
[02/20 13:59:24    194s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1784.2M) ***
[02/20 13:59:24    194s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1784.2M)
[02/20 13:59:24    194s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:59:24    194s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1784.2M)
[02/20 13:59:24    194s] 
[02/20 13:59:24    194s] Executing IPO callback for view pruning ..
[02/20 13:59:24    194s] Starting SI iteration 2
[02/20 13:59:24    194s] Calculate early delays in OCV mode...
[02/20 13:59:24    194s] Calculate late delays in OCV mode...
[02/20 13:59:24    194s] Start delay calculation (fullDC) (1 T). (MEM=1717.34)
[02/20 13:59:24    194s] End AAE Lib Interpolated Model. (MEM=1717.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:24    194s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:59:24    194s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:59:24    194s] Total number of fetched objects 47
[02/20 13:59:24    194s] AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
[02/20 13:59:24    194s] End delay calculation. (MEM=1723.49 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:24    194s] End delay calculation (fullDC). (MEM=1723.49 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:59:24    194s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1723.5M) ***
[02/20 13:59:24    194s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:14 mem=1723.5M)
[02/20 13:59:24    194s] End AAE Lib Interpolated Model. (MEM=1723.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:24    194s] ** Profile ** Start :  cpu=0:00:00.0, mem=1723.5M
[02/20 13:59:24    194s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1723.5M
[02/20 13:59:24    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.083, MEM:1723.5M
[02/20 13:59:24    194s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1723.5M
[02/20 13:59:24    194s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1723.5M
[02/20 13:59:24    194s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1738.8M
[02/20 13:59:24    194s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1388.9M, totSessionCpu=0:03:14 **
[02/20 13:59:24    194s] Setting latch borrow mode to budget during optimization.
[02/20 13:59:24    194s] Info: Done creating the CCOpt slew target map.
[02/20 13:59:24    194s] *** Timing Is met
[02/20 13:59:24    194s] *** Check timing (0:00:00.0)
[02/20 13:59:24    194s] *** Setup timing is met (target slack 0ns)
[02/20 13:59:24    194s]   Timing/DRV Snapshot: (REF)
[02/20 13:59:24    194s]      Weighted WNS: 0.000
[02/20 13:59:24    194s]       All  PG WNS: 0.000
[02/20 13:59:24    194s]       High PG WNS: 0.000
[02/20 13:59:24    194s]       All  PG TNS: 0.000
[02/20 13:59:24    194s]       High PG TNS: 0.000
[02/20 13:59:24    194s]          Tran DRV: 0
[02/20 13:59:24    194s]           Cap DRV: 0
[02/20 13:59:24    194s]        Fanout DRV: 0
[02/20 13:59:24    194s]            Glitch: 0
[02/20 13:59:24    194s]    Category Slack: { [L, 0.351] [H, 0.351] }
[02/20 13:59:24    194s] 
[02/20 13:59:24    194s] 
[02/20 13:59:24    194s] Creating Lib Analyzer ...
[02/20 13:59:24    194s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:59:24    194s] Creating Cell Server ...(0, 0, 0, 0)
[02/20 13:59:24    194s] Summary for sequential cells identification: 
[02/20 13:59:24    194s]   Identified SBFF number: 199
[02/20 13:59:24    194s]   Identified MBFF number: 0
[02/20 13:59:24    194s]   Identified SB Latch number: 0
[02/20 13:59:24    194s]   Identified MB Latch number: 0
[02/20 13:59:24    194s]   Not identified SBFF number: 0
[02/20 13:59:24    194s]   Not identified MBFF number: 0
[02/20 13:59:24    194s]   Not identified SB Latch number: 0
[02/20 13:59:24    194s]   Not identified MB Latch number: 0
[02/20 13:59:24    194s]   Number of sequential cells which are not FFs: 104
[02/20 13:59:24    194s]  Visiting view : WC_VIEW
[02/20 13:59:24    194s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[02/20 13:59:24    194s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[02/20 13:59:24    194s]  Visiting view : BC_VIEW
[02/20 13:59:24    194s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[02/20 13:59:24    194s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[02/20 13:59:24    194s]  Setting StdDelay to 14.50
[02/20 13:59:24    194s] Creating Cell Server, finished. 
[02/20 13:59:24    194s] 
[02/20 13:59:24    194s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[02/20 13:59:24    194s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[02/20 13:59:24    194s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/20 13:59:24    194s] 
[02/20 13:59:25    195s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:16 mem=1726.8M
[02/20 13:59:25    195s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:16 mem=1726.8M
[02/20 13:59:25    195s] Creating Lib Analyzer, finished. 
[02/20 13:59:25    195s] ### Creating LA Mngr. totSessionCpu=0:03:16 mem=1726.8M
[02/20 13:59:25    195s] ### Creating LA Mngr, finished. totSessionCpu=0:03:16 mem=1726.8M
[02/20 13:59:26    195s] ### Creating LA Mngr. totSessionCpu=0:03:16 mem=1847.3M
[02/20 13:59:26    195s] ### Creating LA Mngr, finished. totSessionCpu=0:03:16 mem=1847.3M
[02/20 13:59:26    195s] Default Rule : ""
[02/20 13:59:26    195s] Non Default Rules :
[02/20 13:59:26    195s] Worst Slack : 0.351 ns
[02/20 13:59:26    195s] 
[02/20 13:59:26    195s] Start Layer Assignment ...
[02/20 13:59:26    195s] WNS(0.351ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[02/20 13:59:26    195s] 
[02/20 13:59:26    195s] Select 0 cadidates out of 49.
[02/20 13:59:26    195s] No critical nets selected. Skipped !
[02/20 13:59:26    195s] GigaOpt: setting up router preferences
[02/20 13:59:26    195s]         design wns: 0.3509
[02/20 13:59:26    195s]         slack threshold: 1.8009
[02/20 13:59:26    195s] GigaOpt: 0 nets assigned router directives
[02/20 13:59:26    195s] 
[02/20 13:59:26    195s] Start Assign Priority Nets ...
[02/20 13:59:26    195s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/20 13:59:26    195s] Existing Priority Nets 0 (0.0%)
[02/20 13:59:26    195s] Assigned Priority Nets 0 (0.0%)
[02/20 13:59:26    195s] ### Creating LA Mngr. totSessionCpu=0:03:16 mem=1847.3M
[02/20 13:59:26    195s] ### Creating LA Mngr, finished. totSessionCpu=0:03:16 mem=1847.3M
[02/20 13:59:26    195s] Default Rule : ""
[02/20 13:59:26    195s] Non Default Rules :
[02/20 13:59:26    195s] Worst Slack : 0.351 ns
[02/20 13:59:26    195s] 
[02/20 13:59:26    195s] Start Layer Assignment ...
[02/20 13:59:26    195s] WNS(0.351ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[02/20 13:59:26    195s] 
[02/20 13:59:26    195s] Select 0 cadidates out of 49.
[02/20 13:59:26    195s] No critical nets selected. Skipped !
[02/20 13:59:26    195s] GigaOpt: setting up router preferences
[02/20 13:59:26    195s]         design wns: 0.3509
[02/20 13:59:26    195s]         slack threshold: 1.8009
[02/20 13:59:26    195s] GigaOpt: 0 nets assigned router directives
[02/20 13:59:26    195s] 
[02/20 13:59:26    195s] Start Assign Priority Nets ...
[02/20 13:59:26    195s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/20 13:59:26    195s] Existing Priority Nets 0 (0.0%)
[02/20 13:59:26    195s] Assigned Priority Nets 0 (0.0%)
[02/20 13:59:26    195s] ** Profile ** Start :  cpu=0:00:00.0, mem=1861.4M
[02/20 13:59:26    195s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1861.4M
[02/20 13:59:26    195s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.068, MEM:1861.4M
[02/20 13:59:26    195s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1861.4M
[02/20 13:59:26    195s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1861.4M
[02/20 13:59:26    196s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1861.4M
[02/20 13:59:26    196s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1861.4M
[02/20 13:59:26    196s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1415.0M, totSessionCpu=0:03:16 **
[02/20 13:59:26    196s] Running refinePlace -preserveRouting true -hardFence false
[02/20 13:59:26    196s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1734.4M
[02/20 13:59:26    196s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1734.4M
[02/20 13:59:26    196s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1734.4M
[02/20 13:59:26    196s] z: 2, totalTracks: 1
[02/20 13:59:26    196s] z: 4, totalTracks: 1
[02/20 13:59:26    196s] z: 6, totalTracks: 1
[02/20 13:59:26    196s] z: 8, totalTracks: 1
[02/20 13:59:26    196s] #spOpts: N=65 
[02/20 13:59:26    196s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1734.4M
[02/20 13:59:26    196s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.080, REAL:0.079, MEM:1734.4M
[02/20 13:59:26    196s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1734.4MB).
[02/20 13:59:26    196s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.090, MEM:1734.4M
[02/20 13:59:26    196s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.090, REAL:0.090, MEM:1734.4M
[02/20 13:59:26    196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22464.17
[02/20 13:59:26    196s] OPERPROF:   Starting RefinePlace at level 2, MEM:1734.4M
[02/20 13:59:26    196s] *** Starting refinePlace (0:03:16 mem=1734.4M) ***
[02/20 13:59:26    196s] Total net bbox length = 4.925e+02 (3.431e+02 1.494e+02) (ext = 2.679e+02)
[02/20 13:59:26    196s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1734.4M
[02/20 13:59:26    196s] Starting refinePlace ...
[02/20 13:59:26    196s] ** Cut row section cpu time 0:00:00.0.
[02/20 13:59:26    196s]    Spread Effort: high, post-route mode, useDDP on.
[02/20 13:59:26    196s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1734.4MB) @(0:03:16 - 0:03:16).
[02/20 13:59:26    196s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:59:26    196s] wireLenOptFixPriorityInst 18 inst fixed
[02/20 13:59:26    196s] 
[02/20 13:59:26    196s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/20 13:59:26    196s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:59:26    196s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1734.4MB) @(0:03:16 - 0:03:16).
[02/20 13:59:26    196s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/20 13:59:26    196s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1734.4MB
[02/20 13:59:26    196s] Statistics of distance of Instance movement in refine placement:
[02/20 13:59:26    196s]   maximum (X+Y) =         0.00 um
[02/20 13:59:26    196s]   mean    (X+Y) =         0.00 um
[02/20 13:59:26    196s] Summary Report:
[02/20 13:59:26    196s] Instances move: 0 (out of 28 movable)
[02/20 13:59:26    196s] Instances flipped: 0
[02/20 13:59:26    196s] Mean displacement: 0.00 um
[02/20 13:59:26    196s] Max displacement: 0.00 um 
[02/20 13:59:26    196s] Total instances moved : 0
[02/20 13:59:26    196s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.000, REAL:0.005, MEM:1734.4M
[02/20 13:59:26    196s] Total net bbox length = 4.925e+02 (3.431e+02 1.494e+02) (ext = 2.679e+02)
[02/20 13:59:26    196s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1734.4MB
[02/20 13:59:26    196s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1734.4MB) @(0:03:16 - 0:03:16).
[02/20 13:59:26    196s] *** Finished refinePlace (0:03:16 mem=1734.4M) ***
[02/20 13:59:26    196s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22464.17
[02/20 13:59:26    196s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.010, MEM:1734.4M
[02/20 13:59:26    196s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1734.4M
[02/20 13:59:26    196s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:1734.4M
[02/20 13:59:26    196s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.104, MEM:1734.4M
[02/20 13:59:26    196s] -routeWithEco false                       # bool, default=false
[02/20 13:59:26    196s] -routeWithEco true                        # bool, default=false, user setting
[02/20 13:59:26    196s] -routeSelectedNetOnly false               # bool, default=false, user setting
[02/20 13:59:26    196s] -routeWithTimingDriven true               # bool, default=false, user setting
[02/20 13:59:26    196s] -routeWithTimingDriven false              # bool, default=false
[02/20 13:59:26    196s] -routeWithSiDriven true                   # bool, default=false, user setting
[02/20 13:59:26    196s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/20 13:59:26    196s] Existing Dirty Nets : 0
[02/20 13:59:26    196s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/20 13:59:26    196s] Reset Dirty Nets : 0
[02/20 13:59:26    196s] 
[02/20 13:59:26    196s] globalDetailRoute
[02/20 13:59:26    196s] 
[02/20 13:59:26    196s] #setNanoRouteMode -drouteAutoStop true
[02/20 13:59:26    196s] #setNanoRouteMode -drouteFixAntenna true
[02/20 13:59:26    196s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[02/20 13:59:26    196s] #setNanoRouteMode -routeSelectedNetOnly false
[02/20 13:59:26    196s] #setNanoRouteMode -routeWithEco true
[02/20 13:59:26    196s] #setNanoRouteMode -routeWithSiDriven false
[02/20 13:59:26    196s] ### Time Record (globalDetailRoute) is installed.
[02/20 13:59:26    196s] #Start globalDetailRoute on Mon Feb 20 13:59:26 2023
[02/20 13:59:26    196s] #
[02/20 13:59:26    196s] ### Time Record (Pre Callback) is installed.
[02/20 13:59:26    196s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1734.410M)
[02/20 13:59:26    196s] ### Time Record (Pre Callback) is uninstalled.
[02/20 13:59:26    196s] ### Time Record (DB Import) is installed.
[02/20 13:59:26    196s] ### Time Record (Timing Data Generation) is installed.
[02/20 13:59:26    196s] ### Time Record (Timing Data Generation) is uninstalled.
[02/20 13:59:26    196s] ### Net info: total nets: 49
[02/20 13:59:26    196s] ### Net info: dirty nets: 0
[02/20 13:59:26    196s] ### Net info: marked as disconnected nets: 0
[02/20 13:59:26    196s] #num needed restored net=0
[02/20 13:59:26    196s] #need_extraction net=0 (total=49)
[02/20 13:59:26    196s] ### Net info: fully routed nets: 47
[02/20 13:59:26    196s] ### Net info: trivial (< 2 pins) nets: 2
[02/20 13:59:26    196s] ### Net info: unrouted nets: 0
[02/20 13:59:26    196s] ### Net info: re-extraction nets: 0
[02/20 13:59:26    196s] ### Net info: ignored nets: 0
[02/20 13:59:26    196s] ### Net info: skip routing nets: 0
[02/20 13:59:26    196s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[02/20 13:59:26    196s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[02/20 13:59:26    196s] ### Time Record (DB Import) is uninstalled.
[02/20 13:59:26    196s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[02/20 13:59:26    196s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[02/20 13:59:26    196s] #       d2857f6f1197a5e9dbdec37d87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[02/20 13:59:26    196s] #       54f510fd7d898fe56ab7ff052a1297a60d4e50169dbf37fef1497d709e828bf17aff5fbf
[02/20 13:59:26    196s] #       416509b97c1d6597b66be238a70b8abe77949dbaae1d458c2a938865124d1fbbc12a443f
[02/20 13:59:26    196s] #       04a39835925ef21355d0da108adccc5037d58c3a2ed250a1380d95d0a91d50b24d328ce4
[02/20 13:59:26    196s] #       9eb0d2a4852c40e2e6ced7fe36bd3b6c69d22fe70c6579ca7df104e09fd9a1
[02/20 13:59:26    196s] #
[02/20 13:59:26    196s] #Skip comparing routing design signature in db-snapshot flow
[02/20 13:59:26    196s] #RTESIG:78da8d91cb6ac3301045bbce570c4a162e34aeae5e236f0bdd3621b4dd06972a25e0c420
[02/20 13:59:26    196s] #       c98bfc7d4d2874632ccf760e770e77d69bcfd703093435789b24f311f4765012d0722b95
[02/20 13:59:26    196s] #       e46734c771f5f12256ebcd6eff0e34244e6d9782a02a87786de3ed89861422a590f3f9fa
[02/20 13:59:26    196s] #       f3f8072a4fa8e57da83a757d9ba7396d28c72150f5d5f7dd2462952b229e49b443ee47ab
[02/20 13:59:26    196s] #       94e3b898c4bc9574979f8982d696606abb40dd360be2d89421a3b80c39e8520f70c6fcff
[02/20 13:59:26    196s] #       67a60938f6c53046b1787869cbe61e207109dfe7e152d0f2ce964f2e69d4f39cfbc32fa7
[02/20 13:59:26    196s] #       c9e654
[02/20 13:59:26    196s] #
[02/20 13:59:26    196s] ### Time Record (Global Routing) is installed.
[02/20 13:59:26    196s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:59:26    196s] ### Time Record (Data Preparation) is installed.
[02/20 13:59:26    196s] #Start routing data preparation on Mon Feb 20 13:59:26 2023
[02/20 13:59:26    196s] #
[02/20 13:59:26    196s] #Minimum voltage of a net in the design = 0.000.
[02/20 13:59:26    196s] #Maximum voltage of a net in the design = 1.100.
[02/20 13:59:26    196s] #Voltage range [0.000 - 1.100] has 47 nets.
[02/20 13:59:26    196s] #Voltage range [0.900 - 1.100] has 1 net.
[02/20 13:59:26    196s] #Voltage range [0.000 - 0.000] has 1 net.
[02/20 13:59:26    196s] ### Time Record (Cell Pin Access) is installed.
[02/20 13:59:26    196s] #Initial pin access analysis.
[02/20 13:59:26    196s] #Detail pin access analysis.
[02/20 13:59:26    196s] ### Time Record (Cell Pin Access) is uninstalled.
[02/20 13:59:26    196s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[02/20 13:59:26    196s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:59:26    196s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:59:26    196s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:59:26    196s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:59:26    196s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[02/20 13:59:26    196s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:59:26    196s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[02/20 13:59:26    196s] #Regenerating Ggrids automatically.
[02/20 13:59:26    196s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[02/20 13:59:26    196s] #Using automatically generated G-grids.
[02/20 13:59:27    196s] #Done routing data preparation.
[02/20 13:59:27    196s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1416.93 (MB), peak = 1477.63 (MB)
[02/20 13:59:27    196s] ### Time Record (Data Preparation) is uninstalled.
[02/20 13:59:27    196s] ### Time Record (Special Wire Merging) is installed.
[02/20 13:59:27    196s] #Merging special wires: starts on Mon Feb 20 13:59:27 2023 with memory = 1416.93 (MB), peak = 1477.63 (MB)
[02/20 13:59:27    196s] #
[02/20 13:59:27    196s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[02/20 13:59:27    196s] ### Time Record (Special Wire Merging) is uninstalled.
[02/20 13:59:27    196s] #Found 0 nets for post-route si or timing fixing.
[02/20 13:59:27    196s] #
[02/20 13:59:27    196s] #Finished routing data preparation on Mon Feb 20 13:59:27 2023
[02/20 13:59:27    196s] #
[02/20 13:59:27    196s] #Cpu time = 00:00:01
[02/20 13:59:27    196s] #Elapsed time = 00:00:01
[02/20 13:59:27    196s] #Increased memory = 5.75 (MB)
[02/20 13:59:27    196s] #Total memory = 1416.93 (MB)
[02/20 13:59:27    196s] #Peak memory = 1477.63 (MB)
[02/20 13:59:27    196s] #
[02/20 13:59:27    196s] ### Time Record (Global Routing) is installed.
[02/20 13:59:27    196s] #
[02/20 13:59:27    196s] #Start global routing on Mon Feb 20 13:59:27 2023
[02/20 13:59:27    196s] #
[02/20 13:59:27    196s] #
[02/20 13:59:27    196s] #Start global routing initialization on Mon Feb 20 13:59:27 2023
[02/20 13:59:27    196s] #
[02/20 13:59:27    196s] #WARNING (NRGR-22) Design is already detail routed.
[02/20 13:59:27    196s] ### Time Record (Global Routing) is uninstalled.
[02/20 13:59:27    196s] ### Time Record (Track Assignment) is installed.
[02/20 13:59:27    196s] ### Time Record (Track Assignment) is uninstalled.
[02/20 13:59:27    196s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/20 13:59:27    196s] #Cpu time = 00:00:01
[02/20 13:59:27    196s] #Elapsed time = 00:00:01
[02/20 13:59:27    196s] #Increased memory = 5.81 (MB)
[02/20 13:59:27    196s] #Total memory = 1416.93 (MB)
[02/20 13:59:27    196s] #Peak memory = 1477.63 (MB)
[02/20 13:59:27    196s] ### Time Record (Detail Routing) is installed.
[02/20 13:59:27    196s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:59:27    197s] #
[02/20 13:59:27    197s] #Start Detail Routing..
[02/20 13:59:27    197s] #start initial detail routing ...
[02/20 13:59:27    197s] ### Design has 0 dirty nets, has valid drcs
[02/20 13:59:27    197s] #   number of violations = 0
[02/20 13:59:27    197s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.67 (MB), peak = 1477.63 (MB)
[02/20 13:59:27    197s] #Complete Detail Routing.
[02/20 13:59:27    197s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:59:27    197s] #Total wire length = 517 um.
[02/20 13:59:27    197s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:59:27    197s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:59:27    197s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:59:27    197s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:59:27    197s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:59:27    197s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:59:27    197s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:59:27    197s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:59:27    197s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:59:27    197s] #Total number of vias = 216
[02/20 13:59:27    197s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:59:27    197s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:59:27    197s] #Up-Via Summary (total 216):
[02/20 13:59:27    197s] #                   single-cut          multi-cut      Total
[02/20 13:59:27    197s] #-----------------------------------------------------------
[02/20 13:59:27    197s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:59:27    197s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:59:27    197s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:59:27    197s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:59:27    197s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:59:27    197s] #-----------------------------------------------------------
[02/20 13:59:27    197s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:59:27    197s] #
[02/20 13:59:27    197s] #Total number of DRC violations = 0
[02/20 13:59:27    197s] ### Time Record (Detail Routing) is uninstalled.
[02/20 13:59:27    197s] #Cpu time = 00:00:01
[02/20 13:59:27    197s] #Elapsed time = 00:00:01
[02/20 13:59:27    197s] #Increased memory = 0.03 (MB)
[02/20 13:59:27    197s] #Total memory = 1416.95 (MB)
[02/20 13:59:27    197s] #Peak memory = 1477.63 (MB)
[02/20 13:59:27    197s] ### Time Record (Antenna Fixing) is installed.
[02/20 13:59:27    197s] #
[02/20 13:59:27    197s] #start routing for process antenna violation fix ...
[02/20 13:59:27    197s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[02/20 13:59:28    198s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1418.50 (MB), peak = 1477.63 (MB)
[02/20 13:59:28    198s] #
[02/20 13:59:28    198s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:59:28    198s] #Total wire length = 517 um.
[02/20 13:59:28    198s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:59:28    198s] #Total number of vias = 216
[02/20 13:59:28    198s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:59:28    198s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:59:28    198s] #Up-Via Summary (total 216):
[02/20 13:59:28    198s] #                   single-cut          multi-cut      Total
[02/20 13:59:28    198s] #-----------------------------------------------------------
[02/20 13:59:28    198s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:59:28    198s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:59:28    198s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:59:28    198s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:59:28    198s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:59:28    198s] #-----------------------------------------------------------
[02/20 13:59:28    198s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:59:28    198s] #
[02/20 13:59:28    198s] #Total number of DRC violations = 0
[02/20 13:59:28    198s] #Total number of net violated process antenna rule = 0
[02/20 13:59:28    198s] #
[02/20 13:59:28    198s] #
[02/20 13:59:28    198s] #Total number of nets with non-default rule or having extra spacing = 1
[02/20 13:59:28    198s] #Total wire length = 517 um.
[02/20 13:59:28    198s] #Total half perimeter of net bounding box = 525 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M1 = 144 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M2 = 128 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M3 = 201 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M4 = 23 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M5 = 11 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M6 = 9 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M7 = 0 um.
[02/20 13:59:28    198s] #Total wire length on LAYER M8 = 0 um.
[02/20 13:59:28    198s] #Total number of vias = 216
[02/20 13:59:28    198s] #Total number of multi-cut vias = 159 ( 73.6%)
[02/20 13:59:28    198s] #Total number of single cut vias = 57 ( 26.4%)
[02/20 13:59:28    198s] #Up-Via Summary (total 216):
[02/20 13:59:28    198s] #                   single-cut          multi-cut      Total
[02/20 13:59:28    198s] #-----------------------------------------------------------
[02/20 13:59:28    198s] # M1                57 ( 53.3%)        50 ( 46.7%)        107
[02/20 13:59:28    198s] # M2                 0 (  0.0%)        88 (100.0%)         88
[02/20 13:59:28    198s] # M3                 0 (  0.0%)        16 (100.0%)         16
[02/20 13:59:28    198s] # M4                 0 (  0.0%)         3 (100.0%)          3
[02/20 13:59:28    198s] # M5                 0 (  0.0%)         2 (100.0%)          2
[02/20 13:59:28    198s] #-----------------------------------------------------------
[02/20 13:59:28    198s] #                   57 ( 26.4%)       159 ( 73.6%)        216 
[02/20 13:59:28    198s] #
[02/20 13:59:28    198s] #Total number of DRC violations = 0
[02/20 13:59:28    198s] #Total number of net violated process antenna rule = 0
[02/20 13:59:28    198s] #
[02/20 13:59:28    198s] ### Time Record (Antenna Fixing) is uninstalled.
[02/20 13:59:28    198s] #detailRoute Statistics:
[02/20 13:59:28    198s] #Cpu time = 00:00:01
[02/20 13:59:28    198s] #Elapsed time = 00:00:01
[02/20 13:59:28    198s] #Increased memory = 2.02 (MB)
[02/20 13:59:28    198s] #Total memory = 1418.94 (MB)
[02/20 13:59:28    198s] #Peak memory = 1477.63 (MB)
[02/20 13:59:28    198s] #Skip updating routing design signature in db-snapshot flow
[02/20 13:59:28    198s] ### Time Record (DB Export) is installed.
[02/20 13:59:28    198s] ### Time Record (DB Export) is uninstalled.
[02/20 13:59:28    198s] ### Time Record (Post Callback) is installed.
[02/20 13:59:28    198s] ### Time Record (Post Callback) is uninstalled.
[02/20 13:59:28    198s] #
[02/20 13:59:28    198s] #globalDetailRoute statistics:
[02/20 13:59:28    198s] #Cpu time = 00:00:02
[02/20 13:59:28    198s] #Elapsed time = 00:00:02
[02/20 13:59:28    198s] #Increased memory = -0.38 (MB)
[02/20 13:59:28    198s] #Total memory = 1414.73 (MB)
[02/20 13:59:28    198s] #Peak memory = 1477.63 (MB)
[02/20 13:59:28    198s] #Number of warnings = 1
[02/20 13:59:28    198s] #Total number of warnings = 13
[02/20 13:59:28    198s] #Number of fails = 0
[02/20 13:59:28    198s] #Total number of fails = 0
[02/20 13:59:28    198s] #Complete globalDetailRoute on Mon Feb 20 13:59:28 2023
[02/20 13:59:28    198s] #
[02/20 13:59:28    198s] ### Time Record (globalDetailRoute) is uninstalled.
[02/20 13:59:28    198s] ### 
[02/20 13:59:28    198s] ###   Scalability Statistics
[02/20 13:59:28    198s] ### 
[02/20 13:59:28    198s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:59:28    198s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/20 13:59:28    198s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:59:28    198s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:28    198s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:28    198s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:28    198s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:28    198s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:28    198s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:28    198s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:28    198s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/20 13:59:28    198s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:28    198s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/20 13:59:28    198s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[02/20 13:59:28    198s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[02/20 13:59:28    198s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[02/20 13:59:28    198s] ### --------------------------------+----------------+----------------+----------------+
[02/20 13:59:28    198s] ### 
[02/20 13:59:28    198s] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1414.7M, totSessionCpu=0:03:18 **
[02/20 13:59:28    198s] -routeWithEco false                       # bool, default=false
[02/20 13:59:28    198s] -routeSelectedNetOnly false               # bool, default=false, user setting
[02/20 13:59:28    198s] -routeWithTimingDriven true               # bool, default=false, user setting
[02/20 13:59:28    198s] -routeWithSiDriven true                   # bool, default=false, user setting
[02/20 13:59:28    198s] New Signature Flow (restoreNanoRouteOptions) ....
[02/20 13:59:28    198s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/20 13:59:28    198s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/20 13:59:28    198s] PostRoute (effortLevel low) RC Extraction called for design add.
[02/20 13:59:28    198s] RC Extraction called in multi-corner(2) mode.
[02/20 13:59:28    198s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:59:28    198s] Process corner(s) are loaded.
[02/20 13:59:28    198s]  Corner: Cmax
[02/20 13:59:28    198s]  Corner: Cmin
[02/20 13:59:28    198s] extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
[02/20 13:59:28    198s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/20 13:59:28    198s]       RC Corner Indexes            0       1   
[02/20 13:59:28    198s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/20 13:59:28    198s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/20 13:59:28    198s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/20 13:59:28    198s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/20 13:59:28    198s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/20 13:59:28    198s] Shrink Factor                : 1.00000
[02/20 13:59:28    198s] LayerId::1 widthSet size::4
[02/20 13:59:28    198s] LayerId::2 widthSet size::4
[02/20 13:59:28    198s] LayerId::3 widthSet size::4
[02/20 13:59:28    198s] LayerId::4 widthSet size::4
[02/20 13:59:28    198s] LayerId::5 widthSet size::4
[02/20 13:59:28    198s] LayerId::6 widthSet size::4
[02/20 13:59:28    198s] LayerId::7 widthSet size::4
[02/20 13:59:28    198s] LayerId::8 widthSet size::4
[02/20 13:59:28    198s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:28    198s] Initializing multi-corner resistance tables ...
[02/20 13:59:28    198s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:28    198s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1737.4M)
[02/20 13:59:28    198s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for storing RC.
[02/20 13:59:28    198s] Extracted 10.4839% (CPU Time= 0:00:00.0  MEM= 1765.4M)
[02/20 13:59:28    198s] Extracted 20.5645% (CPU Time= 0:00:00.0  MEM= 1789.4M)
[02/20 13:59:28    198s] Extracted 30.6452% (CPU Time= 0:00:00.0  MEM= 1789.4M)
[02/20 13:59:28    198s] Extracted 40.7258% (CPU Time= 0:00:00.0  MEM= 1789.4M)
[02/20 13:59:28    198s] Extracted 50.8065% (CPU Time= 0:00:00.0  MEM= 1789.4M)
[02/20 13:59:28    198s] Extracted 60.4839% (CPU Time= 0:00:00.0  MEM= 1789.4M)
[02/20 13:59:28    198s] Extracted 70.5645% (CPU Time= 0:00:00.0  MEM= 1789.4M)
[02/20 13:59:28    198s] Extracted 80.6452% (CPU Time= 0:00:00.0  MEM= 1789.4M)
[02/20 13:59:28    198s] Extracted 90.7258% (CPU Time= 0:00:00.0  MEM= 1789.4M)
[02/20 13:59:28    198s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1789.4M)
[02/20 13:59:28    198s] Number of Extracted Resistors     : 516
[02/20 13:59:28    198s] Number of Extracted Ground Cap.   : 507
[02/20 13:59:28    198s] Number of Extracted Coupling Cap. : 288
[02/20 13:59:28    198s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1758.125M)
[02/20 13:59:28    198s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/20 13:59:28    198s]  Corner: Cmax
[02/20 13:59:28    198s]  Corner: Cmin
[02/20 13:59:28    198s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1758.1M)
[02/20 13:59:28    198s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb_Filter.rcdb.d' for storing RC.
[02/20 13:59:29    198s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1766.125M)
[02/20 13:59:29    198s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1766.125M)
[02/20 13:59:29    198s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1766.125M)
[02/20 13:59:29    198s] processing rcdb (/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d) for hinst (top) of cell (add);
[02/20 13:59:29    198s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 0 access done (mem: 1766.125M)
[02/20 13:59:29    198s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1766.125M)
[02/20 13:59:29    198s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1766.125M)
[02/20 13:59:29    198s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1366.4M, totSessionCpu=0:03:19 **
[02/20 13:59:29    198s] Starting delay calculation for Setup views
[02/20 13:59:29    198s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:59:29    199s] #################################################################################
[02/20 13:59:29    199s] # Design Stage: PostRoute
[02/20 13:59:29    199s] # Design Name: add
[02/20 13:59:29    199s] # Design Mode: 65nm
[02/20 13:59:29    199s] # Analysis Mode: MMMC OCV 
[02/20 13:59:29    199s] # Parasitics Mode: SPEF/RCDB
[02/20 13:59:29    199s] # Signoff Settings: SI On 
[02/20 13:59:29    199s] #################################################################################
[02/20 13:59:30    199s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:59:30    199s] Setting infinite Tws ...
[02/20 13:59:30    199s] First Iteration Infinite Tw... 
[02/20 13:59:30    199s] Calculate early delays in OCV mode...
[02/20 13:59:30    199s] Calculate late delays in OCV mode...
[02/20 13:59:30    199s] Topological Sorting (REAL = 0:00:00.0, MEM = 1716.9M, InitMEM = 1716.9M)
[02/20 13:59:30    199s] Start delay calculation (fullDC) (1 T). (MEM=1716.93)
[02/20 13:59:30    199s] LayerId::1 widthSet size::4
[02/20 13:59:30    199s] LayerId::2 widthSet size::4
[02/20 13:59:30    199s] LayerId::3 widthSet size::4
[02/20 13:59:30    199s] LayerId::4 widthSet size::4
[02/20 13:59:30    199s] LayerId::5 widthSet size::4
[02/20 13:59:30    199s] LayerId::6 widthSet size::4
[02/20 13:59:30    199s] LayerId::7 widthSet size::4
[02/20 13:59:30    199s] LayerId::8 widthSet size::4
[02/20 13:59:30    199s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:30    199s] Initializing multi-corner resistance tables ...
[02/20 13:59:30    199s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:30    199s] End AAE Lib Interpolated Model. (MEM=1728.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:30    199s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1728.539M)
[02/20 13:59:30    199s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1728.5M)
[02/20 13:59:30    199s] Total number of fetched objects 47
[02/20 13:59:30    199s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:59:30    199s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:30    199s] End delay calculation. (MEM=1776.22 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:30    199s] End delay calculation (fullDC). (MEM=1776.22 CPU=0:00:00.5 REAL=0:00:00.0)
[02/20 13:59:30    199s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1776.2M) ***
[02/20 13:59:30    199s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.2M)
[02/20 13:59:30    199s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:59:30    199s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.2M)
[02/20 13:59:30    199s] Starting SI iteration 2
[02/20 13:59:30    199s] Calculate early delays in OCV mode...
[02/20 13:59:30    199s] Calculate late delays in OCV mode...
[02/20 13:59:30    199s] Start delay calculation (fullDC) (1 T). (MEM=1741.34)
[02/20 13:59:30    199s] End AAE Lib Interpolated Model. (MEM=1741.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:30    199s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:59:30    199s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:59:30    199s] Total number of fetched objects 47
[02/20 13:59:30    199s] AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
[02/20 13:59:30    199s] End delay calculation. (MEM=1747.49 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:30    199s] End delay calculation (fullDC). (MEM=1747.49 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:59:30    199s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1747.5M) ***
[02/20 13:59:30    199s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:20 mem=1747.5M)
[02/20 13:59:30    199s] End AAE Lib Interpolated Model. (MEM=1747.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:30    199s] ** Profile ** Start :  cpu=0:00:00.0, mem=1747.5M
[02/20 13:59:30    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1747.5M
[02/20 13:59:30    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:1747.5M
[02/20 13:59:30    200s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1747.5M
[02/20 13:59:30    200s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1747.5M
[02/20 13:59:30    200s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1762.8M
[02/20 13:59:30    200s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1762.8M
[02/20 13:59:30    200s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1407.4M, totSessionCpu=0:03:20 **
[02/20 13:59:30    200s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1407.4M, totSessionCpu=0:03:20 **
[02/20 13:59:30    200s] Executing marking Critical Nets1
[02/20 13:59:30    200s] *** Timing Is met
[02/20 13:59:30    200s] *** Check timing (0:00:00.0)
[02/20 13:59:30    200s] Running postRoute recovery in postEcoRoute mode
[02/20 13:59:30    200s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1407.4M, totSessionCpu=0:03:20 **
[02/20 13:59:30    200s]   Timing/DRV Snapshot: (TGT)
[02/20 13:59:30    200s]      Weighted WNS: 0.000
[02/20 13:59:30    200s]       All  PG WNS: 0.000
[02/20 13:59:30    200s]       High PG WNS: 0.000
[02/20 13:59:30    200s]       All  PG TNS: 0.000
[02/20 13:59:30    200s]       High PG TNS: 0.000
[02/20 13:59:30    200s]          Tran DRV: 0
[02/20 13:59:30    200s]           Cap DRV: 0
[02/20 13:59:30    200s]        Fanout DRV: 0
[02/20 13:59:30    200s]            Glitch: 0
[02/20 13:59:30    200s]    Category Slack: { [L, 0.351] [H, 0.351] }
[02/20 13:59:30    200s] 
[02/20 13:59:30    200s] Checking setup slack degradation ...
[02/20 13:59:30    200s] 
[02/20 13:59:30    200s] Recovery Manager:
[02/20 13:59:30    200s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.145) - Skip
[02/20 13:59:30    200s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.073) - Skip
[02/20 13:59:30    200s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/20 13:59:30    200s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/20 13:59:30    200s] 
[02/20 13:59:30    200s] Checking DRV degradation...
[02/20 13:59:30    200s] 
[02/20 13:59:30    200s] Recovery Manager:
[02/20 13:59:30    200s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/20 13:59:30    200s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/20 13:59:30    200s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/20 13:59:30    200s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/20 13:59:30    200s] 
[02/20 13:59:30    200s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/20 13:59:30    200s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1724.76M, totSessionCpu=0:03:20).
[02/20 13:59:30    200s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1407.4M, totSessionCpu=0:03:20 **
[02/20 13:59:30    200s] 
[02/20 13:59:30    200s] Latch borrow mode reset to max_borrow
[02/20 13:59:30    200s] <optDesign CMD> Restore Using all VT Cells
[02/20 13:59:30    200s] cleaningup cpe interface
[02/20 13:59:31    200s] Reported timing to dir ./timingReports
[02/20 13:59:31    200s] **optDesign ... cpu = 0:00:14, real = 0:00:16, mem = 1400.3M, totSessionCpu=0:03:20 **
[02/20 13:59:31    200s] End AAE Lib Interpolated Model. (MEM=1724.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:31    200s] Begin: glitch net info
[02/20 13:59:31    200s] glitch slack range: number of glitch nets
[02/20 13:59:31    200s] glitch slack < -0.32 : 0
[02/20 13:59:31    200s] -0.32 < glitch slack < -0.28 : 0
[02/20 13:59:31    200s] -0.28 < glitch slack < -0.24 : 0
[02/20 13:59:31    200s] -0.24 < glitch slack < -0.2 : 0
[02/20 13:59:31    200s] -0.2 < glitch slack < -0.16 : 0
[02/20 13:59:31    200s] -0.16 < glitch slack < -0.12 : 0
[02/20 13:59:31    200s] -0.12 < glitch slack < -0.08 : 0
[02/20 13:59:31    200s] -0.08 < glitch slack < -0.04 : 0
[02/20 13:59:31    200s] -0.04 < glitch slack : 0
[02/20 13:59:31    200s] End: glitch net info
[02/20 13:59:31    200s] ** Profile ** Start :  cpu=0:00:00.0, mem=1724.8M
[02/20 13:59:31    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1724.8M
[02/20 13:59:31    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:1724.8M
[02/20 13:59:31    200s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1724.8M
[02/20 13:59:31    200s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1734.8M
[02/20 13:59:31    200s] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1726.8M
[02/20 13:59:32    200s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1724.8M
[02/20 13:59:32    200s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.351  |  0.351  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (97.308% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1724.8M
[02/20 13:59:32    200s] **optDesign ... cpu = 0:00:14, real = 0:00:17, mem = 1397.1M, totSessionCpu=0:03:20 **
[02/20 13:59:32    200s]  ReSet Options after AAE Based Opt flow 
[02/20 13:59:32    200s] *** Finished optDesign ***
[02/20 13:59:32    200s] cleaningup cpe interface
[02/20 13:59:32    200s] cleaningup cpe interface
[02/20 13:59:32    200s] 
[02/20 13:59:32    200s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.2 real=0:00:22.8)
[02/20 13:59:32    200s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[02/20 13:59:32    200s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.4 real=0:00:02.4)
[02/20 13:59:32    200s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.4 real=0:00:03.2)
[02/20 13:59:32    200s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[02/20 13:59:32    200s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[02/20 13:59:32    200s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[02/20 13:59:32    200s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:32    200s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:32    200s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/20 13:59:32    200s] Info: pop threads available for lower-level modules during optimization.
[02/20 13:59:32    200s] Deleting Lib Analyzer.
[02/20 13:59:32    200s] Info: Destroy the CCOpt slew target map.
[02/20 13:59:32    200s] clean pInstBBox. size 0
[02/20 13:59:32    200s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/20 13:59:32    200s] All LLGs are deleted
[02/20 13:59:32    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1724.8M
[02/20 13:59:32    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1724.8M
[02/20 13:59:32    200s] 
[02/20 13:59:32    200s] =============================================================================================
[02/20 13:59:32    200s]  Final TAT Report for optDesign
[02/20 13:59:32    200s] =============================================================================================
[02/20 13:59:32    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/20 13:59:32    200s] ---------------------------------------------------------------------------------------------
[02/20 13:59:32    200s] [ ViewPruning            ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ CheckPlace             ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/20 13:59:32    200s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/20 13:59:32    200s] [ LayerAssignment        ]      2   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/20 13:59:32    200s] [ EcoRoute               ]      1   0:00:02.1  (  11.8 % )     0:00:02.1 /  0:00:02.1    1.0
[02/20 13:59:32    200s] [ ExtractRC              ]      2   0:00:02.2  (  12.4 % )     0:00:02.2 /  0:00:01.2    0.5
[02/20 13:59:32    200s] [ TimingUpdate           ]     10   0:00:00.1  (   0.4 % )     0:00:02.0 /  0:00:02.0    1.0
[02/20 13:59:32    200s] [ FullDelayCalc          ]      2   0:00:02.0  (  11.0 % )     0:00:02.0 /  0:00:02.0    1.0
[02/20 13:59:32    200s] [ QThreadMaster          ]      1   0:00:00.8  (   4.5 % )     0:00:00.8 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ OptSummaryReport       ]      4   0:00:00.4  (   2.1 % )     0:00:02.0 /  0:00:00.5    0.2
[02/20 13:59:32    200s] [ TimingReport           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ DrvReport              ]      4   0:00:01.5  (   8.7 % )     0:00:01.6 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[02/20 13:59:32    200s] [ PropagateActivity      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/20 13:59:32    200s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/20 13:59:32    200s] [ LibAnalyzerInit        ]      2   0:00:02.2  (  12.2 % )     0:00:02.2 /  0:00:02.2    1.0
[02/20 13:59:32    200s] [ PowerInterfaceInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/20 13:59:32    200s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   13.7
[02/20 13:59:32    200s] [ ReportLenViolation     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ ReportGlitchViolation  ]      3   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ GenerateDrvReportData  ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.2
[02/20 13:59:32    200s] [ ReportAnalysisSummary  ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/20 13:59:32    200s] [ MISC                   ]          0:00:05.7  (  32.1 % )     0:00:05.7 /  0:00:05.7    1.0
[02/20 13:59:32    200s] ---------------------------------------------------------------------------------------------
[02/20 13:59:32    200s]  optDesign TOTAL                    0:00:17.8  ( 100.0 % )     0:00:17.8 /  0:00:14.3    0.8
[02/20 13:59:32    200s] ---------------------------------------------------------------------------------------------
[02/20 13:59:32    200s] 
[02/20 13:59:32    200s] Deleting Cell Server ...
[02/20 13:59:32    200s] <CMD> saveDesign route.enc
[02/20 13:59:32    200s] The in-memory database contained RC information but was not saved. To save 
[02/20 13:59:32    200s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/20 13:59:32    200s] so it should only be saved when it is really desired.
[02/20 13:59:33    200s] #% Begin save design ... (date=02/20 13:59:32, mem=1385.5M)
[02/20 13:59:33    200s] % Begin Save ccopt configuration ... (date=02/20 13:59:33, mem=1385.5M)
[02/20 13:59:33    200s] % End Save ccopt configuration ... (date=02/20 13:59:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1386.2M, current mem=1386.2M)
[02/20 13:59:33    200s] % Begin Save netlist data ... (date=02/20 13:59:33, mem=1386.2M)
[02/20 13:59:33    200s] Writing Binary DB to route.enc.dat/add.v.bin in single-threaded mode...
[02/20 13:59:33    200s] % End Save netlist data ... (date=02/20 13:59:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.2M, current mem=1386.2M)
[02/20 13:59:33    200s] Saving congestion map file route.enc.dat/add.route.congmap.gz ...
[02/20 13:59:33    200s] % Begin Save AAE data ... (date=02/20 13:59:33, mem=1386.5M)
[02/20 13:59:33    200s] Saving AAE Data ...
[02/20 13:59:33    200s] % End Save AAE data ... (date=02/20 13:59:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.5M, current mem=1386.5M)
[02/20 13:59:33    200s] % Begin Save clock tree data ... (date=02/20 13:59:33, mem=1394.0M)
[02/20 13:59:33    200s] % End Save clock tree data ... (date=02/20 13:59:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
[02/20 13:59:33    200s] Saving preference file route.enc.dat/gui.pref.tcl ...
[02/20 13:59:33    200s] Saving mode setting ...
[02/20 13:59:33    200s] Saving global file ...
[02/20 13:59:33    200s] % Begin Save floorplan data ... (date=02/20 13:59:33, mem=1394.2M)
[02/20 13:59:33    200s] Saving floorplan file ...
[02/20 13:59:34    200s] % End Save floorplan data ... (date=02/20 13:59:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=1394.2M, current mem=1394.2M)
[02/20 13:59:34    200s] Saving PG file route.enc.dat/add.pg.gz
[02/20 13:59:34    200s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1716.8M) ***
[02/20 13:59:34    200s] Saving Drc markers ...
[02/20 13:59:34    200s] ... No Drc file written since there is no markers found.
[02/20 13:59:34    200s] % Begin Save placement data ... (date=02/20 13:59:34, mem=1394.2M)
[02/20 13:59:34    200s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/20 13:59:34    200s] Save Adaptive View Pruing View Names to Binary file
[02/20 13:59:34    200s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1719.8M) ***
[02/20 13:59:34    200s] % End Save placement data ... (date=02/20 13:59:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.2M, current mem=1394.2M)
[02/20 13:59:34    200s] % Begin Save routing data ... (date=02/20 13:59:34, mem=1394.2M)
[02/20 13:59:34    200s] Saving route file ...
[02/20 13:59:34    200s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1716.8M) ***
[02/20 13:59:34    200s] % End Save routing data ... (date=02/20 13:59:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.2M, current mem=1394.2M)
[02/20 13:59:34    200s] Saving property file route.enc.dat/add.prop
[02/20 13:59:34    200s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1719.8M) ***
[02/20 13:59:34    200s] #Saving pin access data to file route.enc.dat/add.apa ...
[02/20 13:59:34    200s] #
[02/20 13:59:34    200s] % Begin Save power constraints data ... (date=02/20 13:59:34, mem=1394.2M)
[02/20 13:59:34    200s] % End Save power constraints data ... (date=02/20 13:59:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.2M, current mem=1394.2M)
[02/20 13:59:36    202s] Generated self-contained design route.enc.dat
[02/20 13:59:36    202s] #% End save design ... (date=02/20 13:59:36, total cpu=0:00:02.0, real=0:00:03.0, peak res=1395.0M, current mem=1395.0M)
[02/20 13:59:36    202s] *** Message Summary: 0 warning(s), 0 error(s)
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] <CMD> verifyGeometry
[02/20 13:59:36    202s]  *** Starting Verify Geometry (MEM: 1717.8) ***
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[02/20 13:59:36    202s]   VERIFY GEOMETRY ...... Starting Verification
[02/20 13:59:36    202s]   VERIFY GEOMETRY ...... Initializing
[02/20 13:59:36    202s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/20 13:59:36    202s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/20 13:59:36    202s]                   ...... bin size: 2880
[02/20 13:59:36    202s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/20 13:59:36    202s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/20 13:59:36    202s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/20 13:59:36    202s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/20 13:59:36    202s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/20 13:59:36    202s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/20 13:59:36    202s] VG: elapsed time: 0.00
[02/20 13:59:36    202s] Begin Summary ...
[02/20 13:59:36    202s]   Cells       : 0
[02/20 13:59:36    202s]   SameNet     : 0
[02/20 13:59:36    202s]   Wiring      : 0
[02/20 13:59:36    202s]   Antenna     : 0
[02/20 13:59:36    202s]   Short       : 0
[02/20 13:59:36    202s]   Overlap     : 0
[02/20 13:59:36    202s] End Summary
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] **********End: VERIFY GEOMETRY**********
[02/20 13:59:36    202s]  *** verify geometry (CPU: 0:00:00.2  MEM: 91.2M)
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] <CMD> verifyConnectivity
[02/20 13:59:36    202s] VERIFY_CONNECTIVITY use new engine.
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] ******** Start: VERIFY CONNECTIVITY ********
[02/20 13:59:36    202s] Start Time: Mon Feb 20 13:59:36 2023
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Design Name: add
[02/20 13:59:36    202s] Database Units: 2000
[02/20 13:59:36    202s] Design Boundary: (0.0000, 0.0000) (40.8000, 38.0000)
[02/20 13:59:36    202s] Error Limit = 1000; Warning Limit = 50
[02/20 13:59:36    202s] Check all nets
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Begin Summary 
[02/20 13:59:36    202s]   Found no problems or warnings.
[02/20 13:59:36    202s] End Summary
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] End Time: Mon Feb 20 13:59:36 2023
[02/20 13:59:36    202s] Time Elapsed: 0:00:00.0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] ******** End: VERIFY CONNECTIVITY ********
[02/20 13:59:36    202s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/20 13:59:36    202s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[02/20 13:59:36    202s] <CMD> report_power -outfile add.post_route.power.rpt
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Begin Power Analysis
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s]              0V	    VSS
[02/20 13:59:36    202s]            0.9V	    VDD
[02/20 13:59:36    202s] Begin Processing Timing Library for Power Calculation
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Begin Processing Timing Library for Power Calculation
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Begin Processing Power Net/Grid for Power Calculation
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.03MB/2958.57MB/1488.03MB)
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Begin Processing Timing Window Data for Power Calculation
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.03MB/2958.57MB/1488.03MB)
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Begin Processing User Attributes
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.03MB/2958.57MB/1488.03MB)
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Begin Processing Signal Activity
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.03MB/2958.57MB/1488.03MB)
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Begin Power Computation
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s]       ----------------------------------------------------------
[02/20 13:59:36    202s]       # of cell(s) missing both power/leakage table: 0
[02/20 13:59:36    202s]       # of cell(s) missing power table: 0
[02/20 13:59:36    202s]       # of cell(s) missing leakage table: 0
[02/20 13:59:36    202s]       # of MSMV cell(s) missing power_level: 0
[02/20 13:59:36    202s]       ----------------------------------------------------------
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.05MB/2958.57MB/1488.05MB)
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Begin Processing User Attributes
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.05MB/2958.57MB/1488.05MB)
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1488.05MB/2958.57MB/1488.05MB)
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] *



[02/20 13:59:36    202s] Total Power
[02/20 13:59:36    202s] -----------------------------------------------------------------------------------------
[02/20 13:59:36    202s] Total Internal Power:        0.12435807 	   93.1064%
[02/20 13:59:36    202s] Total Switching Power:       0.00661988 	    4.9563%
[02/20 13:59:36    202s] Total Leakage Power:         0.00258753 	    1.9373%
[02/20 13:59:36    202s] Total Power:                 0.13356549
[02/20 13:59:36    202s] -----------------------------------------------------------------------------------------
[02/20 13:59:36    202s] <CMD> summaryReport -nohtml -outfile add.post_route.summary.rpt
[02/20 13:59:36    202s] Creating directory summaryReport.
[02/20 13:59:36    202s] Start to collect the design information.
[02/20 13:59:36    202s] Build netlist information for Cell add.
[02/20 13:59:36    202s] Finished collecting the design information.
[02/20 13:59:36    202s] Generating standard cells used in the design report.
[02/20 13:59:36    202s] Analyze library ... 
[02/20 13:59:36    202s] Analyze netlist ... 
[02/20 13:59:36    202s] Analyze timing ... 
[02/20 13:59:36    202s] Analyze floorplan/placement ... 
[02/20 13:59:36    202s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1809.0M
[02/20 13:59:36    202s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1809.0M
[02/20 13:59:36    202s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1809.0M
[02/20 13:59:36    202s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1809.0M
[02/20 13:59:36    202s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.076, MEM:1809.0M
[02/20 13:59:36    202s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.076, MEM:1809.0M
[02/20 13:59:36    202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1809.0M
[02/20 13:59:36    202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1809.0M
[02/20 13:59:36    202s] Analysis Routing ...
[02/20 13:59:36    202s] Report saved in file add.post_route.summary.rpt.
[02/20 13:59:36    202s] <CMD> streamOut add.gds2
[02/20 13:59:36    202s] Parse map file...
[02/20 13:59:36    202s] Writing GDSII file ...
[02/20 13:59:36    202s] 	****** db unit per micron = 2000 ******
[02/20 13:59:36    202s] 	****** output gds2 file unit per micron = 2000 ******
[02/20 13:59:36    202s] 	****** unit scaling factor = 1 ******
[02/20 13:59:36    202s] Output for instance
[02/20 13:59:36    202s] Output for bump
[02/20 13:59:36    202s] Output for physical terminals
[02/20 13:59:36    202s] Output for logical terminals
[02/20 13:59:36    202s] Output for regular nets
[02/20 13:59:36    202s] Output for special nets and metal fills
[02/20 13:59:36    202s] Output for via structure generation
[02/20 13:59:36    202s] Statistics for GDS generated (version 3)
[02/20 13:59:36    202s] ----------------------------------------
[02/20 13:59:36    202s] Stream Out Layer Mapping Information:
[02/20 13:59:36    202s] GDS Layer Number          GDS Layer Name
[02/20 13:59:36    202s] ----------------------------------------
[02/20 13:59:36    202s]     170                             COMP
[02/20 13:59:36    202s]     171                          DIEAREA
[02/20 13:59:36    202s]     8                                 M1
[02/20 13:59:36    202s]     9                                 M1
[02/20 13:59:36    202s]     10                                M1
[02/20 13:59:36    202s]     11                                M1
[02/20 13:59:36    202s]     14                                M1
[02/20 13:59:36    202s]     12                                M1
[02/20 13:59:36    202s]     13                                M1
[02/20 13:59:36    202s]     15                                M1
[02/20 13:59:36    202s]     16                                M1
[02/20 13:59:36    202s]     17                                M1
[02/20 13:59:36    202s]     29                                M2
[02/20 13:59:36    202s]     30                                M2
[02/20 13:59:36    202s]     31                                M2
[02/20 13:59:36    202s]     32                                M2
[02/20 13:59:36    202s]     35                                M2
[02/20 13:59:36    202s]     33                                M2
[02/20 13:59:36    202s]     34                                M2
[02/20 13:59:36    202s]     36                                M2
[02/20 13:59:36    202s]     37                                M2
[02/20 13:59:36    202s]     38                                M2
[02/20 13:59:36    202s]     50                                M3
[02/20 13:59:36    202s]     51                                M3
[02/20 13:59:36    202s]     52                                M3
[02/20 13:59:36    202s]     53                                M3
[02/20 13:59:36    202s]     56                                M3
[02/20 13:59:36    202s]     54                                M3
[02/20 13:59:36    202s]     55                                M3
[02/20 13:59:36    202s]     57                                M3
[02/20 13:59:36    202s]     58                                M3
[02/20 13:59:36    202s]     59                                M3
[02/20 13:59:36    202s]     71                                M4
[02/20 13:59:36    202s]     72                                M4
[02/20 13:59:36    202s]     73                                M4
[02/20 13:59:36    202s]     74                                M4
[02/20 13:59:36    202s]     77                                M4
[02/20 13:59:36    202s]     75                                M4
[02/20 13:59:36    202s]     76                                M4
[02/20 13:59:36    202s]     78                                M4
[02/20 13:59:36    202s]     79                                M4
[02/20 13:59:36    202s]     80                                M4
[02/20 13:59:36    202s]     92                                M5
[02/20 13:59:36    202s]     93                                M5
[02/20 13:59:36    202s]     94                                M5
[02/20 13:59:36    202s]     95                                M5
[02/20 13:59:36    202s]     98                                M5
[02/20 13:59:36    202s]     96                                M5
[02/20 13:59:36    202s]     97                                M5
[02/20 13:59:36    202s]     99                                M5
[02/20 13:59:36    202s]     100                               M5
[02/20 13:59:36    202s]     101                               M5
[02/20 13:59:36    202s]     113                               M6
[02/20 13:59:36    202s]     114                               M6
[02/20 13:59:36    202s]     115                               M6
[02/20 13:59:36    202s]     116                               M6
[02/20 13:59:36    202s]     119                               M6
[02/20 13:59:36    202s]     117                               M6
[02/20 13:59:36    202s]     118                               M6
[02/20 13:59:36    202s]     120                               M6
[02/20 13:59:36    202s]     121                               M6
[02/20 13:59:36    202s]     122                               M6
[02/20 13:59:36    202s]     134                               M7
[02/20 13:59:36    202s]     135                               M7
[02/20 13:59:36    202s]     136                               M7
[02/20 13:59:36    202s]     137                               M7
[02/20 13:59:36    202s]     140                               M7
[02/20 13:59:36    202s]     138                               M7
[02/20 13:59:36    202s]     139                               M7
[02/20 13:59:36    202s]     141                               M7
[02/20 13:59:36    202s]     142                               M7
[02/20 13:59:36    202s]     143                               M7
[02/20 13:59:36    202s]     155                               M8
[02/20 13:59:36    202s]     156                               M8
[02/20 13:59:36    202s]     157                               M8
[02/20 13:59:36    202s]     158                               M8
[02/20 13:59:36    202s]     161                               M8
[02/20 13:59:36    202s]     159                               M8
[02/20 13:59:36    202s]     160                               M8
[02/20 13:59:36    202s]     162                               M8
[02/20 13:59:36    202s]     163                               M8
[02/20 13:59:36    202s]     164                               M8
[02/20 13:59:36    202s]     1                                 CO
[02/20 13:59:36    202s]     2                                 CO
[02/20 13:59:36    202s]     5                                 CO
[02/20 13:59:36    202s]     3                                 CO
[02/20 13:59:36    202s]     4                                 CO
[02/20 13:59:36    202s]     6                                 CO
[02/20 13:59:36    202s]     7                                 CO
[02/20 13:59:36    202s]     22                              VIA1
[02/20 13:59:36    202s]     23                              VIA1
[02/20 13:59:36    202s]     26                              VIA1
[02/20 13:59:36    202s]     24                              VIA1
[02/20 13:59:36    202s]     25                              VIA1
[02/20 13:59:36    202s]     27                              VIA1
[02/20 13:59:36    202s]     28                              VIA1
[02/20 13:59:36    202s]     43                              VIA2
[02/20 13:59:36    202s]     44                              VIA2
[02/20 13:59:36    202s]     47                              VIA2
[02/20 13:59:36    202s]     45                              VIA2
[02/20 13:59:36    202s]     46                              VIA2
[02/20 13:59:36    202s]     48                              VIA2
[02/20 13:59:36    202s]     49                              VIA2
[02/20 13:59:36    202s]     64                              VIA3
[02/20 13:59:36    202s]     65                              VIA3
[02/20 13:59:36    202s]     68                              VIA3
[02/20 13:59:36    202s]     66                              VIA3
[02/20 13:59:36    202s]     67                              VIA3
[02/20 13:59:36    202s]     69                              VIA3
[02/20 13:59:36    202s]     70                              VIA3
[02/20 13:59:36    202s]     85                              VIA4
[02/20 13:59:36    202s]     86                              VIA4
[02/20 13:59:36    202s]     89                              VIA4
[02/20 13:59:36    202s]     87                              VIA4
[02/20 13:59:36    202s]     88                              VIA4
[02/20 13:59:36    202s]     90                              VIA4
[02/20 13:59:36    202s]     91                              VIA4
[02/20 13:59:36    202s]     106                             VIA5
[02/20 13:59:36    202s]     107                             VIA5
[02/20 13:59:36    202s]     110                             VIA5
[02/20 13:59:36    202s]     108                             VIA5
[02/20 13:59:36    202s]     109                             VIA5
[02/20 13:59:36    202s]     111                             VIA5
[02/20 13:59:36    202s]     112                             VIA5
[02/20 13:59:36    202s]     127                             VIA6
[02/20 13:59:36    202s]     128                             VIA6
[02/20 13:59:36    202s]     131                             VIA6
[02/20 13:59:36    202s]     129                             VIA6
[02/20 13:59:36    202s]     130                             VIA6
[02/20 13:59:36    202s]     132                             VIA6
[02/20 13:59:36    202s]     133                             VIA6
[02/20 13:59:36    202s]     148                             VIA7
[02/20 13:59:36    202s]     149                             VIA7
[02/20 13:59:36    202s]     152                             VIA7
[02/20 13:59:36    202s]     150                             VIA7
[02/20 13:59:36    202s]     151                             VIA7
[02/20 13:59:36    202s]     153                             VIA7
[02/20 13:59:36    202s]     154                             VIA7
[02/20 13:59:36    202s]     18                                M1
[02/20 13:59:36    202s]     19                                M1
[02/20 13:59:36    202s]     20                                M1
[02/20 13:59:36    202s]     21                                M1
[02/20 13:59:36    202s]     39                                M2
[02/20 13:59:36    202s]     40                                M2
[02/20 13:59:36    202s]     41                                M2
[02/20 13:59:36    202s]     42                                M2
[02/20 13:59:36    202s]     60                                M3
[02/20 13:59:36    202s]     61                                M3
[02/20 13:59:36    202s]     62                                M3
[02/20 13:59:36    202s]     63                                M3
[02/20 13:59:36    202s]     81                                M4
[02/20 13:59:36    202s]     82                                M4
[02/20 13:59:36    202s]     83                                M4
[02/20 13:59:36    202s]     84                                M4
[02/20 13:59:36    202s]     102                               M5
[02/20 13:59:36    202s]     103                               M5
[02/20 13:59:36    202s]     104                               M5
[02/20 13:59:36    202s]     105                               M5
[02/20 13:59:36    202s]     123                               M6
[02/20 13:59:36    202s]     124                               M6
[02/20 13:59:36    202s]     125                               M6
[02/20 13:59:36    202s]     126                               M6
[02/20 13:59:36    202s]     144                               M7
[02/20 13:59:36    202s]     145                               M7
[02/20 13:59:36    202s]     146                               M7
[02/20 13:59:36    202s]     147                               M7
[02/20 13:59:36    202s]     165                               M8
[02/20 13:59:36    202s]     166                               M8
[02/20 13:59:36    202s]     167                               M8
[02/20 13:59:36    202s]     168                               M8
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Stream Out Information Processed for GDS version 3:
[02/20 13:59:36    202s] Units: 2000 DBU
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Object                             Count
[02/20 13:59:36    202s] ----------------------------------------
[02/20 13:59:36    202s] Instances                             83
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Ports/Pins                            19
[02/20 13:59:36    202s]     metal layer M1                    19
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Nets                                 300
[02/20 13:59:36    202s]     metal layer M1                    47
[02/20 13:59:36    202s]     metal layer M2                   151
[02/20 13:59:36    202s]     metal layer M3                    84
[02/20 13:59:36    202s]     metal layer M4                    14
[02/20 13:59:36    202s]     metal layer M5                     3
[02/20 13:59:36    202s]     metal layer M6                     1
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s]     Via Instances                    216
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Special Nets                          45
[02/20 13:59:36    202s]     metal layer M1                    37
[02/20 13:59:36    202s]     metal layer M2                     4
[02/20 13:59:36    202s]     metal layer M4                     4
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s]     Via Instances                    120
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Metal Fills                            0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s]     Via Instances                      0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Metal FillOPCs                         0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s]     Via Instances                      0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Metal FillDRCs                         0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s]     Via Instances                      0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Text                                  68
[02/20 13:59:36    202s]     metal layer M1                    26
[02/20 13:59:36    202s]     metal layer M2                    22
[02/20 13:59:36    202s]     metal layer M3                    20
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Blockages                              0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Custom Text                            0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Custom Box                             0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] Trim Metal                             0
[02/20 13:59:36    202s] 
[02/20 13:59:36    202s] ######Streamout is finished!
[02/20 13:59:36    202s] <CMD> write_lef_abstract add.lef
[02/20 13:59:36    202s] <CMD> defOut -netlist -routing add.def
[02/20 13:59:36    202s] Writing DEF file 'add.def', current time is Mon Feb 20 13:59:36 2023 ...
[02/20 13:59:36    202s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[02/20 13:59:36    202s] DEF file 'add.def' is written, current time is Mon Feb 20 13:59:36 2023 ...
[02/20 13:59:36    202s] <CMD> saveNetlist add.pnr.v
[02/20 13:59:36    202s] Writing Netlist "add.pnr.v" ...
[02/20 13:59:36    202s] <CMD> setAnalysisMode -setup
[02/20 13:59:36    202s] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[02/20 13:59:36    202s] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[02/20 13:59:37    203s] Extraction setup Started 
[02/20 13:59:37    203s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/20 13:59:37    203s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[02/20 13:59:37    203s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/20 13:59:37    203s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/20 13:59:37    203s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/20 13:59:37    203s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/20 13:59:37    203s] Importing multi-corner RC tables ... 
[02/20 13:59:37    203s] Summary of Active RC-Corners : 
[02/20 13:59:37    203s]  
[02/20 13:59:37    203s]  Analysis View: WC_VIEW
[02/20 13:59:37    203s]     RC-Corner Name        : Cmax
[02/20 13:59:37    203s]     RC-Corner Index       : 0
[02/20 13:59:37    203s]     RC-Corner Temperature : 125 Celsius
[02/20 13:59:37    203s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[02/20 13:59:37    203s]     RC-Corner PreRoute Res Factor         : 1
[02/20 13:59:37    203s]     RC-Corner PreRoute Cap Factor         : 1
[02/20 13:59:37    203s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/20 13:59:37    203s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/20 13:59:37    203s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/20 13:59:37    203s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/20 13:59:37    203s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/20 13:59:37    203s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/20 13:59:37    203s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/20 13:59:37    203s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1785.238M)
[02/20 13:59:37    203s] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[02/20 13:59:37    203s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1785.238M)
[02/20 13:59:37    203s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1785.238M)
[02/20 13:59:37    203s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 0 access done (mem: 1511.988M)
[02/20 13:59:37    203s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1511.988M)
[02/20 13:59:37    203s] LayerId::1 widthSet size::4
[02/20 13:59:37    203s] LayerId::2 widthSet size::4
[02/20 13:59:37    203s] LayerId::3 widthSet size::4
[02/20 13:59:37    203s] LayerId::4 widthSet size::4
[02/20 13:59:37    203s] LayerId::5 widthSet size::4
[02/20 13:59:37    203s] LayerId::6 widthSet size::4
[02/20 13:59:37    203s] LayerId::7 widthSet size::4
[02/20 13:59:37    203s] LayerId::8 widthSet size::4
[02/20 13:59:37    203s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:37    203s] Initializing multi-corner resistance tables ...
[02/20 13:59:37    203s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:37    203s] *Info: initialize multi-corner CTS.
[02/20 13:59:37    203s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1491.1M, current mem=1117.5M)
[02/20 13:59:38    203s] Reading timing constraints file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.mmmc2gd0A0/modes/CON/CON.sdc' ...
[02/20 13:59:38    203s] Current (total cpu=0:03:24, real=0:04:00, peak res=1491.1M, current mem=1302.2M)
[02/20 13:59:38    203s] INFO (CTE): Constraints read successfully.
[02/20 13:59:38    203s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1312.9M, current mem=1312.9M)
[02/20 13:59:38    203s] Current (total cpu=0:03:24, real=0:04:00, peak res=1491.1M, current mem=1312.9M)
[02/20 13:59:38    203s] Reading latency file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.mmmc2gd0A0/views/WC_VIEW/latency.sdc' ...
[02/20 13:59:38    203s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/20 13:59:38    203s] Creating Cell Server ...(0, 1, 1, 1)
[02/20 13:59:38    204s] Summary for sequential cells identification: 
[02/20 13:59:38    204s]   Identified SBFF number: 199
[02/20 13:59:38    204s]   Identified MBFF number: 0
[02/20 13:59:38    204s]   Identified SB Latch number: 0
[02/20 13:59:38    204s]   Identified MB Latch number: 0
[02/20 13:59:38    204s]   Not identified SBFF number: 0
[02/20 13:59:38    204s]   Not identified MBFF number: 0
[02/20 13:59:38    204s]   Not identified SB Latch number: 0
[02/20 13:59:38    204s]   Not identified MB Latch number: 0
[02/20 13:59:38    204s]   Number of sequential cells which are not FFs: 104
[02/20 13:59:38    204s] Total number of combinational cells: 497
[02/20 13:59:38    204s] Total number of sequential cells: 303
[02/20 13:59:38    204s] Total number of tristate cells: 11
[02/20 13:59:38    204s] Total number of level shifter cells: 0
[02/20 13:59:38    204s] Total number of power gating cells: 0
[02/20 13:59:38    204s] Total number of isolation cells: 0
[02/20 13:59:38    204s] Total number of power switch cells: 0
[02/20 13:59:38    204s] Total number of pulse generator cells: 0
[02/20 13:59:38    204s] Total number of always on buffers: 0
[02/20 13:59:38    204s] Total number of retention cells: 0
[02/20 13:59:38    204s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/20 13:59:38    204s] Total number of usable buffers: 18
[02/20 13:59:38    204s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/20 13:59:38    204s] Total number of unusable buffers: 9
[02/20 13:59:38    204s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/20 13:59:38    204s] Total number of usable inverters: 18
[02/20 13:59:38    204s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/20 13:59:38    204s] Total number of unusable inverters: 9
[02/20 13:59:38    204s] List of identified usable delay cells:
[02/20 13:59:38    204s] Total number of identified usable delay cells: 0
[02/20 13:59:38    204s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/20 13:59:38    204s] Total number of identified unusable delay cells: 9
[02/20 13:59:38    204s] Creating Cell Server, finished. 
[02/20 13:59:38    204s] 
[02/20 13:59:38    204s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/20 13:59:38    204s] Deleting Cell Server ...
[02/20 13:59:38    204s] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[02/20 13:59:38    204s] AAE DB initialization (MEM=1693.85 CPU=0:00:00.1 REAL=0:00:00.0) 
[02/20 13:59:38    204s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:59:38    204s] #################################################################################
[02/20 13:59:38    204s] # Design Stage: PostRoute
[02/20 13:59:38    204s] # Design Name: add
[02/20 13:59:38    204s] # Design Mode: 65nm
[02/20 13:59:38    204s] # Analysis Mode: MMMC OCV 
[02/20 13:59:38    204s] # Parasitics Mode: SPEF/RCDB
[02/20 13:59:38    204s] # Signoff Settings: SI On 
[02/20 13:59:38    204s] #################################################################################
[02/20 13:59:38    204s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:59:38    204s] Setting infinite Tws ...
[02/20 13:59:38    204s] First Iteration Infinite Tw... 
[02/20 13:59:38    204s] Topological Sorting (REAL = 0:00:00.0, MEM = 1704.1M, InitMEM = 1704.1M)
[02/20 13:59:38    204s] Start delay calculation (fullDC) (1 T). (MEM=1704.13)
[02/20 13:59:39    204s] Start AAE Lib Loading. (MEM=1712.34)
[02/20 13:59:39    204s] End AAE Lib Loading. (MEM=1731.42 CPU=0:00:00.0 Real=0:00:00.0)
[02/20 13:59:39    204s] End AAE Lib Interpolated Model. (MEM=1731.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:39    204s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1731.418M)
[02/20 13:59:39    204s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1733.4M)
[02/20 13:59:39    204s] Total number of fetched objects 47
[02/20 13:59:39    204s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:59:39    204s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:39    204s] End delay calculation. (MEM=1789.1 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:39    205s] End delay calculation (fullDC). (MEM=1762.02 CPU=0:00:00.5 REAL=0:00:01.0)
[02/20 13:59:39    205s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1762.0M) ***
[02/20 13:59:39    205s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1762.0M)
[02/20 13:59:39    205s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:59:39    205s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1762.0M)
[02/20 13:59:39    205s] Starting SI iteration 2
[02/20 13:59:39    205s] Start delay calculation (fullDC) (1 T). (MEM=1721.02)
[02/20 13:59:39    205s] End AAE Lib Interpolated Model. (MEM=1721.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:39    205s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:59:39    205s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:59:39    205s] Total number of fetched objects 47
[02/20 13:59:39    205s] AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
[02/20 13:59:39    205s] End delay calculation. (MEM=1727.18 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:39    205s] End delay calculation (fullDC). (MEM=1727.18 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:59:39    205s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1727.2M) ***
[02/20 13:59:40    206s] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[02/20 13:59:40    206s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[02/20 13:59:40    206s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:59:40    206s] #################################################################################
[02/20 13:59:40    206s] # Design Stage: PostRoute
[02/20 13:59:40    206s] # Design Name: add
[02/20 13:59:40    206s] # Design Mode: 65nm
[02/20 13:59:40    206s] # Analysis Mode: MMMC OCV 
[02/20 13:59:40    206s] # Parasitics Mode: SPEF/RCDB
[02/20 13:59:40    206s] # Signoff Settings: SI On 
[02/20 13:59:40    206s] #################################################################################
[02/20 13:59:40    206s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:59:40    206s] Setting infinite Tws ...
[02/20 13:59:40    206s] First Iteration Infinite Tw... 
[02/20 13:59:40    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 1738.0M, InitMEM = 1738.0M)
[02/20 13:59:40    206s] Start delay calculation (fullDC) (1 T). (MEM=1738.04)
[02/20 13:59:40    206s] End AAE Lib Interpolated Model. (MEM=1746.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:40    206s] Total number of fetched objects 47
[02/20 13:59:40    206s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:59:40    206s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:40    206s] End delay calculation. (MEM=1778.26 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:40    206s] End delay calculation (fullDC). (MEM=1778.26 CPU=0:00:00.3 REAL=0:00:00.0)
[02/20 13:59:40    206s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1778.3M) ***
[02/20 13:59:41    206s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1778.3M)
[02/20 13:59:41    206s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:59:41    206s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1778.3M)
[02/20 13:59:41    206s] Starting SI iteration 2
[02/20 13:59:41    206s] Start delay calculation (fullDC) (1 T). (MEM=1733.26)
[02/20 13:59:41    206s] End AAE Lib Interpolated Model. (MEM=1733.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:41    206s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:59:41    206s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:59:41    206s] Total number of fetched objects 47
[02/20 13:59:41    206s] AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
[02/20 13:59:41    206s] End delay calculation. (MEM=1739.41 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:41    206s] End delay calculation (fullDC). (MEM=1739.41 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:59:41    206s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1739.4M) ***
[02/20 13:59:41    206s] <CMD> setAnalysisMode -hold
[02/20 13:59:41    206s] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[02/20 13:59:41    206s] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[02/20 13:59:41    206s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[02/20 13:59:41    207s] Extraction setup Started 
[02/20 13:59:41    207s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/20 13:59:41    207s] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[02/20 13:59:41    207s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[02/20 13:59:41    207s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/20 13:59:41    207s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/20 13:59:41    207s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/20 13:59:41    207s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/20 13:59:41    207s] Importing multi-corner RC tables ... 
[02/20 13:59:41    207s] Summary of Active RC-Corners : 
[02/20 13:59:41    207s]  
[02/20 13:59:41    207s]  Analysis View: BC_VIEW
[02/20 13:59:41    207s]     RC-Corner Name        : Cmin
[02/20 13:59:41    207s]     RC-Corner Index       : 0
[02/20 13:59:41    207s]     RC-Corner Temperature : -40 Celsius
[02/20 13:59:41    207s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[02/20 13:59:41    207s]     RC-Corner PreRoute Res Factor         : 1
[02/20 13:59:41    207s]     RC-Corner PreRoute Cap Factor         : 1
[02/20 13:59:41    207s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/20 13:59:41    207s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/20 13:59:41    207s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/20 13:59:41    207s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/20 13:59:41    207s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/20 13:59:41    207s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/20 13:59:41    207s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/20 13:59:41    207s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 3535 access done (mem: 1727.176M)
[02/20 13:59:41    207s] LayerId::1 widthSet size::4
[02/20 13:59:41    207s] LayerId::2 widthSet size::4
[02/20 13:59:41    207s] LayerId::3 widthSet size::4
[02/20 13:59:41    207s] LayerId::4 widthSet size::4
[02/20 13:59:41    207s] LayerId::5 widthSet size::4
[02/20 13:59:41    207s] LayerId::6 widthSet size::4
[02/20 13:59:41    207s] LayerId::7 widthSet size::4
[02/20 13:59:41    207s] LayerId::8 widthSet size::4
[02/20 13:59:41    207s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:41    207s] Initializing multi-corner resistance tables ...
[02/20 13:59:41    207s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:41    207s] *Info: initialize multi-corner CTS.
[02/20 13:59:41    207s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1318.9M, current mem=1116.4M)
[02/20 13:59:41    207s] Reading timing constraints file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.mmmcRu9sR3/modes/CON/CON.sdc' ...
[02/20 13:59:41    207s] Current (total cpu=0:03:28, real=0:04:03, peak res=1491.1M, current mem=1301.4M)
[02/20 13:59:41    207s] INFO (CTE): Constraints read successfully.
[02/20 13:59:41    207s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1312.1M, current mem=1312.1M)
[02/20 13:59:41    207s] Current (total cpu=0:03:28, real=0:04:03, peak res=1491.1M, current mem=1312.1M)
[02/20 13:59:41    207s] Reading latency file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/.mmmcRu9sR3/views/BC_VIEW/latency.sdc' ...
[02/20 13:59:41    207s] Creating Cell Server ...(0, 1, 1, 1)
[02/20 13:59:42    207s] Summary for sequential cells identification: 
[02/20 13:59:42    207s]   Identified SBFF number: 199
[02/20 13:59:42    207s]   Identified MBFF number: 0
[02/20 13:59:42    207s]   Identified SB Latch number: 0
[02/20 13:59:42    207s]   Identified MB Latch number: 0
[02/20 13:59:42    207s]   Not identified SBFF number: 0
[02/20 13:59:42    207s]   Not identified MBFF number: 0
[02/20 13:59:42    207s]   Not identified SB Latch number: 0
[02/20 13:59:42    207s]   Not identified MB Latch number: 0
[02/20 13:59:42    207s]   Number of sequential cells which are not FFs: 104
[02/20 13:59:42    207s] Total number of combinational cells: 497
[02/20 13:59:42    207s] Total number of sequential cells: 303
[02/20 13:59:42    207s] Total number of tristate cells: 11
[02/20 13:59:42    207s] Total number of level shifter cells: 0
[02/20 13:59:42    207s] Total number of power gating cells: 0
[02/20 13:59:42    207s] Total number of isolation cells: 0
[02/20 13:59:42    207s] Total number of power switch cells: 0
[02/20 13:59:42    207s] Total number of pulse generator cells: 0
[02/20 13:59:42    207s] Total number of always on buffers: 0
[02/20 13:59:42    207s] Total number of retention cells: 0
[02/20 13:59:42    207s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/20 13:59:42    207s] Total number of usable buffers: 18
[02/20 13:59:42    207s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/20 13:59:42    207s] Total number of unusable buffers: 9
[02/20 13:59:42    207s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/20 13:59:42    207s] Total number of usable inverters: 18
[02/20 13:59:42    207s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/20 13:59:42    207s] Total number of unusable inverters: 9
[02/20 13:59:42    207s] List of identified usable delay cells:
[02/20 13:59:42    207s] Total number of identified usable delay cells: 0
[02/20 13:59:42    207s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/20 13:59:42    207s] Total number of identified unusable delay cells: 9
[02/20 13:59:42    207s] Creating Cell Server, finished. 
[02/20 13:59:42    207s] 
[02/20 13:59:42    207s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/20 13:59:42    207s] Deleting Cell Server ...
[02/20 13:59:42    207s] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[02/20 13:59:42    207s] AAE DB initialization (MEM=1684.78 CPU=0:00:00.1 REAL=0:00:00.0) 
[02/20 13:59:42    207s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:59:42    208s] #################################################################################
[02/20 13:59:42    208s] # Design Stage: PostRoute
[02/20 13:59:42    208s] # Design Name: add
[02/20 13:59:42    208s] # Design Mode: 65nm
[02/20 13:59:42    208s] # Analysis Mode: MMMC OCV 
[02/20 13:59:42    208s] # Parasitics Mode: No SPEF/RCDB
[02/20 13:59:42    208s] # Signoff Settings: SI On 
[02/20 13:59:42    208s] #################################################################################
[02/20 13:59:42    208s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/20 13:59:42    208s] Extraction called for design 'add' of instances=83 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/20 13:59:42    208s] PostRoute (effortLevel low) RC Extraction called for design add.
[02/20 13:59:42    208s] RC Extraction called in multi-corner(1) mode.
[02/20 13:59:42    208s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/20 13:59:42    208s] Process corner(s) are loaded.
[02/20 13:59:42    208s]  Corner: Cmin
[02/20 13:59:42    208s] extractDetailRC Option : -outfile /tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d -maxResLength 200  -extended
[02/20 13:59:42    208s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/20 13:59:42    208s]       RC Corner Indexes            0   
[02/20 13:59:42    208s] Capacitance Scaling Factor   : 1.00000 
[02/20 13:59:42    208s] Coupling Cap. Scaling Factor : 1.00000 
[02/20 13:59:42    208s] Resistance Scaling Factor    : 1.00000 
[02/20 13:59:42    208s] Clock Cap. Scaling Factor    : 1.00000 
[02/20 13:59:42    208s] Clock Res. Scaling Factor    : 1.00000 
[02/20 13:59:42    208s] Shrink Factor                : 1.00000
[02/20 13:59:42    208s] LayerId::1 widthSet size::4
[02/20 13:59:42    208s] LayerId::2 widthSet size::4
[02/20 13:59:42    208s] LayerId::3 widthSet size::4
[02/20 13:59:42    208s] LayerId::4 widthSet size::4
[02/20 13:59:42    208s] LayerId::5 widthSet size::4
[02/20 13:59:42    208s] LayerId::6 widthSet size::4
[02/20 13:59:42    208s] LayerId::7 widthSet size::4
[02/20 13:59:42    208s] LayerId::8 widthSet size::4
[02/20 13:59:42    208s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:42    208s] Initializing multi-corner resistance tables ...
[02/20 13:59:42    208s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:42    208s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1676.8M)
[02/20 13:59:42    208s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for storing RC.
[02/20 13:59:42    208s] Extracted 10.4839% (CPU Time= 0:00:00.1  MEM= 1712.8M)
[02/20 13:59:42    208s] Extracted 20.5645% (CPU Time= 0:00:00.1  MEM= 1736.8M)
[02/20 13:59:42    208s] Extracted 30.6452% (CPU Time= 0:00:00.1  MEM= 1736.8M)
[02/20 13:59:42    208s] Extracted 40.7258% (CPU Time= 0:00:00.1  MEM= 1736.8M)
[02/20 13:59:42    208s] Extracted 50.8065% (CPU Time= 0:00:00.1  MEM= 1736.8M)
[02/20 13:59:42    208s] Extracted 60.4839% (CPU Time= 0:00:00.1  MEM= 1736.8M)
[02/20 13:59:42    208s] Extracted 70.5645% (CPU Time= 0:00:00.1  MEM= 1736.8M)
[02/20 13:59:42    208s] Extracted 80.6452% (CPU Time= 0:00:00.1  MEM= 1736.8M)
[02/20 13:59:42    208s] Extracted 90.7258% (CPU Time= 0:00:00.1  MEM= 1736.8M)
[02/20 13:59:42    208s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1736.8M)
[02/20 13:59:42    208s] Number of Extracted Resistors     : 516
[02/20 13:59:42    208s] Number of Extracted Ground Cap.   : 507
[02/20 13:59:42    208s] Number of Extracted Coupling Cap. : 288
[02/20 13:59:42    208s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1720.793M)
[02/20 13:59:42    208s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/20 13:59:42    208s]  Corner: Cmin
[02/20 13:59:42    208s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1720.8M)
[02/20 13:59:43    208s] Creating parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb_Filter.rcdb.d' for storing RC.
[02/20 13:59:43    208s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 47 access done (mem: 1728.793M)
[02/20 13:59:43    208s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1728.793M)
[02/20 13:59:43    208s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1728.793M)
[02/20 13:59:43    208s] processing rcdb (/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d) for hinst (top) of cell (add);
[02/20 13:59:43    208s] Closing parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d': 0 access done (mem: 1728.793M)
[02/20 13:59:43    208s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1728.793M)
[02/20 13:59:43    208s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1728.793M)
[02/20 13:59:43    208s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:59:43    208s] Setting infinite Tws ...
[02/20 13:59:43    208s] First Iteration Infinite Tw... 
[02/20 13:59:43    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 1728.8M, InitMEM = 1728.8M)
[02/20 13:59:43    208s] Start delay calculation (fullDC) (1 T). (MEM=1728.79)
[02/20 13:59:43    208s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/20 13:59:43    208s] LayerId::1 widthSet size::4
[02/20 13:59:43    208s] LayerId::2 widthSet size::4
[02/20 13:59:43    208s] LayerId::3 widthSet size::4
[02/20 13:59:43    208s] LayerId::4 widthSet size::4
[02/20 13:59:43    208s] LayerId::5 widthSet size::4
[02/20 13:59:43    208s] LayerId::6 widthSet size::4
[02/20 13:59:43    208s] LayerId::7 widthSet size::4
[02/20 13:59:43    208s] LayerId::8 widthSet size::4
[02/20 13:59:43    208s] Initializing multi-corner capacitance tables ... 
[02/20 13:59:43    208s] Initializing multi-corner resistance tables ...
[02/20 13:59:43    208s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 82 ; 
[02/20 13:59:44    209s] Start AAE Lib Loading. (MEM=1737)
[02/20 13:59:44    209s] End AAE Lib Loading. (MEM=1756.08 CPU=0:00:00.0 Real=0:00:00.0)
[02/20 13:59:44    209s] End AAE Lib Interpolated Model. (MEM=1756.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:44    209s] Opening parasitic data file '/tmp/innovus_temp_22464_ieng6-ece-07.ucsd.edu_s1ding_1mPJhe/add_22464_bfP6fY.rcdb.d' for reading (mem: 1756.082M)
[02/20 13:59:44    209s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1756.1M)
[02/20 13:59:44    209s] Total number of fetched objects 47
[02/20 13:59:44    209s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:59:44    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:44    209s] End delay calculation. (MEM=1811.77 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:44    209s] End delay calculation (fullDC). (MEM=1784.69 CPU=0:00:00.6 REAL=0:00:01.0)
[02/20 13:59:44    209s] *** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 1784.7M) ***
[02/20 13:59:44    209s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1784.7M)
[02/20 13:59:44    209s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:59:44    209s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1784.7M)
[02/20 13:59:44    209s] Starting SI iteration 2
[02/20 13:59:44    209s] Start delay calculation (fullDC) (1 T). (MEM=1739.69)
[02/20 13:59:44    209s] End AAE Lib Interpolated Model. (MEM=1739.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:44    209s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:59:44    209s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:59:44    209s] Total number of fetched objects 47
[02/20 13:59:44    209s] AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
[02/20 13:59:44    209s] End delay calculation. (MEM=1745.84 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:44    209s] End delay calculation (fullDC). (MEM=1745.84 CPU=0:00:00.1 REAL=0:00:00.0)
[02/20 13:59:44    209s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1745.8M) ***
[02/20 13:59:45    210s] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[02/20 13:59:45    210s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[02/20 13:59:45    210s] Starting SI iteration 1 using Infinite Timing Windows
[02/20 13:59:45    210s] #################################################################################
[02/20 13:59:45    210s] # Design Stage: PostRoute
[02/20 13:59:45    210s] # Design Name: add
[02/20 13:59:45    210s] # Design Mode: 65nm
[02/20 13:59:45    210s] # Analysis Mode: MMMC OCV 
[02/20 13:59:45    210s] # Parasitics Mode: SPEF/RCDB
[02/20 13:59:45    210s] # Signoff Settings: SI On 
[02/20 13:59:45    210s] #################################################################################
[02/20 13:59:45    210s] AAE_INFO: 1 threads acquired from CTE.
[02/20 13:59:45    210s] Setting infinite Tws ...
[02/20 13:59:45    210s] First Iteration Infinite Tw... 
[02/20 13:59:45    210s] Topological Sorting (REAL = 0:00:00.0, MEM = 1756.7M, InitMEM = 1756.7M)
[02/20 13:59:45    210s] Start delay calculation (fullDC) (1 T). (MEM=1756.71)
[02/20 13:59:45    211s] End AAE Lib Interpolated Model. (MEM=1764.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:45    211s] Total number of fetched objects 47
[02/20 13:59:45    211s] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/20 13:59:45    211s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:45    211s] End delay calculation. (MEM=1796.92 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:45    211s] End delay calculation (fullDC). (MEM=1796.92 CPU=0:00:00.3 REAL=0:00:00.0)
[02/20 13:59:45    211s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1796.9M) ***
[02/20 13:59:45    211s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1796.9M)
[02/20 13:59:45    211s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/20 13:59:45    211s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1796.9M)
[02/20 13:59:45    211s] Starting SI iteration 2
[02/20 13:59:45    211s] Start delay calculation (fullDC) (1 T). (MEM=1747.92)
[02/20 13:59:46    211s] End AAE Lib Interpolated Model. (MEM=1747.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/20 13:59:46    211s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[02/20 13:59:46    211s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47. 
[02/20 13:59:46    211s] Total number of fetched objects 47
[02/20 13:59:46    211s] AAE_INFO-618: Total number of nets in the design is 49,  2.0 percent of the nets selected for SI analysis
[02/20 13:59:46    211s] End delay calculation. (MEM=1754.07 CPU=0:00:00.0 REAL=0:00:00.0)
[02/20 13:59:46    211s] End delay calculation (fullDC). (MEM=1754.07 CPU=0:00:00.1 REAL=0:00:01.0)
[02/20 13:59:46    211s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1754.1M) ***
[02/20 14:02:34    243s] 
[02/20 14:02:34    243s] *** Memory Usage v#1 (Current mem = 1691.863M, initial mem = 283.785M) ***
[02/20 14:02:34    243s] 
[02/20 14:02:34    243s] *** Summary of all messages that are not suppressed in this session:
[02/20 14:02:34    243s] Severity  ID               Count  Summary                                  
[02/20 14:02:34    243s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/20 14:02:34    243s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/20 14:02:34    243s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/20 14:02:34    243s] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[02/20 14:02:34    243s] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[02/20 14:02:34    243s] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[02/20 14:02:34    243s] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[02/20 14:02:34    243s] WARNING   IMPEXT-3442         18  The version of the capacitance table fil...
[02/20 14:02:34    243s] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[02/20 14:02:34    243s] WARNING   IMPEXT-3518          8  The lower process node is set (using com...
[02/20 14:02:34    243s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[02/20 14:02:34    243s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[02/20 14:02:34    243s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[02/20 14:02:34    243s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[02/20 14:02:34    243s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[02/20 14:02:34    243s] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[02/20 14:02:34    243s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[02/20 14:02:34    243s] WARNING   IMPOPT-3564          6  The following cells are set dont_use tem...
[02/20 14:02:34    243s] WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
[02/20 14:02:34    243s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[02/20 14:02:34    243s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[02/20 14:02:34    243s] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[02/20 14:02:34    243s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/20 14:02:34    243s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[02/20 14:02:34    243s] WARNING   SDF-808              2  The software is currently operating in a...
[02/20 14:02:34    243s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[02/20 14:02:34    243s] *** Message Summary: 1707 warning(s), 1 error(s)
[02/20 14:02:34    243s] 
[02/20 14:02:34    243s] --- Ending "Innovus" (totcpu=0:04:03, real=0:06:56, mem=1691.9M) ---
