
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../../labs/lab9/">
      
      
        <link rel="next" href="../sv/">
      
      
      <link rel="icon" href="../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.6.4">
    
    
      
        <title>Introduction to Verilog and RTL Programming - Computer Organization Fall 2024 @NCKUEE</title>
      
    
    
      <link rel="stylesheet" href="../../assets/stylesheets/main.8608ea7d.min.css">
      
        
        <link rel="stylesheet" href="../../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../css/custom.css">
    
    <script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
      
        <meta  property="og:type"  content="website" >
      
        <meta  property="og:title"  content="Introduction to Verilog and RTL Programming - Computer Organization Fall 2024 @NCKUEE" >
      
        <meta  property="og:description"  content="None" >
      
        <meta  property="og:image"  content="./assets/images/social/rtl/verilog.png" >
      
        <meta  property="og:image:type"  content="image/png" >
      
        <meta  property="og:image:width"  content="1200" >
      
        <meta  property="og:image:height"  content="630" >
      
        <meta  property="og:url"  content="None" >
      
        <meta  name="twitter:card"  content="summary_large_image" >
      
        <meta  name="twitter:title"  content="Introduction to Verilog and RTL Programming - Computer Organization Fall 2024 @NCKUEE" >
      
        <meta  name="twitter:description"  content="None" >
      
        <meta  name="twitter:image"  content="./assets/images/social/rtl/verilog.png" >
      
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="deep-purple" data-md-color-accent="blue">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#_1" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../.." title="Computer Organization Fall 2024 @NCKUEE" class="md-header__button md-logo" aria-label="Computer Organization Fall 2024 @NCKUEE" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Computer Organization Fall 2024 @NCKUEE
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Introduction to Verilog and RTL Programming
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="deep-purple" data-md-color-accent="blue"  aria-label="Switch to dark mode"  type="radio" name="__palette" id="__palette_0">
    
      <label class="md-header__button md-icon" title="Switch to dark mode" for="__palette_1" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M17 6H7c-3.31 0-6 2.69-6 6s2.69 6 6 6h10c3.31 0 6-2.69 6-6s-2.69-6-6-6m0 10H7c-2.21 0-4-1.79-4-4s1.79-4 4-4h10c2.21 0 4 1.79 4 4s-1.79 4-4 4M7 9c-1.66 0-3 1.34-3 3s1.34 3 3 3 3-1.34 3-3-1.34-3-3-3"/></svg>
      </label>
    
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="deep-purple" data-md-color-accent="blue"  aria-label="Switch to light mode"  type="radio" name="__palette" id="__palette_1">
    
      <label class="md-header__button md-icon" title="Switch to light mode" for="__palette_0" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M17 7H7a5 5 0 0 0-5 5 5 5 0 0 0 5 5h10a5 5 0 0 0 5-5 5 5 0 0 0-5-5m0 8a3 3 0 0 1-3-3 3 3 0 0 1 3-3 3 3 0 0 1 3 3 3 3 0 0 1-3 3"/></svg>
      </label>
    
  
</form>
      
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../.." class="md-tabs__link">
          
  
  首頁

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../labs/lab_overview/" class="md-tabs__link">
          
  
  Lab material

        </a>
      </li>
    
  

      
        
  
  
    
  
  
    
    
      <li class="md-tabs__item md-tabs__item--active">
        <a href="./" class="md-tabs__link">
          
  
  RTL Programming

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../tools/linux_cmd/" class="md-tabs__link">
          
  
  Tools Guide

        </a>
      </li>
    
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../../references/" class="md-tabs__link">
        
  
    
  
  補充資料

      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


  

<nav class="md-nav md-nav--primary md-nav--lifted md-nav--integrated" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="Computer Organization Fall 2024 @NCKUEE" class="md-nav__button md-logo" aria-label="Computer Organization Fall 2024 @NCKUEE" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    Computer Organization Fall 2024 @NCKUEE
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_1" >
        
          
          <label class="md-nav__link" for="__nav_1" id="__nav_1_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    首頁
    
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_1_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_1">
            <span class="md-nav__icon md-icon"></span>
            首頁
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../.." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Index
    
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_2" >
        
          
          <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Lab material
    
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_2">
            <span class="md-nav__icon md-icon"></span>
            Lab material
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab_overview/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Overview
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab0/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 0 - How To Ask Questions The Smart Way
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab1/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 1 - C Programmin and Compilation Flow
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab2/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 2 - Simple RISC-V ISA Simulator with RV64I
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab3/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 3 - Bare-metal Runtime Environment and RISC-V Assembly Programming
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab4/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 4 - RTL Programming Review using SystemVerilog
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab5/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 5 - Single-Cycle CPU Design and Differential Testing
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab6/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 6 - Bus Protocol and Arbitration
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab7/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 7 - Pipeline CPU and Simple Cache Design
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab8/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 8 - Deep Dive into Memory System
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../labs/lab9/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 9 - SIMD Accelerator and GEMM Kernel Design
    
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
    
      
        
        
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" checked>
        
          
          <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="">
            
  
  <span class="md-ellipsis">
    RTL Programming
    
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_3">
            <span class="md-nav__icon md-icon"></span>
            RTL Programming
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    Introduction to Verilog and RTL Programming
    
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    Introduction to Verilog and RTL Programming
    
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      簡介
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#data-types" class="md-nav__link">
    <span class="md-ellipsis">
      Data Types（資料型態）
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#scalar-vector-and-array" class="md-nav__link">
    <span class="md-ellipsis">
      Scalar, Vector and Array
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gate-level" class="md-nav__link">
    <span class="md-ellipsis">
      Gate Level
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#continuous-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      Continuous Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#procedural-block" class="md-nav__link">
    <span class="md-ellipsis">
      Procedural Block
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#generate-block" class="md-nav__link">
    <span class="md-ellipsis">
      補充: generate block
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sequential-circuit" class="md-nav__link">
    <span class="md-ellipsis">
      Sequential Circuit
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sv/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    From Verilog to SystemVerilog for Hardware Designing
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sva/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    SystemVerilog Assertion (SVA)
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../chisel/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Chisel HDL
    
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_4" >
        
          
          <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Tools Guide
    
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_4">
            <span class="md-nav__icon md-icon"></span>
            Tools Guide
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tools/linux_cmd/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Basic Linux Command
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tools/git_cmd/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Git Tutorial
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tools/docker/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Docker Tutorial
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tools/markdown/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Markdown Tutorial
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tools/gitlab_ov/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Gitla & Mattermost
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tools/cli_tools/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Useful CLI Tools
    
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../references/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    補充資料
    
  </span>
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  



  <h1>Introduction to Verilog and RTL Programming</h1>

<div class="admonition info">
<p class="admonition-title">Info</p>
<ul>
<li>Contributors: TA 汎穎、TA 宜蓁、TA 峻豪</li>
<li>Last update: 2024/12/16</li>
</ul>
</div>
<h2 id="_1">簡介<a class="headerlink" href="#_1" title="Permanent link">&para;</a></h2>
<blockquote>
<p>Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems.
Because it is both machine-readable and human-readable, it supports the development,
 verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware.
The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.<br>
----- <a href="https://www.eg.bucknell.edu/~csci320/2016-fall/wp-content/uploads/2015/08/verilog-std-1364-2005.pdf">IEEE Standard for Verilog® Hardware Description Language</a></p>
</blockquote>
<p>Verilog 最初的開發目的是提供一個語言，讓設計者可以描述和模擬硬體行為，從而加速數位電路設計的過程。
這種語言的發展背景是基於數位電路的複雜性不斷增加，設計者需要一種高階的工具來取代手工設計與模擬。</p>
<p>Verilog 在 1995 年成為 IEEE 1364 標準的一部分，並在 2001 年和 2005 年經過了兩次主要更新，進一步增強了語言功能。
IEEE 1364-2005 是 Verilog 最重要的版本之一，包含了對語言的擴充，以支援更強大的建模功能、合成和驗證工具。</p>
<p>Verilog 最初的創造目的是為了電路驗證，而非設計。它最早是在 1980 年代由 Gateway Design Automation 公司開發，作為一種用來進行數位電路行為模擬的語言。
當時，設計者面臨著越來越複雜的數位電路，並需要一種高階工具來進行設計的驗證和模擬。
隨著設計工具和合成技術的進步，Verilog 開始從模擬語言逐漸演變為一個能夠描述硬體設計的語言。
設計者不僅可以用 Verilog 進行模擬，還可以用它來描述硬體的結構和行為，並進行合成，即從 Verilog 程式碼生成實際的硬體電路，但是合成（Synthesis）實際的電路的時候需要 EDA 工具的配合。</p>
<h2 id="data-types">Data Types（資料型態）<a class="headerlink" href="#data-types" title="Permanent link">&para;</a></h2>
<p>在講述如何用 Verilog 描述電路之前，我們必須先搞清楚 Verilog 這個語言中到底有哪些 Data Types。總地來說，在 Verilog 中的資料型態可以分成兩大類，分別是 <strong>Net</strong> 和 <strong>Variable</strong>。</p>
<p>Net 資料類型可以代表結構實體之間的物理連接，例如邏輯閘之間的連線。Net 不會儲存一個值。其值應由驅動器的值來決定，例如 continuous assignment 或邏輯閘。</p>
<p>Variable 是一種資料儲存元素的抽象概念。變數會從一次賦值儲存值到下一次賦值。程式中的賦值語句會作為一個 trigger，改變儲存在資料儲存元素中的值。<code>reg</code>、<code>time</code> 和 <code>integer</code> 資料類型的初始化值應為未知值 <code>x</code>。</p>
<p>基本上大家常用到的 <code>wire</code> 就屬於 Net Data Type，<code>wire</code> 本身不會儲存任何值，而是由 Driver 去決定 <code>wire</code> 的值，基本上概念就跟電路中的<strong>導線</strong>是一樣的。而另外一個常用的 Data Type <code>reg</code> 則屬於 Variable Data Type，它本身會實際地儲存一個值，並且這個值會在下一次被賦值（assign）的時候改變。</p>
<h2 id="scalar-vector-and-array">Scalar, Vector and Array<a class="headerlink" href="#scalar-vector-and-array" title="Permanent link">&para;</a></h2>
<blockquote>
<p>A net or reg declaration without a range specification shall be considered 1 bit wide and is known as ascalar. Multibit net and reg data types shall be declared by specifying a range, which is known as a vector.
----- IEEE 1364-2005</p>
</blockquote>
<p>當 <code>wire</code> 和 <code>wire</code> 在宣告的時候如果沒有被指定 range 的話，則應該被當成 1-bit，其稱為 <em>Scalar</em>，反之如果有指定 range，如 <code>wire[31:0] a</code>，則被稱為 <em>Vector</em>，其寬度為 32-bit。Scalar 的概念大家應該不會有疑問，但是 Vector 和 Array 這兩個大家可能會搞混，Array 我們待會會介紹。至於 Vector，大家可以想成許多 bits 的集合就是 Vector。</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/3294ca18-165f-47cf-aed2-2f5cfabcc899.png" /></p>
<p>我們可以把許多個 Scalar 或是許多個 Vector 再集合起來，這時候就會變成 <em>Array</em>。</p>
<h2 id="gate-level">Gate Level<a class="headerlink" href="#gate-level" title="Permanent link">&para;</a></h2>
<ul>
<li>
<p>Constructing a module (by primitive gate)</p>
<p>範例: Half Adder</p>
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-0-1">1</a></span>
<span class="normal"><a href="#__codelineno-0-2">2</a></span>
<span class="normal"><a href="#__codelineno-0-3">3</a></span>
<span class="normal"><a href="#__codelineno-0-4">4</a></span>
<span class="normal"><a href="#__codelineno-0-5">5</a></span>
<span class="normal"><a href="#__codelineno-0-6">6</a></span>
<span class="normal"><a href="#__codelineno-0-7">7</a></span>
<span class="normal"><a href="#__codelineno-0-8">8</a></span>
<span class="normal"><a href="#__codelineno-0-9">9</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1"></a><span class="k">module</span><span class="w"> </span><span class="n">HA</span><span class="w"> </span><span class="cm">/*module name*/</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="n">B</span><span class="p">,</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="n">C</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4"></a><span class="p">);</span>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5"></a>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6"></a><span class="k">xor</span><span class="w"> </span><span class="n">xor0</span><span class="p">(</span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">);</span><span class="w"> </span><span class="c1">//gate_name instance_name (out, in1, in2,...);</span>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7"></a><span class="k">and</span><span class="w"> </span><span class="n">and0</span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">);</span>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8"></a>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9"></a><span class="k">endmodule</span>
</span></code></pre></div></td></tr></table></div>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/f603ddfd-a216-4b86-a76a-191b2a7b11c4.png" /></p>
<ol>
<li>I/O port就是HA的input及output, 沒有特別宣告的話都是wire, 如果有需要也可以宣告成output reg 。</li>
<li>Verilog 中有"原生邏輯匣(primitive gate)"(eg: not, and, or, nand,...)可以直接使用, 第一格接的是邏輯匣的output。</li>
</ol>
</li>
<li>
<p>Connecting Your own module
    寫好一個module之後，就可以像使用一個封裝好的元件一樣直接使用。
    範例: Full Adder</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="#__codelineno-1-1"></a><span class="no">`include</span><span class="w"> </span><span class="s">&quot;halfadder.sv&quot;</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="#__codelineno-1-2"></a><span class="k">module</span><span class="w"> </span><span class="n">FA</span><span class="p">(</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="#__codelineno-1-3"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="n">B</span><span class="p">,</span><span class="n">Cin</span><span class="p">,</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="#__codelineno-1-4"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">Cout</span><span class="p">,</span><span class="n">S</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="#__codelineno-1-5"></a><span class="p">);</span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="#__codelineno-1-6"></a>
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="#__codelineno-1-7"></a><span class="kt">wire</span><span class="w"> </span><span class="n">c0</span><span class="p">,</span><span class="n">c1</span><span class="p">,</span><span class="n">s0</span><span class="p">;</span>
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="#__codelineno-1-8"></a>
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="#__codelineno-1-9"></a><span class="n">HA</span><span class="w"> </span><span class="n">ha0</span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">s0</span><span class="p">,</span><span class="w"> </span><span class="n">c0</span><span class="p">);</span><span class="w"> </span><span class="c1">//module_name instance_name ports (by order list)</span>
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="#__codelineno-1-10"></a><span class="n">HA</span><span class="w"> </span><span class="n">ha1</span><span class="p">(.</span><span class="n">A</span><span class="p">(</span><span class="n">s0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">B</span><span class="p">(</span><span class="n">Cin</span><span class="p">),</span>
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="#__codelineno-1-11"></a><span class="w">       </span><span class="p">.</span><span class="n">S</span><span class="p">(</span><span class="n">S</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">C</span><span class="p">(</span><span class="n">c1</span><span class="p">));</span><span class="w"> </span><span class="c1">//module_name instance_name ports (by name)</span>
</span><span id="__span-1-12"><a id="__codelineno-1-12" name="__codelineno-1-12" href="#__codelineno-1-12"></a><span class="k">or</span><span class="w"> </span><span class="n">or0</span><span class="p">(</span><span class="n">Cout</span><span class="p">,</span><span class="w"> </span><span class="n">c0</span><span class="p">,</span><span class="w"> </span><span class="n">c1</span><span class="p">);</span>
</span><span id="__span-1-13"><a id="__codelineno-1-13" name="__codelineno-1-13" href="#__codelineno-1-13"></a>
</span><span id="__span-1-14"><a id="__codelineno-1-14" name="__codelineno-1-14" href="#__codelineno-1-14"></a><span class="k">endmodule</span>
</span></code></pre></div>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/25c61cf8-0369-420f-b650-477648e2a215.png" /></p>
<blockquote>
<p>圖片來源 : https://tomorrow0w0.gitbooks.io/nand2tetris-homework/content/assets/FullAdder.png</p>
</blockquote>
<p>連接module的I/O portz方式大致可分成: 
1. by ordered list: 依照HA中的I/O port順序, 將要接到HA的線填在對應接口; 原生邏輯匣只能用by ordered list的接法。
2. by name: 先寫HA的port name, ()中填要接到HA的線。
- Scalar, Vector, Array
1. Scalar: A single wire/ reg
2. Vector: A bunch of wires/ regs
    <div class="language-verilog highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="#__codelineno-2-1"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="#__codelineno-2-2"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="#__codelineno-2-3"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="o">-</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="#__codelineno-2-4"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="#__codelineno-2-5"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">e</span><span class="p">;</span>
</span></code></pre></div></p>
<div class="codehilite"><pre><span></span><code><span class="o">!</span><span class="p">[](</span><span class="n">https</span><span class="p">:</span><span class="o">//</span><span class="n">hedgedoc</span><span class="o">.</span><span class="n">course</span><span class="o">.</span><span class="n">aislab</span><span class="o">.</span><span class="n">ee</span><span class="o">.</span><span class="n">ncku</span><span class="o">.</span><span class="n">edu</span><span class="o">.</span><span class="n">tw</span><span class="o">/</span><span class="n">uploads</span><span class="o">/</span><span class="mi">7853</span><span class="n">b2eb</span><span class="o">-</span><span class="n">cb09</span><span class="o">-</span><span class="mi">4</span><span class="n">cc7</span><span class="o">-</span><span class="mf">9e01</span><span class="o">-</span><span class="mi">9</span><span class="n">db4ec3c3c92</span><span class="o">.</span><span class="n">png</span><span class="p">)</span>

<span class="o">==</span><span class="n">hint</span><span class="p">:</span><span class="w"> </span><span class="err">通常</span><span class="n">n</span><span class="w"> </span><span class="n">bits會用</span><span class="w"> </span><span class="p">[</span><span class="n">n</span><span class="o">-</span><span class="mi">1</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">]</span><span class="err">來編號</span><span class="o">==</span>

<span class="o">-</span><span class="w"> </span><span class="n">reference</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">one</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">wires</span><span class="o">/</span><span class="w"> </span><span class="n">regs</span><span class="w"> </span><span class="ow">in</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">vector</span>
<span class="w">    </span><span class="err">```</span><span class="n">verilog</span>
<span class="w">    </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">    </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">2</span><span class="p">]</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="o">-</span><span class="mi">2</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>

<span class="w">    </span><span class="ow">and</span><span class="w"> </span><span class="n">and0</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span><span class="w"> </span><span class="n">b</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="o">-</span><span class="mi">2</span><span class="p">]);</span>
<span class="w">    </span><span class="err">```</span>

<span class="w">    </span><span class="o">!</span><span class="p">[](</span><span class="n">https</span><span class="p">:</span><span class="o">//</span><span class="n">hedgedoc</span><span class="o">.</span><span class="n">course</span><span class="o">.</span><span class="n">aislab</span><span class="o">.</span><span class="n">ee</span><span class="o">.</span><span class="n">ncku</span><span class="o">.</span><span class="n">edu</span><span class="o">.</span><span class="n">tw</span><span class="o">/</span><span class="n">uploads</span><span class="o">/</span><span class="n">b24940bf</span><span class="o">-</span><span class="n">fd07</span><span class="o">-</span><span class="mi">40</span><span class="n">c1</span><span class="o">-</span><span class="n">b5b0</span><span class="o">-</span><span class="mi">1749</span><span class="n">c4ab2847</span><span class="o">.</span><span class="n">png</span><span class="p">)</span>

<span class="o">-</span><span class="w"> </span><span class="n">reference</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">multiple</span><span class="w"> </span><span class="n">lines</span><span class="w"> </span><span class="n">continuously</span><span class="w"> </span><span class="ow">in</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">vector</span>
<span class="w">    </span><span class="err">```</span><span class="n">verilog</span>
<span class="w">    </span><span class="n">module</span><span class="w"> </span><span class="n">Adder2bits</span><span class="p">(</span>
<span class="w">        </span><span class="n">input</span><span class="w"> </span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">in0</span><span class="p">,</span><span class="w"> </span><span class="n">in1</span><span class="p">;</span>
<span class="w">        </span><span class="n">output</span><span class="w"> </span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span><span class="p">,</span>
<span class="w">        </span><span class="n">output</span><span class="w"> </span><span class="n">cout</span>
<span class="w">    </span><span class="p">);</span>

<span class="w">    </span><span class="o">//...</span>

<span class="w">    </span><span class="n">endmodule</span>
<span class="w">    </span><span class="err">```</span>
<span class="w">    </span><span class="err">```</span><span class="n">verilog</span>
<span class="w">    </span><span class="o">///...</span>
<span class="w">    </span><span class="n">wire</span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">operand0</span><span class="p">,</span><span class="w"> </span><span class="n">operand1</span><span class="p">;</span>
<span class="w">    </span><span class="n">wire</span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum0</span><span class="p">;</span>
<span class="w">    </span><span class="n">wire</span><span class="w"> </span><span class="n">cout0</span><span class="p">;</span>

<span class="w">    </span><span class="n">Adder2bits</span><span class="w"> </span><span class="n">adder0</span><span class="p">(</span><span class="o">.</span><span class="n">in0</span><span class="p">(</span><span class="n">operand0</span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">0</span><span class="p">]),</span><span class="w"> </span><span class="o">.</span><span class="n">in1</span><span class="p">(</span><span class="n">operand1</span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">0</span><span class="p">]),</span><span class="w"> </span><span class="o">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum0</span><span class="p">),</span><span class="w"> </span><span class="o">.</span><span class="n">cout</span><span class="p">(</span><span class="n">cout0</span><span class="p">);</span>
<span class="w">    </span><span class="o">//</span><span class="n">adding</span><span class="w"> </span><span class="n">lower</span><span class="w"> </span><span class="mi">2</span><span class="w"> </span><span class="n">bits</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">operand1</span><span class="w"> </span><span class="ow">and</span><span class="w"> </span><span class="n">operand2</span>
<span class="w">    </span><span class="err">```</span>

<span class="w">    </span><span class="o">!</span><span class="p">[](</span><span class="n">https</span><span class="p">:</span><span class="o">//</span><span class="n">hedgedoc</span><span class="o">.</span><span class="n">course</span><span class="o">.</span><span class="n">aislab</span><span class="o">.</span><span class="n">ee</span><span class="o">.</span><span class="n">ncku</span><span class="o">.</span><span class="n">edu</span><span class="o">.</span><span class="n">tw</span><span class="o">/</span><span class="n">uploads</span><span class="o">/</span><span class="mi">3218</span><span class="n">a199</span><span class="o">-</span><span class="n">e7dc</span><span class="o">-</span><span class="mi">4</span><span class="n">cf3</span><span class="o">-</span><span class="n">a6fc</span><span class="o">-</span><span class="mf">0e352</span><span class="n">e56f08e</span><span class="o">.</span><span class="n">png</span><span class="p">)</span>
</code></pre></div>

<ol>
<li>
<p>Array: A lot of scalars/ vectors
    <code>verilog
    wire arr_scalar [0:7];
    wire [3:0] arr_vector [0:7];</code></p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/014e37e9-8ae6-42f6-aa08-23a4bdd1e07c.png" /></p>
<ul>
<li>
<p>reference to a single line in an array
    <div class="language-verilog highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="#__codelineno-7-1"></a><span class="kt">wire</span><span class="w"> </span><span class="n">arr_scalar</span><span class="w"> </span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">7</span><span class="p">];</span>
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2" href="#__codelineno-7-2"></a><span class="k">not</span><span class="w"> </span><span class="n">not0</span><span class="p">(</span><span class="n">arr_vector</span><span class="p">[</span><span class="mh">0</span><span class="p">][</span><span class="mh">2</span><span class="p">],</span><span class="w"> </span><span class="n">arr_vector</span><span class="p">[</span><span class="mh">7</span><span class="p">][</span><span class="mh">1</span><span class="p">]);</span>
</span></code></pre></div></p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/8fea8ac4-8c78-4ae2-850c-209abcb732f6.png" /></p>
<p>First index: selecting the corresponding vector.
Second index: selecting the line in the vector.
- 在電路比較複雜時，用Gate level的寫法會變得很麻煩，所以以下介紹更Behavioral的寫法。</p>
<h2 id="continuous-assignment">Continuous Assignment<a class="headerlink" href="#continuous-assignment" title="Permanent link">&para;</a></h2>
<ul>
<li>基本寫法
    <div class="language-verilog highlight"><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1" href="#__codelineno-8-1"></a><span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="err">左</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="err">右</span><span class="p">;</span>
</span></code></pre></div></li>
<li>其中右值可以是常數, x(unknown), z(high impedance), 另一條wire/reg(s), 或expression,...; 將右邊的signal接到左邊。</li>
<li>多個Continuous assignment之間“沒有”先後順序關係
    <div class="language-verilog highlight"><pre><span></span><code><span id="__span-9-1"><a id="__codelineno-9-1" name="__codelineno-9-1" href="#__codelineno-9-1"></a><span class="kt">wire</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
</span><span id="__span-9-2"><a id="__codelineno-9-2" name="__codelineno-9-2" href="#__codelineno-9-2"></a><span class="kt">wire</span><span class="w"> </span><span class="n">highzee</span><span class="p">;</span>
</span><span id="__span-9-3"><a id="__codelineno-9-3" name="__codelineno-9-3" href="#__codelineno-9-3"></a>
</span><span id="__span-9-4"><a id="__codelineno-9-4" name="__codelineno-9-4" href="#__codelineno-9-4"></a><span class="k">assign</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
</span><span id="__span-9-5"><a id="__codelineno-9-5" name="__codelineno-9-5" href="#__codelineno-9-5"></a><span class="k">assign</span><span class="w"> </span><span class="n">highzee</span><span class="w"> </span><span class="o">=</span><span class="mh">1</span><span class="p">&#39;</span><span class="n">bz</span><span class="p">;</span>
</span></code></pre></div></li>
</ul>
</li>
</ul>
</li>
</ol>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/04771113-c2d2-4009-aaef-3f6c38d25d07.png" /></p>
</li>
<li>
<p>右值為常數, x, z</p>
<ol>
<li>Data can have different bit length. (Default: 32 bits).</li>
<li>Data can be expressed in different format. (Default: decimal)</li>
<li>可以在數字之間加underscore("_")(第一個digit不可以是underscore)
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-10-1"><a id="__codelineno-10-1" name="__codelineno-10-1" href="#__codelineno-10-1"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
</span><span id="__span-10-2"><a id="__codelineno-10-2" name="__codelineno-10-2" href="#__codelineno-10-2"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
</span><span id="__span-10-3"><a id="__codelineno-10-3" name="__codelineno-10-3" href="#__codelineno-10-3"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d</span><span class="p">,</span><span class="n">e</span><span class="p">;</span>
</span><span id="__span-10-4"><a id="__codelineno-10-4" name="__codelineno-10-4" href="#__codelineno-10-4"></a>
</span><span id="__span-10-5"><a id="__codelineno-10-5" name="__codelineno-10-5" href="#__codelineno-10-5"></a><span class="k">assign</span><span class="w"> </span><span class="n">a</span><span class="o">=</span><span class="mh">15</span><span class="p">;</span><span class="w"> </span><span class="c1">//32bits decimal 15</span>
</span><span id="__span-10-6"><a id="__codelineno-10-6" name="__codelineno-10-6" href="#__codelineno-10-6"></a><span class="k">assign</span><span class="w"> </span><span class="n">b</span><span class="o">=</span><span class="mh">&#39;h837FF</span><span class="p">;</span><span class="w"> </span><span class="c1">//32 bits hexidecimal 837FF</span>
</span><span id="__span-10-7"><a id="__codelineno-10-7" name="__codelineno-10-7" href="#__codelineno-10-7"></a><span class="k">assign</span><span class="w"> </span><span class="n">c</span><span class="o">=</span><span class="mh">8</span><span class="mb">&#39;b11</span><span class="n">_0010</span><span class="w"> </span><span class="c1">//8 bits binary 110010</span>
</span><span id="__span-10-8"><a id="__codelineno-10-8" name="__codelineno-10-8" href="#__codelineno-10-8"></a><span class="k">assign</span><span class="w"> </span><span class="n">d</span><span class="o">=</span><span class="mh">4</span><span class="mb">&#39;b10</span><span class="p">;</span><span class="w"> </span><span class="c1">//4 bits binary 10</span>
</span><span id="__span-10-9"><a id="__codelineno-10-9" name="__codelineno-10-9" href="#__codelineno-10-9"></a><span class="k">assign</span><span class="w"> </span><span class="n">e</span><span class="o">=</span><span class="mh">4</span><span class="mb">&#39;b01</span><span class="n">x</span><span class="p">;</span><span class="w"> </span><span class="c1">//4 bits number, with LSB unknown</span>
</span></code></pre></div>
<mark>hint: assign的時候最好讓左右值的bit length相同</mark></li>
</ol>
</li>
<li>
<p>右值為Expression (operand, operator)
    | Operator           | Description        | Usage               |
    | ------------------ | ------------------ | ------------------- |
    | +, -, *, /, %      | Arithmetic         | op1 + op2           |
    | !                  | Logical negation     | !op                 |
    | &amp;&amp;, ||, ==, !=   | Logical operator   | op1&amp;&amp;op2            |
    | &lt;&lt;, &lt;&lt;&lt;, &gt;&gt;, &gt;&gt;&gt;   | Shift operator     | op1&lt;&lt;op2            |
    | {}                 | Concentation       | {op1, op2, ...}     |
    | &amp;, |, ^, ^~       | Bitwise operation  | op1 &amp;op2            |
    | ~                  | Bitwise negation   | ~op                 |
    | &amp;, ~&amp;, |, ~|, ^~ | Reduction operator | &amp;op                 |
    | ?:                 | Conditional        | condition? op1: op2 |
    | {{}}               | Replication        | {op1{op2}}          |
    Further explanation</p>
<ol>
<li>
<p>Logical
   ```verilog
    wire [3:0] op1, op2, op3;
    assign op1=4'b1011;
    assign op2=4'b0010;
    assign op3=4'b0;</p>
<p>wire a, b, c;</p>
<p>assign a=!op3; //1
assign b=!op1; //0
assign c=op1&amp;&op2; //1
```
Logical的運算結果只可能有0或1兩種
    2. Bitwise
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-11-1"><a id="__codelineno-11-1" name="__codelineno-11-1" href="#__codelineno-11-1"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">op1</span><span class="p">,</span><span class="w"> </span><span class="n">op2</span><span class="p">,</span><span class="w"> </span><span class="n">op3</span><span class="p">;</span>
</span><span id="__span-11-2"><a id="__codelineno-11-2" name="__codelineno-11-2" href="#__codelineno-11-2"></a><span class="k">assign</span><span class="w"> </span><span class="n">op1</span><span class="o">=</span><span class="mh">4</span><span class="mb">&#39;b1011</span><span class="p">;</span>
</span><span id="__span-11-3"><a id="__codelineno-11-3" name="__codelineno-11-3" href="#__codelineno-11-3"></a><span class="k">assign</span><span class="w"> </span><span class="n">op2</span><span class="o">=</span><span class="mh">4</span><span class="mb">&#39;b0010</span><span class="p">;</span>
</span><span id="__span-11-4"><a id="__codelineno-11-4" name="__codelineno-11-4" href="#__codelineno-11-4"></a><span class="k">assign</span><span class="w"> </span><span class="n">op3</span><span class="o">=</span><span class="mh">4</span><span class="mb">&#39;b0</span><span class="p">;</span>
</span><span id="__span-11-5"><a id="__codelineno-11-5" name="__codelineno-11-5" href="#__codelineno-11-5"></a>
</span><span id="__span-11-6"><a id="__codelineno-11-6" name="__codelineno-11-6" href="#__codelineno-11-6"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="p">,</span><span class="n">e</span><span class="w"> </span><span class="p">,</span><span class="n">f</span><span class="p">,</span><span class="w"> </span><span class="n">g</span><span class="p">;</span>
</span><span id="__span-11-7"><a id="__codelineno-11-7" name="__codelineno-11-7" href="#__codelineno-11-7"></a>
</span><span id="__span-11-8"><a id="__codelineno-11-8" name="__codelineno-11-8" href="#__codelineno-11-8"></a><span class="k">assign</span><span class="w"> </span><span class="n">d</span><span class="o">=~</span><span class="n">op1</span><span class="p">;</span><span class="w"> </span><span class="c1">//4&#39;b0100</span>
</span><span id="__span-11-9"><a id="__codelineno-11-9" name="__codelineno-11-9" href="#__codelineno-11-9"></a><span class="k">assign</span><span class="w"> </span><span class="n">e</span><span class="o">=~</span><span class="n">op3</span><span class="p">;</span><span class="w"> </span><span class="c1">//4&#39;b1111</span>
</span><span id="__span-11-10"><a id="__codelineno-11-10" name="__codelineno-11-10" href="#__codelineno-11-10"></a><span class="k">assign</span><span class="w"> </span><span class="n">f</span><span class="o">=</span><span class="n">op1</span><span class="o">&amp;</span><span class="n">op2</span><span class="p">;</span><span class="w"> </span><span class="c1">//and, 4&#39;b0010</span>
</span><span id="__span-11-11"><a id="__codelineno-11-11" name="__codelineno-11-11" href="#__codelineno-11-11"></a><span class="k">assign</span><span class="w"> </span><span class="n">g</span><span class="o">=</span><span class="n">op1</span><span class="o">^</span><span class="n">op2</span><span class="p">;</span><span class="w"> </span><span class="c1">//xor, 4&#39;b1001</span>
</span></code></pre></div>
Bitwise會對每一個bit分別運算(eg: 下圖的Bitwise negation)</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/1615c777-6762-4f64-8c78-f4a2e2828ec8.png" />
    3. Reduction
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-12-1"><a id="__codelineno-12-1" name="__codelineno-12-1" href="#__codelineno-12-1"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">op1</span><span class="p">;</span>
</span><span id="__span-12-2"><a id="__codelineno-12-2" name="__codelineno-12-2" href="#__codelineno-12-2"></a><span class="k">assign</span><span class="w"> </span><span class="n">op1</span><span class="o">=</span><span class="mh">4</span><span class="mb">&#39;b1011</span><span class="p">;</span>
</span><span id="__span-12-3"><a id="__codelineno-12-3" name="__codelineno-12-3" href="#__codelineno-12-3"></a>
</span><span id="__span-12-4"><a id="__codelineno-12-4" name="__codelineno-12-4" href="#__codelineno-12-4"></a><span class="kt">wire</span><span class="w"> </span><span class="n">g</span><span class="p">,</span><span class="w"> </span><span class="n">h</span><span class="p">;</span>
</span><span id="__span-12-5"><a id="__codelineno-12-5" name="__codelineno-12-5" href="#__codelineno-12-5"></a>
</span><span id="__span-12-6"><a id="__codelineno-12-6" name="__codelineno-12-6" href="#__codelineno-12-6"></a><span class="k">assign</span><span class="w"> </span><span class="n">g</span><span class="o">=&amp;</span><span class="n">op1</span><span class="p">;</span><span class="w"> </span><span class="c1">//(1&amp;0&amp;1&amp;1)=0</span>
</span><span id="__span-12-7"><a id="__codelineno-12-7" name="__codelineno-12-7" href="#__codelineno-12-7"></a><span class="k">assign</span><span class="w"> </span><span class="n">h</span><span class="o">=^</span><span class="n">op1</span><span class="p">;</span><span class="w"> </span><span class="c1">//=1</span>
</span></code></pre></div>
Reduction將input vector中的所有bits一起運算，運算結果只有0或1兩種(eg: 下圖的xor)</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/8b65c1e6-a7a1-4964-8765-7b0f32d681fc.png" />
    4. Conditional(Ternary)
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-13-1"><a id="__codelineno-13-1" name="__codelineno-13-1" href="#__codelineno-13-1"></a><span class="kt">wire</span><span class="w"> </span><span class="n">sel</span><span class="p">;</span>
</span><span id="__span-13-2"><a id="__codelineno-13-2" name="__codelineno-13-2" href="#__codelineno-13-2"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">in0</span><span class="p">,</span><span class="w"> </span><span class="n">in1</span><span class="p">,</span><span class="w"> </span><span class="n">out</span><span class="p">;</span>
</span><span id="__span-13-3"><a id="__codelineno-13-3" name="__codelineno-13-3" href="#__codelineno-13-3"></a><span class="k">assign</span><span class="w"> </span><span class="n">out</span><span class="o">=</span><span class="n">sel</span><span class="o">?</span><span class="w"> </span><span class="nl">in1:</span><span class="w"> </span><span class="n">in0</span><span class="p">;</span><span class="w"> </span><span class="c1">//condition? if true: if false</span>
</span></code></pre></div>
跟Cpp中的Ternary operator差不多，對應到數位電路上基本上就是MUX</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/db512cc4-6d7e-43f1-84c2-448cfad7a4d8.png" />
    5. Replication and concatenation
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-14-1"><a id="__codelineno-14-1" name="__codelineno-14-1" href="#__codelineno-14-1"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="kt">byte</span><span class="p">;</span>
</span><span id="__span-14-2"><a id="__codelineno-14-2" name="__codelineno-14-2" href="#__codelineno-14-2"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">halfword</span><span class="p">;</span>
</span><span id="__span-14-3"><a id="__codelineno-14-3" name="__codelineno-14-3" href="#__codelineno-14-3"></a><span class="k">assign</span><span class="w"> </span><span class="n">halfword</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">4</span><span class="mi">&#39;d8</span><span class="p">{</span><span class="kt">byte</span><span class="p">[</span><span class="mh">7</span><span class="p">]}},</span><span class="w"> </span><span class="kt">byte</span><span class="p">};</span>
</span></code></pre></div>
- Replication: {op1{op2}}即將op2複製op1次
- Concatenation: 並排多個input</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/738afcc2-1296-40a5-8c90-cdaed57e5e7d.png" />
- 範例: Full adder (Continuous assignmaet)
    <div class="language-verilog highlight"><pre><span></span><code><span id="__span-15-1"><a id="__codelineno-15-1" name="__codelineno-15-1" href="#__codelineno-15-1"></a><span class="k">module</span><span class="w"> </span><span class="n">FA</span><span class="p">(</span>
</span><span id="__span-15-2"><a id="__codelineno-15-2" name="__codelineno-15-2" href="#__codelineno-15-2"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="n">B</span><span class="p">,</span><span class="n">Cin</span><span class="p">,</span>
</span><span id="__span-15-3"><a id="__codelineno-15-3" name="__codelineno-15-3" href="#__codelineno-15-3"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">Cout</span><span class="p">,</span><span class="n">S</span>
</span><span id="__span-15-4"><a id="__codelineno-15-4" name="__codelineno-15-4" href="#__codelineno-15-4"></a><span class="p">);</span>
</span><span id="__span-15-5"><a id="__codelineno-15-5" name="__codelineno-15-5" href="#__codelineno-15-5"></a>
</span><span id="__span-15-6"><a id="__codelineno-15-6" name="__codelineno-15-6" href="#__codelineno-15-6"></a><span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">Cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="o">&amp;</span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">Cin</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="o">^</span><span class="n">B</span><span class="p">));</span>
</span><span id="__span-15-7"><a id="__codelineno-15-7" name="__codelineno-15-7" href="#__codelineno-15-7"></a><span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">S</span><span class="o">=</span><span class="n">Cin</span><span class="o">^</span><span class="n">A</span><span class="o">^</span><span class="n">B</span><span class="p">;</span>
</span><span id="__span-15-8"><a id="__codelineno-15-8" name="__codelineno-15-8" href="#__codelineno-15-8"></a><span class="k">endmodule</span>
</span></code></pre></div></p>
</li>
</ol>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/fbee2eb9-db7d-4d6d-b100-ff1843353233.png" /></p>
<blockquote>
<p>圖片來源 : https://upload.wikimedia.org/wikipedia/commons/thumb/a/a9/Full-adder.svg/825px-Full-adder.svg.png</p>
</blockquote>
<h2 id="procedural-block">Procedural Block<a class="headerlink" href="#procedural-block" title="Permanent link">&para;</a></h2>
<ul>
<li>分成always block和initial block, 後者通常用在Testbench中。以下都先以always block為主。</li>
<li>更"program-like", 但還是要記得自己是在寫"電路"。</li>
<li>基本寫法
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-16-1"><a id="__codelineno-16-1" name="__codelineno-16-1" href="#__codelineno-16-1"></a><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
</span><span id="__span-16-2"><a id="__codelineno-16-2" name="__codelineno-16-2" href="#__codelineno-16-2"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">sensitive</span><span class="w"> </span><span class="n">list</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-16-3"><a id="__codelineno-16-3" name="__codelineno-16-3" href="#__codelineno-16-3"></a><span class="w">    </span><span class="n">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">.....;</span>
</span><span id="__span-16-4"><a id="__codelineno-16-4" name="__codelineno-16-4" href="#__codelineno-16-4"></a><span class="w">    </span><span class="n">b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">.....;</span>
</span><span id="__span-16-5"><a id="__codelineno-16-5" name="__codelineno-16-5" href="#__codelineno-16-5"></a><span class="k">end</span>
</span></code></pre></div></li>
<li>用begin, end 包起來。</li>
<li>Sensitive list: 
    每當sensitive list中任一個signal改變時，會trigger 該always block 執行一次，並update左值。若sensitive list 中的signal沒有改變, 左值就會維持不變。
    如果希望寫出continuous assignment的效果，則sensitive list中要包含always block內的所有右值, 可以直接寫成
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-17-1"><a id="__codelineno-17-1" name="__codelineno-17-1" href="#__codelineno-17-1"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-17-2"><a id="__codelineno-17-2" name="__codelineno-17-2" href="#__codelineno-17-2"></a><span class="w">    </span><span class="n">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">.....;</span>
</span><span id="__span-17-3"><a id="__codelineno-17-3" name="__codelineno-17-3" href="#__codelineno-17-3"></a><span class="w">    </span><span class="n">b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">.....;</span>
</span><span id="__span-17-4"><a id="__codelineno-17-4" name="__codelineno-17-4" href="#__codelineno-17-4"></a><span class="k">end</span>
</span></code></pre></div></li>
<li>always block中的左值一定要宣告成reg型態 (在always block沒被trigger時, 左值要"維持") , 但合成後不一定會是register。</li>
</ul>
<p>範例: Full adder
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-18-1"><a id="__codelineno-18-1" name="__codelineno-18-1" href="#__codelineno-18-1"></a><span class="k">module</span><span class="w"> </span><span class="n">FA</span><span class="p">(</span>
</span><span id="__span-18-2"><a id="__codelineno-18-2" name="__codelineno-18-2" href="#__codelineno-18-2"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="n">B</span><span class="p">,</span><span class="n">Cin</span><span class="p">,</span>
</span><span id="__span-18-3"><a id="__codelineno-18-3" name="__codelineno-18-3" href="#__codelineno-18-3"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Cout</span><span class="p">,</span><span class="n">S</span><span class="w"> </span>
</span><span id="__span-18-4"><a id="__codelineno-18-4" name="__codelineno-18-4" href="#__codelineno-18-4"></a><span class="p">);</span>
</span><span id="__span-18-5"><a id="__codelineno-18-5" name="__codelineno-18-5" href="#__codelineno-18-5"></a>
</span><span id="__span-18-6"><a id="__codelineno-18-6" name="__codelineno-18-6" href="#__codelineno-18-6"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Cin</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">    </span><span class="c1">//always @(*) begin    </span>
</span><span id="__span-18-7"><a id="__codelineno-18-7" name="__codelineno-18-7" href="#__codelineno-18-7"></a><span class="w">   </span><span class="n">Cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="o">&amp;</span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">Cin</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="o">^</span><span class="n">B</span><span class="p">));</span>
</span><span id="__span-18-8"><a id="__codelineno-18-8" name="__codelineno-18-8" href="#__codelineno-18-8"></a><span class="w">   </span><span class="n">S</span><span class="o">=</span><span class="n">Cin</span><span class="o">^</span><span class="n">A</span><span class="o">^</span><span class="n">B</span><span class="p">;</span><span class="w"> </span>
</span><span id="__span-18-9"><a id="__codelineno-18-9" name="__codelineno-18-9" href="#__codelineno-18-9"></a><span class="k">end</span>
</span><span id="__span-18-10"><a id="__codelineno-18-10" name="__codelineno-18-10" href="#__codelineno-18-10"></a>
</span><span id="__span-18-11"><a id="__codelineno-18-11" name="__codelineno-18-11" href="#__codelineno-18-11"></a><span class="k">endmodule</span>
</span></code></pre></div>
- Blocking assignment
在Procedural Block中可以分成Blocking assignment(=)跟Non-Blocking assignment(&lt;=)(Non-blocking的部分Sequential再細講)。
Blocking assignmen跟cpp, c,...比較類似, 會一行一行依序執行。
範例： Full adder
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-19-1"><a id="__codelineno-19-1" name="__codelineno-19-1" href="#__codelineno-19-1"></a><span class="k">module</span><span class="w"> </span><span class="n">FA</span><span class="p">(</span>
</span><span id="__span-19-2"><a id="__codelineno-19-2" name="__codelineno-19-2" href="#__codelineno-19-2"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="n">B</span><span class="p">,</span><span class="n">Cin</span><span class="p">,</span>
</span><span id="__span-19-3"><a id="__codelineno-19-3" name="__codelineno-19-3" href="#__codelineno-19-3"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Cout</span><span class="p">,</span><span class="w"> </span><span class="n">S</span>
</span><span id="__span-19-4"><a id="__codelineno-19-4" name="__codelineno-19-4" href="#__codelineno-19-4"></a><span class="p">);</span>
</span><span id="__span-19-5"><a id="__codelineno-19-5" name="__codelineno-19-5" href="#__codelineno-19-5"></a>
</span><span id="__span-19-6"><a id="__codelineno-19-6" name="__codelineno-19-6" href="#__codelineno-19-6"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-19-7"><a id="__codelineno-19-7" name="__codelineno-19-7" href="#__codelineno-19-7"></a><span class="w">    </span><span class="p">{</span><span class="n">Cout</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="p">;</span><span class="w"> </span><span class="c1">//execute first</span>
</span><span id="__span-19-8"><a id="__codelineno-19-8" name="__codelineno-19-8" href="#__codelineno-19-8"></a><span class="w">    </span><span class="p">{</span><span class="n">Cout</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">Cout</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">}</span><span class="o">+</span><span class="n">B</span><span class="p">;</span>
</span><span id="__span-19-9"><a id="__codelineno-19-9" name="__codelineno-19-9" href="#__codelineno-19-9"></a><span class="w">    </span><span class="p">{</span><span class="n">Cout</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">Cout</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">}</span><span class="o">+</span><span class="n">Cin</span><span class="p">;</span><span class="w"> </span><span class="c1">//execute last</span>
</span><span id="__span-19-10"><a id="__codelineno-19-10" name="__codelineno-19-10" href="#__codelineno-19-10"></a><span class="k">end</span>
</span><span id="__span-19-11"><a id="__codelineno-19-11" name="__codelineno-19-11" href="#__codelineno-19-11"></a>
</span><span id="__span-19-12"><a id="__codelineno-19-12" name="__codelineno-19-12" href="#__codelineno-19-12"></a><span class="k">endmodule</span>
</span></code></pre></div>
- case
- 跟switch case很像, 比對條件之後執行對應的statement(s)
- 建議都要寫default case, 避免遺漏, 如果要合成也比較不會出現多餘的Latch</p>
<p>範例：4 to 1 MUX
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-20-1"><a id="__codelineno-20-1" name="__codelineno-20-1" href="#__codelineno-20-1"></a><span class="k">module</span><span class="w"> </span><span class="n">MUX</span><span class="p">(</span>
</span><span id="__span-20-2"><a id="__codelineno-20-2" name="__codelineno-20-2" href="#__codelineno-20-2"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">in00</span><span class="p">,</span><span class="w"> </span><span class="n">in01</span><span class="p">,</span><span class="w"> </span><span class="n">in10</span><span class="p">,</span><span class="w"> </span><span class="n">in11</span><span class="p">,</span>
</span><span id="__span-20-3"><a id="__codelineno-20-3" name="__codelineno-20-3" href="#__codelineno-20-3"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">s0</span><span class="p">,</span><span class="w"> </span><span class="n">s1</span><span class="p">,</span><span class="w"> </span><span class="c1">//select</span>
</span><span id="__span-20-4"><a id="__codelineno-20-4" name="__codelineno-20-4" href="#__codelineno-20-4"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">out</span>
</span><span id="__span-20-5"><a id="__codelineno-20-5" name="__codelineno-20-5" href="#__codelineno-20-5"></a><span class="p">);</span>
</span><span id="__span-20-6"><a id="__codelineno-20-6" name="__codelineno-20-6" href="#__codelineno-20-6"></a>
</span><span id="__span-20-7"><a id="__codelineno-20-7" name="__codelineno-20-7" href="#__codelineno-20-7"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-20-8"><a id="__codelineno-20-8" name="__codelineno-20-8" href="#__codelineno-20-8"></a><span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="p">({</span><span class="n">s1</span><span class="p">,</span><span class="w"> </span><span class="n">s0</span><span class="p">})</span>
</span><span id="__span-20-9"><a id="__codelineno-20-9" name="__codelineno-20-9" href="#__codelineno-20-9"></a><span class="w">        </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-20-10"><a id="__codelineno-20-10" name="__codelineno-20-10" href="#__codelineno-20-10"></a><span class="w">            </span><span class="n">out</span><span class="o">=</span><span class="n">in00</span><span class="p">;</span>
</span><span id="__span-20-11"><a id="__codelineno-20-11" name="__codelineno-20-11" href="#__codelineno-20-11"></a><span class="w">        </span><span class="k">end</span>
</span><span id="__span-20-12"><a id="__codelineno-20-12" name="__codelineno-20-12" href="#__codelineno-20-12"></a><span class="w">        </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-20-13"><a id="__codelineno-20-13" name="__codelineno-20-13" href="#__codelineno-20-13"></a><span class="w">            </span><span class="n">out</span><span class="o">=</span><span class="n">in01</span><span class="p">;</span>
</span><span id="__span-20-14"><a id="__codelineno-20-14" name="__codelineno-20-14" href="#__codelineno-20-14"></a><span class="w">        </span><span class="k">end</span>
</span><span id="__span-20-15"><a id="__codelineno-20-15" name="__codelineno-20-15" href="#__codelineno-20-15"></a><span class="w">        </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-20-16"><a id="__codelineno-20-16" name="__codelineno-20-16" href="#__codelineno-20-16"></a><span class="w">            </span><span class="n">out</span><span class="o">=</span><span class="n">in10</span><span class="p">;</span>
</span><span id="__span-20-17"><a id="__codelineno-20-17" name="__codelineno-20-17" href="#__codelineno-20-17"></a><span class="w">        </span><span class="k">end</span>
</span><span id="__span-20-18"><a id="__codelineno-20-18" name="__codelineno-20-18" href="#__codelineno-20-18"></a><span class="w">        </span><span class="mh">2</span><span class="mb">&#39;b11</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-20-19"><a id="__codelineno-20-19" name="__codelineno-20-19" href="#__codelineno-20-19"></a><span class="w">            </span><span class="n">out</span><span class="o">=</span><span class="n">in11</span><span class="p">;</span>
</span><span id="__span-20-20"><a id="__codelineno-20-20" name="__codelineno-20-20" href="#__codelineno-20-20"></a><span class="w">        </span><span class="k">end</span>
</span><span id="__span-20-21"><a id="__codelineno-20-21" name="__codelineno-20-21" href="#__codelineno-20-21"></a><span class="w">        </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-20-22"><a id="__codelineno-20-22" name="__codelineno-20-22" href="#__codelineno-20-22"></a><span class="w">            </span><span class="n">out</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
</span><span id="__span-20-23"><a id="__codelineno-20-23" name="__codelineno-20-23" href="#__codelineno-20-23"></a><span class="w">        </span><span class="k">end</span>
</span><span id="__span-20-24"><a id="__codelineno-20-24" name="__codelineno-20-24" href="#__codelineno-20-24"></a><span class="w">    </span><span class="k">endcase</span>
</span><span id="__span-20-25"><a id="__codelineno-20-25" name="__codelineno-20-25" href="#__codelineno-20-25"></a><span class="k">end</span>
</span><span id="__span-20-26"><a id="__codelineno-20-26" name="__codelineno-20-26" href="#__codelineno-20-26"></a>
</span><span id="__span-20-27"><a id="__codelineno-20-27" name="__codelineno-20-27" href="#__codelineno-20-27"></a><span class="k">endmodule</span>
</span></code></pre></div></p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/10a0ce35-b9b9-4c35-89da-8113023a94be.png" />
- if/else
- 跟cpp等的if/else很像
- 建議最後都要寫else, 也是為了避免遺漏跟合成出多餘的Latch</p>
<p>範例： 4 to 1 MUX
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-21-1"><a id="__codelineno-21-1" name="__codelineno-21-1" href="#__codelineno-21-1"></a><span class="k">module</span><span class="w"> </span><span class="n">MUX</span><span class="p">(</span>
</span><span id="__span-21-2"><a id="__codelineno-21-2" name="__codelineno-21-2" href="#__codelineno-21-2"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">in00</span><span class="p">,</span><span class="w"> </span><span class="n">in01</span><span class="p">,</span><span class="w"> </span><span class="n">in10</span><span class="p">,</span><span class="w"> </span><span class="n">in11</span><span class="p">,</span>
</span><span id="__span-21-3"><a id="__codelineno-21-3" name="__codelineno-21-3" href="#__codelineno-21-3"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">s0</span><span class="p">,</span><span class="w"> </span><span class="n">s1</span><span class="p">,</span>
</span><span id="__span-21-4"><a id="__codelineno-21-4" name="__codelineno-21-4" href="#__codelineno-21-4"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">out</span>
</span><span id="__span-21-5"><a id="__codelineno-21-5" name="__codelineno-21-5" href="#__codelineno-21-5"></a><span class="p">);</span>
</span><span id="__span-21-6"><a id="__codelineno-21-6" name="__codelineno-21-6" href="#__codelineno-21-6"></a>
</span><span id="__span-21-7"><a id="__codelineno-21-7" name="__codelineno-21-7" href="#__codelineno-21-7"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-21-8"><a id="__codelineno-21-8" name="__codelineno-21-8" href="#__codelineno-21-8"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">s0</span><span class="o">==</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-21-9"><a id="__codelineno-21-9" name="__codelineno-21-9" href="#__codelineno-21-9"></a><span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="w"> </span><span class="n">s1</span><span class="o">?</span><span class="nl">in01:</span><span class="n">in00</span><span class="p">;</span>
</span><span id="__span-21-10"><a id="__codelineno-21-10" name="__codelineno-21-10" href="#__codelineno-21-10"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-21-11"><a id="__codelineno-21-11" name="__codelineno-21-11" href="#__codelineno-21-11"></a><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">s0</span><span class="o">==</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-21-12"><a id="__codelineno-21-12" name="__codelineno-21-12" href="#__codelineno-21-12"></a><span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="w"> </span><span class="n">s1</span><span class="o">?</span><span class="nl">in11:</span><span class="n">in10</span><span class="p">;</span>
</span><span id="__span-21-13"><a id="__codelineno-21-13" name="__codelineno-21-13" href="#__codelineno-21-13"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-21-14"><a id="__codelineno-21-14" name="__codelineno-21-14" href="#__codelineno-21-14"></a><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="n">out</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
</span><span id="__span-21-15"><a id="__codelineno-21-15" name="__codelineno-21-15" href="#__codelineno-21-15"></a><span class="k">end</span>
</span><span id="__span-21-16"><a id="__codelineno-21-16" name="__codelineno-21-16" href="#__codelineno-21-16"></a>
</span><span id="__span-21-17"><a id="__codelineno-21-17" name="__codelineno-21-17" href="#__codelineno-21-17"></a><span class="k">endmodule</span>
</span></code></pre></div>
- for loop
verilog中for loop內的statement會被展開成多個==並行==的硬體結構(<mark>不是迭代執行</mark>, 使用時要特別注意)。
- index通常會宣告成integer型態
- verilog沒有"i++"這種寫法，要寫成i=i+1。</p>
<p>範例1:
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-22-1"><a id="__codelineno-22-1" name="__codelineno-22-1" href="#__codelineno-22-1"></a><span class="kt">reg</span><span class="p">[</span><span class="mh">9</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
</span><span id="__span-22-2"><a id="__codelineno-22-2" name="__codelineno-22-2" href="#__codelineno-22-2"></a><span class="k">integer</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
</span><span id="__span-22-3"><a id="__codelineno-22-3" name="__codelineno-22-3" href="#__codelineno-22-3"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="k">begin</span><span class="w"> </span>
</span><span id="__span-22-4"><a id="__codelineno-22-4" name="__codelineno-22-4" href="#__codelineno-22-4"></a><span class="w">    </span><span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="mh">10</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-22-5"><a id="__codelineno-22-5" name="__codelineno-22-5" href="#__codelineno-22-5"></a><span class="w">        </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
</span><span id="__span-22-6"><a id="__codelineno-22-6" name="__codelineno-22-6" href="#__codelineno-22-6"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-22-7"><a id="__codelineno-22-7" name="__codelineno-22-7" href="#__codelineno-22-7"></a><span class="k">end</span>
</span></code></pre></div></p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/372736e5-b0d8-41c9-af2f-4154780c48fc.png" /></p>
<p>範例2: 此例會生成10個乘法器，而不是用同一個乘法器依序執行10次乘法。
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-23-1"><a id="__codelineno-23-1" name="__codelineno-23-1" href="#__codelineno-23-1"></a><span class="k">integer</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
</span><span id="__span-23-2"><a id="__codelineno-23-2" name="__codelineno-23-2" href="#__codelineno-23-2"></a><span class="kt">reg</span><span class="p">[</span><span class="mh">9</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="n">b</span><span class="p">,</span><span class="n">c</span><span class="p">;</span>
</span><span id="__span-23-3"><a id="__codelineno-23-3" name="__codelineno-23-3" href="#__codelineno-23-3"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="k">begin</span><span class="w"> </span>
</span><span id="__span-23-4"><a id="__codelineno-23-4" name="__codelineno-23-4" href="#__codelineno-23-4"></a><span class="w">    </span><span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="mh">10</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-23-5"><a id="__codelineno-23-5" name="__codelineno-23-5" href="#__codelineno-23-5"></a><span class="w">        </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">=</span><span class="n">b</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">*</span><span class="n">c</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
</span><span id="__span-23-6"><a id="__codelineno-23-6" name="__codelineno-23-6" href="#__codelineno-23-6"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-23-7"><a id="__codelineno-23-7" name="__codelineno-23-7" href="#__codelineno-23-7"></a><span class="k">end</span>
</span></code></pre></div></p>
<h2 id="generate-block">補充: generate block<a class="headerlink" href="#generate-block" title="Permanent link">&para;</a></h2>
<p>經常配合for loop使用，用來生成多個相同的元件。
- 用generate, endgenerate包起來。
- for loop的index部分必須宣告成genvar型態。
- for loop最好要加label(範例1中的"BLOCK1", 範例2的FA_BLOCK)。
- generate block中要用continuous assignment，左值可為wire或reg。
- generate block中也可以配合if else, case的語法，依據特定條件選擇要生成的元件。</p>
</li>
</ul>
<p>範例1: 與前面for loop的範例1做的事一樣</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-24-1"><a id="__codelineno-24-1" name="__codelineno-24-1" href="#__codelineno-24-1"></a><span class="kt">wire</span><span class="p">[</span><span class="mh">9</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
</span><span id="__span-24-2"><a id="__codelineno-24-2" name="__codelineno-24-2" href="#__codelineno-24-2"></a><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
</span><span id="__span-24-3"><a id="__codelineno-24-3" name="__codelineno-24-3" href="#__codelineno-24-3"></a><span class="k">generate</span><span class="w"> </span>
</span><span id="__span-24-4"><a id="__codelineno-24-4" name="__codelineno-24-4" href="#__codelineno-24-4"></a><span class="w">    </span><span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="mh">10</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="w"> </span><span class="n">BLOCK1</span><span class="w"> </span><span class="c1">//label</span>
</span><span id="__span-24-5"><a id="__codelineno-24-5" name="__codelineno-24-5" href="#__codelineno-24-5"></a><span class="w">        </span><span class="k">assign</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
</span><span id="__span-24-6"><a id="__codelineno-24-6" name="__codelineno-24-6" href="#__codelineno-24-6"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-24-7"><a id="__codelineno-24-7" name="__codelineno-24-7" href="#__codelineno-24-7"></a><span class="k">endgenerate</span>
</span></code></pre></div>
<p>範例2: 用4個FA組成的RCA
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-25-1"><a id="__codelineno-25-1" name="__codelineno-25-1" href="#__codelineno-25-1"></a><span class="no">`include</span><span class="w"> </span><span class="s">&quot;FA.sv&quot;</span>
</span><span id="__span-25-2"><a id="__codelineno-25-2" name="__codelineno-25-2" href="#__codelineno-25-2"></a><span class="k">module</span><span class="w"> </span><span class="n">RCA</span><span class="p">(</span>
</span><span id="__span-25-3"><a id="__codelineno-25-3" name="__codelineno-25-3" href="#__codelineno-25-3"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">X</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">,</span>
</span><span id="__span-25-4"><a id="__codelineno-25-4" name="__codelineno-25-4" href="#__codelineno-25-4"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">S</span><span class="p">,</span>
</span><span id="__span-25-5"><a id="__codelineno-25-5" name="__codelineno-25-5" href="#__codelineno-25-5"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">Cout</span>
</span><span id="__span-25-6"><a id="__codelineno-25-6" name="__codelineno-25-6" href="#__codelineno-25-6"></a><span class="p">);</span>
</span><span id="__span-25-7"><a id="__codelineno-25-7" name="__codelineno-25-7" href="#__codelineno-25-7"></a><span class="kt">wire</span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
</span><span id="__span-25-8"><a id="__codelineno-25-8" name="__codelineno-25-8" href="#__codelineno-25-8"></a><span class="k">assign</span><span class="w"> </span><span class="n">Cout</span><span class="o">=</span><span class="n">c</span><span class="p">[</span><span class="mh">4</span><span class="p">];</span>
</span><span id="__span-25-9"><a id="__codelineno-25-9" name="__codelineno-25-9" href="#__codelineno-25-9"></a><span class="k">assign</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
</span><span id="__span-25-10"><a id="__codelineno-25-10" name="__codelineno-25-10" href="#__codelineno-25-10"></a>
</span><span id="__span-25-11"><a id="__codelineno-25-11" name="__codelineno-25-11" href="#__codelineno-25-11"></a><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
</span><span id="__span-25-12"><a id="__codelineno-25-12" name="__codelineno-25-12" href="#__codelineno-25-12"></a><span class="k">generate</span>
</span><span id="__span-25-13"><a id="__codelineno-25-13" name="__codelineno-25-13" href="#__codelineno-25-13"></a><span class="w">    </span><span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="mh">4</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="w"> </span><span class="n">FA_BLOCK</span>
</span><span id="__span-25-14"><a id="__codelineno-25-14" name="__codelineno-25-14" href="#__codelineno-25-14"></a><span class="w">        </span><span class="n">FA</span><span class="w"> </span><span class="n">fa</span><span class="p">(.</span><span class="n">x</span><span class="p">(</span><span class="n">X</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">y</span><span class="p">(</span><span class="n">Y</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">c</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">c</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">s</span><span class="p">(</span><span class="n">S</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>
</span><span id="__span-25-15"><a id="__codelineno-25-15" name="__codelineno-25-15" href="#__codelineno-25-15"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-25-16"><a id="__codelineno-25-16" name="__codelineno-25-16" href="#__codelineno-25-16"></a><span class="k">endgenerate</span>
</span><span id="__span-25-17"><a id="__codelineno-25-17" name="__codelineno-25-17" href="#__codelineno-25-17"></a><span class="k">endmodule</span>
</span></code></pre></div></p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/dffad851-0099-4662-a132-b9d26495f386.png" /></p>
<h2 id="sequential-circuit">Sequential Circuit<a class="headerlink" href="#sequential-circuit" title="Permanent link">&para;</a></h2>
<ul>
<li>
<p>Latch, Flip-Flop(FF), Register</p>
<ol>
<li>
<p>Clock: </p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/cb037322-ec90-40f7-8725-39a658235a91.png" /></p>
<ul>
<li>Clock period (i.e. Cycle time): 兩個Rising edge的時間間隔。(second/cycle)</li>
<li>Clock frequency: 每秒有幾個Cycle, Clock period的倒數。(cycle/second)</li>
<li>Clock width: 一個Cycle中Clock signal為high的時間長度。</li>
<li>Duty cycle: Clock width/ Clock period。</li>
<li>Active high: 電路的狀態在Clock為High或Rising edge時改變。</li>
<li>Active low: 電路的狀態在Clock為Low或Falling edge時改變。<ol>
<li>Latch &amp; FF
Latch和FF都是電路中的儲存裝置，電路的狀態會隨control signal(常為clock)改變。</li>
</ol>
</li>
<li>
<p>Latch:
    Level triggered, 在Control input為high(Active high)或low(Active low)時，電路狀態可改變。</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/a7dd97e2-6669-4e39-b140-b9fa4631ebad.png" /></p>
<p>eg: D-Latch</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/255031ea-e394-48db-a369-e0415b486261.png" /></p>
<table>
<thead>
<tr>
<th style="text-align: left;">clk</th>
<th style="text-align: left;">Q</th>
<th style="text-align: left;">Q bar</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: left;">0</td>
<td style="text-align: left;">No Change</td>
<td style="text-align: left;">No Change</td>
</tr>
<tr>
<td style="text-align: left;">1</td>
<td style="text-align: left;">D</td>
<td style="text-align: left;">~D</td>
</tr>
</tbody>
</table>
<p>電路狀態在Clock level為high時可改變。
        - FF:
Edge triggered, 在Control input的Rising edge(Active high)或Falling edge (Active low)時，電路狀態可改變。</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/ec033ae7-9796-4170-a794-1fb018775f40.png" /></p>
<p>eg: D-FF</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/26785bbf-f298-4540-ba65-1e0cc16cdb77.png" /></p>
<table>
<thead>
<tr>
<th style="text-align: left;">clk</th>
<th style="text-align: left;">Q</th>
<th style="text-align: left;">Q bar</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: left;">Rising edge</td>
<td style="text-align: left;">D</td>
<td style="text-align: left;">~D</td>
</tr>
<tr>
<td style="text-align: left;">Others</td>
<td style="text-align: left;">No Change</td>
<td style="text-align: left;">No Change</td>
</tr>
</tbody>
</table>
<p>電路狀態只在Clock的Rising edge可改變，High level, Low level及Falling edge時都維持不變。</p>
<p><em>edge trigger的verilog寫法:</em>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-26-1"><a id="__codelineno-26-1" name="__codelineno-26-1" href="#__codelineno-26-1"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">;</span><span class="w"> </span><span class="c1">//clock</span>
</span><span id="__span-26-2"><a id="__codelineno-26-2" name="__codelineno-26-2" href="#__codelineno-26-2"></a>
</span><span id="__span-26-3"><a id="__codelineno-26-3" name="__codelineno-26-3" href="#__codelineno-26-3"></a><span class="w">    </span><span class="c1">//Rising edge:</span>
</span><span id="__span-26-4"><a id="__codelineno-26-4" name="__codelineno-26-4" href="#__codelineno-26-4"></a><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-26-5"><a id="__codelineno-26-5" name="__codelineno-26-5" href="#__codelineno-26-5"></a><span class="w">        </span><span class="c1">//...</span>
</span><span id="__span-26-6"><a id="__codelineno-26-6" name="__codelineno-26-6" href="#__codelineno-26-6"></a><span class="w">    </span><span class="k">end</span>
</span></code></pre></div>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-27-1"><a id="__codelineno-27-1" name="__codelineno-27-1" href="#__codelineno-27-1"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">;</span><span class="w"> </span><span class="c1">//clock</span>
</span><span id="__span-27-2"><a id="__codelineno-27-2" name="__codelineno-27-2" href="#__codelineno-27-2"></a><span class="w">    </span><span class="c1">//Falling edge:</span>
</span><span id="__span-27-3"><a id="__codelineno-27-3" name="__codelineno-27-3" href="#__codelineno-27-3"></a><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-27-4"><a id="__codelineno-27-4" name="__codelineno-27-4" href="#__codelineno-27-4"></a><span class="w">        </span><span class="c1">//...</span>
</span><span id="__span-27-5"><a id="__codelineno-27-5" name="__codelineno-27-5" href="#__codelineno-27-5"></a><span class="w">    </span><span class="k">end</span>
</span></code></pre></div>
        - 相較於Latch, FF電路狀態可改變的時間較短，故較為穩定，實作Sequential circuit通常都會用FF(也就是Edge triggered的寫法)，盡量避免使用Latch。
    3. Synchronous &amp; Asynchronous Reset
        電路在剛通電時通常需要設定初始值, 稱為Reset
        - Synchronous reset:
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-28-1"><a id="__codelineno-28-1" name="__codelineno-28-1" href="#__codelineno-28-1"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">;</span><span class="w"> </span><span class="c1">//clock</span>
</span><span id="__span-28-2"><a id="__codelineno-28-2" name="__codelineno-28-2" href="#__codelineno-28-2"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">rst</span><span class="p">;</span><span class="w"> </span><span class="c1">//reset</span>
</span><span id="__span-28-3"><a id="__codelineno-28-3" name="__codelineno-28-3" href="#__codelineno-28-3"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">out</span><span class="p">;</span>
</span><span id="__span-28-4"><a id="__codelineno-28-4" name="__codelineno-28-4" href="#__codelineno-28-4"></a>
</span><span id="__span-28-5"><a id="__codelineno-28-5" name="__codelineno-28-5" href="#__codelineno-28-5"></a><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-28-6"><a id="__codelineno-28-6" name="__codelineno-28-6" href="#__codelineno-28-6"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span><span class="w"> </span>
</span><span id="__span-28-7"><a id="__codelineno-28-7" name="__codelineno-28-7" href="#__codelineno-28-7"></a><span class="w">            </span><span class="n">out</span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
</span><span id="__span-28-8"><a id="__codelineno-28-8" name="__codelineno-28-8" href="#__codelineno-28-8"></a><span class="w">        </span><span class="k">else</span>
</span><span id="__span-28-9"><a id="__codelineno-28-9" name="__codelineno-28-9" href="#__codelineno-28-9"></a><span class="w">            </span><span class="c1">//...</span>
</span><span id="__span-28-10"><a id="__codelineno-28-10" name="__codelineno-28-10" href="#__codelineno-28-10"></a>
</span><span id="__span-28-11"><a id="__codelineno-28-11" name="__codelineno-28-11" href="#__codelineno-28-11"></a><span class="w">    </span><span class="k">end</span>
</span></code></pre></div>
以Rising edge triggered的電路為例，要在Rising edge==且==reset訊號為active時才能進行reset。
        - Asychronous reset:
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-29-1"><a id="__codelineno-29-1" name="__codelineno-29-1" href="#__codelineno-29-1"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">;</span><span class="w"> </span><span class="c1">//clock</span>
</span><span id="__span-29-2"><a id="__codelineno-29-2" name="__codelineno-29-2" href="#__codelineno-29-2"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">rst</span><span class="p">;</span><span class="w"> </span><span class="c1">//reset</span>
</span><span id="__span-29-3"><a id="__codelineno-29-3" name="__codelineno-29-3" href="#__codelineno-29-3"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">out</span><span class="p">;</span>
</span><span id="__span-29-4"><a id="__codelineno-29-4" name="__codelineno-29-4" href="#__codelineno-29-4"></a>
</span><span id="__span-29-5"><a id="__codelineno-29-5" name="__codelineno-29-5" href="#__codelineno-29-5"></a><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-29-6"><a id="__codelineno-29-6" name="__codelineno-29-6" href="#__codelineno-29-6"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span><span class="w"> </span>
</span><span id="__span-29-7"><a id="__codelineno-29-7" name="__codelineno-29-7" href="#__codelineno-29-7"></a><span class="w">            </span><span class="n">out</span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
</span><span id="__span-29-8"><a id="__codelineno-29-8" name="__codelineno-29-8" href="#__codelineno-29-8"></a><span class="w">        </span><span class="k">else</span>
</span><span id="__span-29-9"><a id="__codelineno-29-9" name="__codelineno-29-9" href="#__codelineno-29-9"></a><span class="w">            </span><span class="c1">//...</span>
</span><span id="__span-29-10"><a id="__codelineno-29-10" name="__codelineno-29-10" href="#__codelineno-29-10"></a>
</span><span id="__span-29-11"><a id="__codelineno-29-11" name="__codelineno-29-11" href="#__codelineno-29-11"></a><span class="w">    </span><span class="k">end</span>
</span></code></pre></div>
Reset不受clock的影響，不須等待clock edge即可進行。
- Combinational v.s. Sequential
    1. Combinational Circuit
        電路狀態由只由當下的input決定。</p>
</li>
</ul>
</li>
</ol>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/afd1548e-5788-419f-ac0f-af8b251ed065.png" /></p>
<ol>
<li>Sequential Circuit
    有Memory element,會記住上個時刻的電路狀態。電路狀態由當下的input及上個時刻的電路狀態決定。</li>
</ol>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/1fceff8e-b964-4ddb-878f-cba47b5f5e33.png" /></p>
<p><em>常見的Memory element: 
    Register, Counter(計數器), Register file, Memory, Queue, Stack...</em> 
- Blocking v.s. Non-Blocking
如同前面提過的，多個Blocking assignment(=)之間會依序執行。多個Non-Blocking assignment(&lt;=)之間則沒有先後順序關係，會同時執行。
eg: 假設a, b初始值分別為0, 1
- Blocking assignment: 
    <div class="language-text highlight"><pre><span></span><code><span id="__span-30-1"><a id="__codelineno-30-1" name="__codelineno-30-1" href="#__codelineno-30-1"></a>a=b; //a=0
</span><span id="__span-30-2"><a id="__codelineno-30-2" name="__codelineno-30-2" href="#__codelineno-30-2"></a>b=a; //b=0
</span></code></pre></div>
    先執行a=b: a值變為0。再執行b=a: b值也變為0。
- Non-Blocking:
    <div class="language-text highlight"><pre><span></span><code><span id="__span-31-1"><a id="__codelineno-31-1" name="__codelineno-31-1" href="#__codelineno-31-1"></a>a&lt;=b; //a=0
</span><span id="__span-31-2"><a id="__codelineno-31-2" name="__codelineno-31-2" href="#__codelineno-31-2"></a>b&lt;=a; //b=1
</span></code></pre></div>
    同時執行兩行, a值變為0, b變為1。(兩行順序可對調，不影響執行結果)
- 注意事項
    1. Combinational circuit中通常用Blocking assignment
    2. Sequential circuit中通常用Non-Blocking, 在Clock edge時同步進行所有reg的update。
    3. 兩種assignment都要寫在Procedural block中。
    4. 同一個Procedural block中不要混用Blocking跟Non-Blocking。
- Finite State Machine (FSM)
會依據特定的輸入，在有限多個狀態(State)之間轉換(Transition)。</p>
<p>FSM可再依據output的決定方式分成Moore machine及Mealy machine。
1. Moore Machine
    - current state直接決定output。
    - current state和input共同決定next state。</p>
<div class="codehilite"><pre><span></span><code><span class="n">Moore</span><span class="w"> </span><span class="n">machine的電路架構</span><span class="p">:</span>

<span class="o">!</span><span class="p">[](</span><span class="n">https</span><span class="p">:</span><span class="o">//</span><span class="n">hedgedoc</span><span class="o">.</span><span class="n">course</span><span class="o">.</span><span class="n">aislab</span><span class="o">.</span><span class="n">ee</span><span class="o">.</span><span class="n">ncku</span><span class="o">.</span><span class="n">edu</span><span class="o">.</span><span class="n">tw</span><span class="o">/</span><span class="n">uploads</span><span class="o">/</span><span class="mi">34</span><span class="n">f891d7</span><span class="o">-</span><span class="n">bb92</span><span class="o">-</span><span class="mi">4</span><span class="n">a27</span><span class="o">-</span><span class="n">b56d</span><span class="o">-</span><span class="mi">46105</span><span class="n">bf0d493</span><span class="o">.</span><span class="n">png</span><span class="p">)</span>

<span class="err">範例</span><span class="p">:</span>

<span class="o">!</span><span class="p">[](</span><span class="n">https</span><span class="p">:</span><span class="o">//</span><span class="n">hedgedoc</span><span class="o">.</span><span class="n">course</span><span class="o">.</span><span class="n">aislab</span><span class="o">.</span><span class="n">ee</span><span class="o">.</span><span class="n">ncku</span><span class="o">.</span><span class="n">edu</span><span class="o">.</span><span class="n">tw</span><span class="o">/</span><span class="n">uploads</span><span class="o">/</span><span class="n">a138bd12</span><span class="o">-</span><span class="mi">6</span><span class="n">f23</span><span class="o">-</span><span class="mi">4</span><span class="n">a3e</span><span class="o">-</span><span class="mf">95e8</span><span class="o">-</span><span class="mi">398</span><span class="n">a5da94f5d</span><span class="o">.</span><span class="n">png</span><span class="p">)</span>

<span class="o">|</span><span class="w"> </span><span class="n">Current</span><span class="w"> </span><span class="n">state</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">Next</span><span class="w"> </span><span class="n">state</span><span class="w"> </span><span class="p">(</span><span class="ow">in</span><span class="o">=</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">Next</span><span class="w"> </span><span class="n">state</span><span class="w"> </span><span class="p">(</span><span class="ow">in</span><span class="o">=</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">Output</span><span class="w"> </span><span class="o">|</span>
<span class="o">|</span><span class="w"> </span><span class="o">-------------</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="o">-----------------</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="o">-----------------</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="o">------</span><span class="w"> </span><span class="o">|</span>
<span class="o">|</span><span class="w"> </span><span class="n">S0</span><span class="w">            </span><span class="o">|</span><span class="w"> </span><span class="n">S1</span><span class="w">                </span><span class="o">|</span><span class="w"> </span><span class="n">S0</span><span class="w">                </span><span class="o">|</span><span class="w"> </span><span class="mi">0</span><span class="w">      </span><span class="o">|</span>
<span class="o">|</span><span class="w"> </span><span class="n">S1</span><span class="w">            </span><span class="o">|</span><span class="w"> </span><span class="n">S2</span><span class="w">                </span><span class="o">|</span><span class="w"> </span><span class="n">S0</span><span class="w">                </span><span class="o">|</span><span class="w"> </span><span class="mi">1</span><span class="w">      </span><span class="o">|</span>
<span class="o">|</span><span class="w"> </span><span class="n">S2</span><span class="w">            </span><span class="o">|</span><span class="w"> </span><span class="n">S0</span><span class="w">                </span><span class="o">|</span><span class="w"> </span><span class="n">S2</span><span class="w">                </span><span class="o">|</span><span class="w"> </span><span class="mi">2</span><span class="w">      </span><span class="o">|</span>

<span class="n">Code</span><span class="p">:</span>
<span class="err">```</span><span class="n">verilog</span>
<span class="n">module</span><span class="w"> </span><span class="n">Moore</span><span class="p">(</span>
<span class="w">    </span><span class="n">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">,</span>
<span class="w">    </span><span class="n">input</span><span class="w"> </span><span class="ow">in</span><span class="p">,</span>
<span class="w">    </span><span class="n">output</span><span class="w"> </span><span class="n">reg</span><span class="p">[</span><span class="mi">2</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">out</span>
<span class="p">);</span>
<span class="n">parameter</span><span class="w"> </span><span class="n">S0</span><span class="o">=</span><span class="mi">2</span><span class="s1">&#39;d0, S1=2&#39;</span><span class="n">d1</span><span class="p">,</span><span class="w"> </span><span class="n">S2</span><span class="o">=</span><span class="mi">2</span><span class="s1">&#39;d2;</span>
<span class="n">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">cs</span><span class="p">,</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span><span class="w"> </span><span class="o">//</span><span class="n">current</span><span class="w"> </span><span class="n">state</span><span class="p">,</span><span class="w"> </span><span class="n">next</span><span class="w"> </span><span class="n">state</span>

<span class="o">//</span><span class="n">State</span><span class="w"> </span><span class="n">register</span>
<span class="n">always</span><span class="w"> </span><span class="err">@</span><span class="w"> </span><span class="p">(</span><span class="n">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
<span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span><span class="w"> </span>
<span class="w">        </span><span class="n">cs</span><span class="o">&lt;=</span><span class="n">S0</span><span class="p">;</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">        </span><span class="n">cs</span><span class="o">&lt;=</span><span class="n">ns</span><span class="p">;</span>
<span class="n">end</span>

<span class="o">//</span><span class="n">next</span><span class="w"> </span><span class="n">state</span><span class="w"> </span><span class="n">logic</span>
<span class="n">always</span><span class="w"> </span><span class="err">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
<span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S0</span><span class="p">)</span><span class="w"> </span>
<span class="w">        </span><span class="n">ns</span><span class="o">=</span><span class="ow">in</span><span class="err">?</span><span class="n">S1</span><span class="p">:</span><span class="n">S0</span><span class="p">;</span><span class="w"> </span><span class="o">//</span><span class="n">in為1</span><span class="o">=&gt;</span><span class="n">S1</span><span class="p">,</span><span class="w"> </span><span class="n">in為0</span><span class="o">=&gt;</span><span class="n">S0</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S1</span><span class="p">)</span>
<span class="w">        </span><span class="n">ns</span><span class="o">=</span><span class="ow">in</span><span class="err">?</span><span class="n">S2</span><span class="p">:</span><span class="n">S0</span><span class="p">;</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S2</span><span class="p">)</span>
<span class="w">        </span><span class="n">ns</span><span class="o">=</span><span class="ow">in</span><span class="err">?</span><span class="n">S0</span><span class="p">:</span><span class="n">S2</span><span class="p">;</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">        </span><span class="n">ns</span><span class="o">=</span><span class="mi">2</span><span class="s1">&#39;d3;</span>
<span class="n">end</span>

<span class="o">//</span><span class="n">output</span><span class="w"> </span><span class="n">logic</span>
<span class="n">always</span><span class="err">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
<span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S0</span><span class="p">)</span>
<span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="mi">3</span><span class="s1">&#39;d0;</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S1</span><span class="p">)</span>
<span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="mi">3</span><span class="s1">&#39;d1;</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S2</span><span class="p">)</span>
<span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="mi">3</span><span class="s1">&#39;d2;</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="mi">3</span><span class="s1">&#39;d3;</span>
<span class="n">end</span>

<span class="n">endmodule</span>
<span class="err">```</span>

<span class="n">Waveform</span><span class="p">:</span>

<span class="o">!</span><span class="p">[](</span><span class="n">https</span><span class="p">:</span><span class="o">//</span><span class="n">hedgedoc</span><span class="o">.</span><span class="n">course</span><span class="o">.</span><span class="n">aislab</span><span class="o">.</span><span class="n">ee</span><span class="o">.</span><span class="n">ncku</span><span class="o">.</span><span class="n">edu</span><span class="o">.</span><span class="n">tw</span><span class="o">/</span><span class="n">uploads</span><span class="o">/</span><span class="mi">9</span><span class="n">fa97086</span><span class="o">-</span><span class="mi">2</span><span class="n">b8d</span><span class="o">-</span><span class="mi">4217</span><span class="o">-</span><span class="mi">9797</span><span class="o">-</span><span class="mi">85</span><span class="n">bc29e02ce6</span><span class="o">.</span><span class="n">png</span><span class="p">)</span>
</code></pre></div>

<ol>
<li>
<p>Mealy Machine</p>
<ul>
<li>current state==及input==共同決定output。</li>
<li>current state和input共同決定next state。</li>
</ul>
<p>Mealy machine的電路架構:</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/3ac9ec07-17f4-46da-9b85-fcce9f7ee6d2.png" /></p>
<p>範例:</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/a0585bb0-7b21-4c58-bbf3-d05d3873ec19.png" /></p>
<table>
<thead>
<tr>
<th>Current state</th>
<th>Next state (in=1)</th>
<th>Next state (in=0)</th>
<th>Output (in=1)</th>
<th>Output (in=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>S0</td>
<td>S1</td>
<td>S0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>S1</td>
<td>S2</td>
<td>S0</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>S2</td>
<td>S0</td>
<td>S2</td>
<td>5</td>
<td>4</td>
</tr>
</tbody>
</table>
<p>Code:
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-33-1"><a id="__codelineno-33-1" name="__codelineno-33-1" href="#__codelineno-33-1"></a><span class="k">module</span><span class="w"> </span><span class="n">Mealy</span><span class="p">(</span>
</span><span id="__span-33-2"><a id="__codelineno-33-2" name="__codelineno-33-2" href="#__codelineno-33-2"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">,</span>
</span><span id="__span-33-3"><a id="__codelineno-33-3" name="__codelineno-33-3" href="#__codelineno-33-3"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
</span><span id="__span-33-4"><a id="__codelineno-33-4" name="__codelineno-33-4" href="#__codelineno-33-4"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out</span>
</span><span id="__span-33-5"><a id="__codelineno-33-5" name="__codelineno-33-5" href="#__codelineno-33-5"></a><span class="p">);</span>
</span><span id="__span-33-6"><a id="__codelineno-33-6" name="__codelineno-33-6" href="#__codelineno-33-6"></a><span class="k">parameter</span><span class="w"> </span><span class="n">S0</span><span class="o">=</span><span class="mh">2</span><span class="mi">&#39;d0</span><span class="p">,</span><span class="w"> </span><span class="n">S1</span><span class="o">=</span><span class="mh">2</span><span class="mi">&#39;d1</span><span class="p">,</span><span class="w"> </span><span class="n">S2</span><span class="o">=</span><span class="mh">2</span><span class="mi">&#39;d2</span><span class="p">;</span>
</span><span id="__span-33-7"><a id="__codelineno-33-7" name="__codelineno-33-7" href="#__codelineno-33-7"></a><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cs</span><span class="p">,</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span><span class="w"> </span><span class="c1">//current state, next state</span>
</span><span id="__span-33-8"><a id="__codelineno-33-8" name="__codelineno-33-8" href="#__codelineno-33-8"></a>
</span><span id="__span-33-9"><a id="__codelineno-33-9" name="__codelineno-33-9" href="#__codelineno-33-9"></a><span class="c1">//State register</span>
</span><span id="__span-33-10"><a id="__codelineno-33-10" name="__codelineno-33-10" href="#__codelineno-33-10"></a><span class="k">always</span><span class="w"> </span><span class="p">@</span><span class="w"> </span><span class="p">(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-33-11"><a id="__codelineno-33-11" name="__codelineno-33-11" href="#__codelineno-33-11"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span><span class="w"> </span>
</span><span id="__span-33-12"><a id="__codelineno-33-12" name="__codelineno-33-12" href="#__codelineno-33-12"></a><span class="w">        </span><span class="n">cs</span><span class="o">&lt;=</span><span class="n">S0</span><span class="p">;</span>
</span><span id="__span-33-13"><a id="__codelineno-33-13" name="__codelineno-33-13" href="#__codelineno-33-13"></a><span class="w">    </span><span class="k">else</span>
</span><span id="__span-33-14"><a id="__codelineno-33-14" name="__codelineno-33-14" href="#__codelineno-33-14"></a><span class="w">        </span><span class="n">cs</span><span class="o">&lt;=</span><span class="n">ns</span><span class="p">;</span>
</span><span id="__span-33-15"><a id="__codelineno-33-15" name="__codelineno-33-15" href="#__codelineno-33-15"></a><span class="k">end</span>
</span><span id="__span-33-16"><a id="__codelineno-33-16" name="__codelineno-33-16" href="#__codelineno-33-16"></a>
</span><span id="__span-33-17"><a id="__codelineno-33-17" name="__codelineno-33-17" href="#__codelineno-33-17"></a><span class="c1">//next state logic</span>
</span><span id="__span-33-18"><a id="__codelineno-33-18" name="__codelineno-33-18" href="#__codelineno-33-18"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-33-19"><a id="__codelineno-33-19" name="__codelineno-33-19" href="#__codelineno-33-19"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S0</span><span class="p">)</span><span class="w"> </span>
</span><span id="__span-33-20"><a id="__codelineno-33-20" name="__codelineno-33-20" href="#__codelineno-33-20"></a><span class="w">        </span><span class="n">ns</span><span class="o">=</span><span class="n">in</span><span class="o">?</span><span class="nl">S1:</span><span class="n">S0</span><span class="p">;</span><span class="w"> </span><span class="c1">//in為1=&gt;S1, in為0=&gt;S0</span>
</span><span id="__span-33-21"><a id="__codelineno-33-21" name="__codelineno-33-21" href="#__codelineno-33-21"></a><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S1</span><span class="p">)</span>
</span><span id="__span-33-22"><a id="__codelineno-33-22" name="__codelineno-33-22" href="#__codelineno-33-22"></a><span class="w">        </span><span class="n">ns</span><span class="o">=</span><span class="n">in</span><span class="o">?</span><span class="nl">S2:</span><span class="n">S0</span><span class="p">;</span>
</span><span id="__span-33-23"><a id="__codelineno-33-23" name="__codelineno-33-23" href="#__codelineno-33-23"></a><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S2</span><span class="p">)</span>
</span><span id="__span-33-24"><a id="__codelineno-33-24" name="__codelineno-33-24" href="#__codelineno-33-24"></a><span class="w">        </span><span class="n">ns</span><span class="o">=</span><span class="n">in</span><span class="o">?</span><span class="nl">S0:</span><span class="n">S2</span><span class="p">;</span>
</span><span id="__span-33-25"><a id="__codelineno-33-25" name="__codelineno-33-25" href="#__codelineno-33-25"></a><span class="w">    </span><span class="k">else</span>
</span><span id="__span-33-26"><a id="__codelineno-33-26" name="__codelineno-33-26" href="#__codelineno-33-26"></a><span class="w">        </span><span class="n">ns</span><span class="o">=</span><span class="mh">2</span><span class="mi">&#39;d3</span><span class="p">;</span>
</span><span id="__span-33-27"><a id="__codelineno-33-27" name="__codelineno-33-27" href="#__codelineno-33-27"></a><span class="k">end</span>
</span><span id="__span-33-28"><a id="__codelineno-33-28" name="__codelineno-33-28" href="#__codelineno-33-28"></a>
</span><span id="__span-33-29"><a id="__codelineno-33-29" name="__codelineno-33-29" href="#__codelineno-33-29"></a><span class="c1">//output logic</span>
</span><span id="__span-33-30"><a id="__codelineno-33-30" name="__codelineno-33-30" href="#__codelineno-33-30"></a><span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-33-31"><a id="__codelineno-33-31" name="__codelineno-33-31" href="#__codelineno-33-31"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S0</span><span class="p">)</span>
</span><span id="__span-33-32"><a id="__codelineno-33-32" name="__codelineno-33-32" href="#__codelineno-33-32"></a><span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="n">in</span><span class="o">?</span><span class="mh">3</span><span class="mi">&#39;d1</span><span class="o">:</span><span class="mh">3</span><span class="mi">&#39;d0</span><span class="p">;</span>
</span><span id="__span-33-33"><a id="__codelineno-33-33" name="__codelineno-33-33" href="#__codelineno-33-33"></a><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S1</span><span class="p">)</span>
</span><span id="__span-33-34"><a id="__codelineno-33-34" name="__codelineno-33-34" href="#__codelineno-33-34"></a><span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="n">in</span><span class="o">?</span><span class="mh">3</span><span class="mi">&#39;d3</span><span class="o">:</span><span class="mh">3</span><span class="mi">&#39;d2</span><span class="p">;</span>
</span><span id="__span-33-35"><a id="__codelineno-33-35" name="__codelineno-33-35" href="#__codelineno-33-35"></a><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">cs</span><span class="o">==</span><span class="n">S2</span><span class="p">)</span>
</span><span id="__span-33-36"><a id="__codelineno-33-36" name="__codelineno-33-36" href="#__codelineno-33-36"></a><span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="n">in</span><span class="o">?</span><span class="mh">3</span><span class="mi">&#39;d5</span><span class="o">:</span><span class="mh">3</span><span class="mi">&#39;d4</span><span class="p">;</span>
</span><span id="__span-33-37"><a id="__codelineno-33-37" name="__codelineno-33-37" href="#__codelineno-33-37"></a><span class="w">    </span><span class="k">else</span>
</span><span id="__span-33-38"><a id="__codelineno-33-38" name="__codelineno-33-38" href="#__codelineno-33-38"></a><span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="mh">2</span><span class="mi">&#39;d6</span><span class="p">;</span>
</span><span id="__span-33-39"><a id="__codelineno-33-39" name="__codelineno-33-39" href="#__codelineno-33-39"></a><span class="k">end</span>
</span><span id="__span-33-40"><a id="__codelineno-33-40" name="__codelineno-33-40" href="#__codelineno-33-40"></a>
</span><span id="__span-33-41"><a id="__codelineno-33-41" name="__codelineno-33-41" href="#__codelineno-33-41"></a><span class="k">endmodule</span>
</span></code></pre></div></p>
<p>Waveform:</p>
<p><img alt="" src="https://hedgedoc.course.aislab.ee.ncku.edu.tw/uploads/44a5976a-c7ea-47cf-ae7b-d586b2f6edee.png" /></p>
</li>
</ol>
</li>
</ul>







  
  






                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8z"/></svg>
  Back to top
</button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      &copy; Create by <a href=""  target="_blank" rel="noopener">Jieum.C</a> in 2024 ♥ 

    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
    
    
      
      
    
    <a href="https://www.instagram.com/eemomolleyball?igsh=MnI5cnM0YnljcnEy" target="_blank" rel="noopener" title="www.instagram.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.7.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M224.1 141c-63.6 0-114.9 51.3-114.9 114.9s51.3 114.9 114.9 114.9S339 319.5 339 255.9 287.7 141 224.1 141m0 189.6c-41.1 0-74.7-33.5-74.7-74.7s33.5-74.7 74.7-74.7 74.7 33.5 74.7 74.7-33.6 74.7-74.7 74.7m146.4-194.3c0 14.9-12 26.8-26.8 26.8-14.9 0-26.8-12-26.8-26.8s12-26.8 26.8-26.8 26.8 12 26.8 26.8m76.1 27.2c-1.7-35.9-9.9-67.7-36.2-93.9-26.2-26.2-58-34.4-93.9-36.2-37-2.1-147.9-2.1-184.9 0-35.8 1.7-67.6 9.9-93.9 36.1s-34.4 58-36.2 93.9c-2.1 37-2.1 147.9 0 184.9 1.7 35.9 9.9 67.7 36.2 93.9s58 34.4 93.9 36.2c37 2.1 147.9 2.1 184.9 0 35.9-1.7 67.7-9.9 93.9-36.2 26.2-26.2 34.4-58 36.2-93.9 2.1-37 2.1-147.8 0-184.8M398.8 388c-7.8 19.6-22.9 34.7-42.6 42.6-29.5 11.7-99.5 9-132.1 9s-102.7 2.6-132.1-9c-19.6-7.8-34.7-22.9-42.6-42.6-11.7-29.5-9-99.5-9-132.1s-2.6-102.7 9-132.1c7.8-19.6 22.9-34.7 42.6-42.6 29.5-11.7 99.5-9 132.1-9s102.7-2.6 132.1 9c19.6 7.8 34.7 22.9 42.6 42.6 11.7 29.5 9 99.5 9 132.1s2.7 102.7-9 132.1"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "../..", "features": ["navigation.top", "navigation.tabs", "navigation.sections", "navigation.expand", "navigation.path", "toc.integrate", "toc.follow", "search.suggest", "search.highlight", "search.relevance", "content.tabs", "content.code.annotation", "content.code.copy", "content.footnotes", "content.images"], "search": "../../assets/javascripts/workers/search.f8cc74c7.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../../assets/javascripts/bundle.f1b6f286.min.js"></script>
      
        <script src="../../js/custom.js"></script>
      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.7.2/highlight.min.js"></script>
      
        <script src="../../js/mathjax.js"></script>
      
        <script src="https://unpkg.com/mathjax@3/es5/tex-mml-chtml.js"></script>
      
    
  </body>
</html>