INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS_APP/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
