{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529376210871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529376210877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 10:43:30 2018 " "Processing started: Tue Jun 19 10:43:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529376210877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376210877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376210877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529376211183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529376211184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work3_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file work3_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 work3_1 " "Found entity 1: work3_1" {  } { { "work3_1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/work3_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529376220800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376220800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "D:/FPGA_WORK/final_project/clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529376220802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376220802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8to1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8to1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8to1 " "Found entity 1: 8to1" {  } { { "8to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/8to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529376220803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376220803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529376220803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376220803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7.v 1 1 " "Found 1 design units, including 1 entities, in source file led7.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED7 " "Found entity 1: LED7" {  } { { "LED7.v" "" { Text "D:/FPGA_WORK/final_project/LED7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529376220804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376220804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2to1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2to1 " "Found entity 1: 2to1" {  } { { "2to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/2to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529376220805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376220805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.bdf" "" { Schematic "D:/FPGA_WORK/final_project/fsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529376220806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376220806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_2 " "Found entity 1: Lab1_2" {  } { { "Lab1_2.bdf" "" { Schematic "D:/FPGA_WORK/final_project/Lab1_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529376220807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376220807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4to1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4to1 " "Found entity 1: 4to1" {  } { { "4to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/4to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529376220808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376220808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ck1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ck1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ck1 " "Found entity 1: ck1" {  } { { "ck1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/ck1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529376220809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376220809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529376220831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst2 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst2\"" {  } { { "final_project.bdf" "inst2" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 64 608 704 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529376220832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1 fsm:inst2\|2to1:inst100 " "Elaborating entity \"2to1\" for hierarchy \"fsm:inst2\|2to1:inst100\"" {  } { { "fsm.bdf" "inst100" { Schematic "D:/FPGA_WORK/final_project/fsm.bdf" { { 136 896 992 232 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529376220833 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "2to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/2to1.bdf" { { 200 432 480 232 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1529376220834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8to1 8to1:inst10 " "Elaborating entity \"8to1\" for hierarchy \"8to1:inst10\"" {  } { { "final_project.bdf" "inst10" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 176 888 984 400 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529376220835 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "8to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/8to1.bdf" { { 128 320 368 160 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1529376220835 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "8to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/8to1.bdf" { { 176 320 368 208 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1529376220835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_2 Lab1_2:inst9 " "Elaborating entity \"Lab1_2\" for hierarchy \"Lab1_2:inst9\"" {  } { { "final_project.bdf" "inst9" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 224 552 648 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529376220836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "work3_1 work3_1:inst3 " "Elaborating entity \"work3_1\" for hierarchy \"work3_1:inst3\"" {  } { { "final_project.bdf" "inst3" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 368 536 632 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529376220836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to1 4to1:inst11 " "Elaborating entity \"4to1\" for hierarchy \"4to1:inst11\"" {  } { { "final_project.bdf" "inst11" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 464 536 632 624 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529376220837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ck1 ck1:inst12 " "Elaborating entity \"ck1\" for hierarchy \"ck1:inst12\"" {  } { { "final_project.bdf" "inst12" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 464 376 472 592 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529376220838 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "CK1 " "Pin \"CK1\" overlaps another pin, block, or symbol" {  } { { "ck1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/ck1.bdf" { { 704 688 864 720 "CK1" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1529376220843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED7 LED7:inst " "Elaborating entity \"LED7\" for hierarchy \"LED7:inst\"" {  } { { "final_project.bdf" "inst" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 64 952 1096 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529376220871 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L1\[0\] VCC " "Pin \"L1\[0\]\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 104 1136 1312 120 "L1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529376221283 "|final_project|L1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1\[1\] GND " "Pin \"L1\[1\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 104 1136 1312 120 "L1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529376221283 "|final_project|L1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1\[2\] GND " "Pin \"L1\[2\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 104 1136 1312 120 "L1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529376221283 "|final_project|L1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1\[3\] GND " "Pin \"L1\[3\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 104 1136 1312 120 "L1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529376221283 "|final_project|L1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1\[4\] GND " "Pin \"L1\[4\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 104 1136 1312 120 "L1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529376221283 "|final_project|L1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1\[5\] GND " "Pin \"L1\[5\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 104 1136 1312 120 "L1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529376221283 "|final_project|L1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1\[6\] GND " "Pin \"L1\[6\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 104 1136 1312 120 "L1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529376221283 "|final_project|L1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1529376221283 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529376221368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529376221955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529376221955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529376222038 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529376222038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529376222038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529376222038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529376222082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 10:43:42 2018 " "Processing ended: Tue Jun 19 10:43:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529376222082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529376222082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529376222082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529376222082 ""}
