// Seed: 1630679123
module module_0 #(
    parameter id_3 = 32'd36
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire _id_3;
  wire [( module_0 )  ||  id_3 : -1] id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd67,
    parameter id_4 = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  output wire _id_4;
  inout logic [7:0] id_3;
  input wire _id_2;
  output wire id_1;
  assign id_3[id_2] = {1, id_7, -1, id_3, -1, id_6, 1} - id_2;
  assign id_5[-1]   = 1;
  parameter id_8 = "";
  logic [1 : -1] id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
