Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Apr 23 15:20:08 2021
| Host              : imdea-System running 64-bit Ubuntu 18.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK_DIFF_PL_CLK_clk_p[0] (HIGH)

 There are 2 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.110      -44.138                   1203               897615        0.010        0.000                      0               897391        0.336        0.000                       0                400445  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
RFADC0_CLK                                   {0.000 18.182}       36.364          27.500          
RFADC0_CLK_dummy                             {0.000 18.182}       36.364          27.500          
RFADC1_CLK                                   {0.000 18.182}       36.364          27.500          
RFADC1_CLK_dummy                             {0.000 18.182}       36.364          27.500          
RFADC2_CLK                                   {0.000 18.182}       36.364          27.500          
RFADC2_CLK_dummy                             {0.000 18.182}       36.364          27.500          
RFADC3_CLK                                   {0.000 18.182}       36.364          27.500          
RFADC3_CLK_dummy                             {0.000 18.182}       36.364          27.500          
RFDAC0_CLK                                   {0.000 2.272}        4.545           220.022         
RFDAC1_CLK                                   {0.000 2.272}        4.545           220.022         
clk_pl_0                                     {0.000 5.000}        10.000          100.000         
design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1  {0.000 4.545}        9.091           109.999         
  clk_out1_design_1_clk_wiz_0_0              {0.000 2.273}        4.545           219.998         
  clk_out2_design_1_clk_wiz_0_0              {0.000 2.273}        4.545           219.998         
  clk_out3_design_1_clk_wiz_0_0              {0.000 1.136}        2.273           439.996         
  clk_out4_design_1_clk_wiz_0_0              {0.000 1.136}        2.273           439.996         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                           1.780        0.000                      0                41771        0.010        0.000                      0                41771        3.400        0.000                       0                 17132  
design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.818        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                    0.076        0.000                      0               731312        0.010        0.000                      0               731312        1.473        0.000                       0                339257  
  clk_out2_design_1_clk_wiz_0_0                    4.214        0.000                      0                    1        0.068        0.000                      0                    1        1.998        0.000                       0                     4  
  clk_out3_design_1_clk_wiz_0_0                   -0.110      -44.138                   1203               121596        0.010        0.000                      0               121596        0.336        0.000                       0                 44047  
  clk_out4_design_1_clk_wiz_0_0                    1.803        0.000                      0                    1        0.123        0.000                      0                    1        0.861        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_pl_0                             3.062        0.000                      0                   96                                                                        
clk_pl_0                       clk_out1_design_1_clk_wiz_0_0        8.916        0.000                      0                   96                                                                        
clk_out3_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        1.543        0.000                      0                   16                                                                        
clk_out1_design_1_clk_wiz_0_0  clk_out3_design_1_clk_wiz_0_0        3.415        0.000                      0                   16                                                                        
clk_out4_design_1_clk_wiz_0_0  clk_out3_design_1_clk_wiz_0_0        0.365        0.000                      0                    8        0.141        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        1.582        0.000                      0                  482        0.099        0.000                      0                  482  
**async_default**              clk_out3_design_1_clk_wiz_0_0  clk_out3_design_1_clk_wiz_0_0        0.216        0.000                      0                  202        0.263        0.000                      0                  202  
**async_default**              clk_pl_0                       clk_pl_0                             7.343        0.000                      0                 2018        0.104        0.000                      0                 2018  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac1_ref_clk_freq_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 0.630ns (7.943%)  route 7.302ns (92.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.860ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.779ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.421     2.647    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WDATA[74])
                                                      0.506     3.153 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1WDATA[74]
                         net (fo=6, routed)           1.366     4.519    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[74]
    SLICE_X44Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.643 r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=60, routed)          5.936    10.579    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[10]
    SLICE_X95Y295        FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac1_ref_clk_freq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.157    12.339    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X95Y295        FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac1_ref_clk_freq_reg[10]/C
                         clock pessimism              0.125    12.464    
                         clock uncertainty           -0.130    12.334    
    SLICE_X95Y295        FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.359    design_1_i/usp_rf_data_converter_0/inst/dac1_ref_clk_freq_reg[10]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac13_data_align_ctrl_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 0.628ns (7.956%)  route 7.265ns (92.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 12.403 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.860ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.221ns (routing 0.779ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.421     2.647    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WDATA[64])
                                                      0.529     3.176 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1WDATA[64]
                         net (fo=6, routed)           1.212     4.388    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[64]
    SLICE_X43Y80         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.487 r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[0]_INST_0/O
                         net (fo=134, routed)         6.053    10.540    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[0]
    SLICE_X102Y344       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac13_data_align_ctrl_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.221    12.403    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X102Y344       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac13_data_align_ctrl_ff_reg[0]/C
                         clock pessimism              0.125    12.528    
                         clock uncertainty           -0.130    12.398    
    SLICE_X102Y344       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.423    design_1_i/usp_rf_data_converter_0/inst/dac13_data_align_ctrl_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac1_sample_rate_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 0.630ns (8.058%)  route 7.188ns (91.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.860ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.779ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.421     2.647    design_1_i/zynq_ultra_ps_e_0/U0/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WDATA[74])
                                                      0.506     3.153 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1WDATA[74]
                         net (fo=6, routed)           1.366     4.519    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[74]
    SLICE_X44Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.643 r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=60, routed)          5.822    10.465    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[10]
    SLICE_X95Y295        FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac1_sample_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.157    12.339    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X95Y295        FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac1_sample_rate_reg[10]/C
                         clock pessimism              0.125    12.464    
                         clock uncertainty           -0.130    12.334    
    SLICE_X95Y295        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.359    design_1_i/usp_rf_data_converter_0/inst/dac1_sample_rate_reg[10]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[10]
                            (rising edge-triggered cell HSDAC clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 0.361ns (4.824%)  route 7.123ns (95.176%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 12.450 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.526ns (routing 0.860ns, distribution 1.666ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.779ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.526     2.752    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/s_axi_aclk
    SLICE_X110Y77        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/Q
                         net (fo=45, routed)          2.607     5.438    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/fsm_cs[1]
    SLICE_X115Y210       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     5.534 f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_daddr_mon[10]_INST_0_i_2/O
                         net (fo=24, routed)          2.436     7.970    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_daddr_mon[0]_INST_0
    SLICE_X117Y60        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     8.117 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_di_mon[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.244     8.361    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/vout00_n_15
    SLICE_X118Y57        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     8.400 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_di_mon[10]_INST_0/O
                         net (fo=1, routed)           1.836    10.236    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_di_mon[10]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.268    12.450    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
                         clock pessimism              0.125    12.575    
                         clock uncertainty           -0.130    12.445    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_DCLK_DI[10])
                                                     -0.298    12.147    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[8]
                            (rising edge-triggered cell HSDAC clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 0.359ns (4.830%)  route 7.074ns (95.170%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 12.450 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.526ns (routing 0.860ns, distribution 1.666ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.779ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.526     2.752    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/s_axi_aclk
    SLICE_X110Y77        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/Q
                         net (fo=45, routed)          2.607     5.438    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/fsm_cs[1]
    SLICE_X115Y210       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     5.534 f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_daddr_mon[10]_INST_0_i_2/O
                         net (fo=24, routed)          2.398     7.932    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_daddr_mon[0]_INST_0
    SLICE_X117Y61        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     8.080 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_di_mon[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.082     8.162    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/vout00_n_17
    SLICE_X117Y62        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     8.198 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_di_mon[8]_INST_0/O
                         net (fo=1, routed)           1.987    10.185    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_di_mon[8]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.268    12.450    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
                         clock pessimism              0.125    12.575    
                         clock uncertainty           -0.130    12.445    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_DCLK_DI[8])
                                                     -0.278    12.167    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         12.167    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[2]
                            (rising edge-triggered cell HSDAC clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 0.413ns (5.593%)  route 6.971ns (94.407%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 12.450 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.526ns (routing 0.860ns, distribution 1.666ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.779ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.526     2.752    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/s_axi_aclk
    SLICE_X110Y77        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/Q
                         net (fo=45, routed)          2.607     5.438    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/fsm_cs[1]
    SLICE_X115Y210       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     5.534 f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_daddr_mon[10]_INST_0_i_2/O
                         net (fo=24, routed)          2.295     7.829    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_daddr_mon[0]_INST_0
    SLICE_X118Y62        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     7.977 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_di_mon[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.091     8.068    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/vout00_n_23
    SLICE_X118Y62        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     8.158 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_di_mon[2]_INST_0/O
                         net (fo=1, routed)           1.978    10.136    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_di_mon[2]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.268    12.450    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
                         clock pessimism              0.125    12.575    
                         clock uncertainty           -0.130    12.445    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_DCLK_DI[2])
                                                     -0.313    12.132    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         12.132    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[13]
                            (rising edge-triggered cell HSDAC clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 0.362ns (4.936%)  route 6.972ns (95.064%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 12.450 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.526ns (routing 0.860ns, distribution 1.666ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.779ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.526     2.752    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/s_axi_aclk
    SLICE_X110Y77        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/Q
                         net (fo=45, routed)          2.607     5.438    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/fsm_cs[1]
    SLICE_X115Y210       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     5.534 f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_daddr_mon[10]_INST_0_i_2/O
                         net (fo=24, routed)          2.172     7.706    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_daddr_mon[0]_INST_0
    SLICE_X117Y67        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     7.804 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_di_mon[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.279     8.083    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/vout00_n_12
    SLICE_X117Y67        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     8.172 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_di_mon[13]_INST_0/O
                         net (fo=1, routed)           1.914    10.086    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_di_mon[13]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.268    12.450    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
                         clock pessimism              0.125    12.575    
                         clock uncertainty           -0.130    12.445    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_DCLK_DI[13])
                                                     -0.327    12.118    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[1]
                            (rising edge-triggered cell HSDAC clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 0.315ns (4.343%)  route 6.938ns (95.657%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 12.450 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.526ns (routing 0.860ns, distribution 1.666ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.779ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.526     2.752    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/s_axi_aclk
    SLICE_X110Y77        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/Q
                         net (fo=45, routed)          2.607     5.438    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/fsm_cs[1]
    SLICE_X115Y210       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     5.534 f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_daddr_mon[10]_INST_0_i_2/O
                         net (fo=24, routed)          2.328     7.862    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_daddr_mon[0]_INST_0
    SLICE_X116Y63        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     7.913 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_di_mon[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.087     8.000    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/vout00_n_24
    SLICE_X116Y63        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     8.089 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_di_mon[1]_INST_0/O
                         net (fo=1, routed)           1.916    10.005    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_di_mon[1]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.268    12.450    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
                         clock pessimism              0.125    12.575    
                         clock uncertainty           -0.130    12.445    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_DCLK_DI[1])
                                                     -0.375    12.070    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[4]
                            (rising edge-triggered cell HSDAC clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.335ns (4.589%)  route 6.965ns (95.411%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 12.450 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.526ns (routing 0.860ns, distribution 1.666ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.779ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.526     2.752    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/s_axi_aclk
    SLICE_X110Y77        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/FSM_sequential_fsm_cs_reg[1]/Q
                         net (fo=45, routed)          2.607     5.438    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/fsm_cs[1]
    SLICE_X115Y210       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     5.534 f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_daddr_mon[10]_INST_0_i_2/O
                         net (fo=24, routed)          2.277     7.811    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_daddr_mon[0]_INST_0
    SLICE_X118Y62        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     7.848 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac0_di_mon[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.259     8.107    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/vout00_n_21
    SLICE_X118Y62        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     8.230 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_di_mon[4]_INST_0/O
                         net (fo=1, routed)           1.822    10.052    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_di_mon[4]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.268    12.450    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
                         clock pessimism              0.125    12.575    
                         clock uncertainty           -0.130    12.445    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_DCLK_DI[4])
                                                     -0.266    12.179    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac1_cmn_control_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 0.361ns (4.657%)  route 7.391ns (95.343%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 12.443 - 10.000 ) 
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.860ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.779ns, distribution 1.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.308     2.534    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X58Y104        FDSE                                         r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.613 r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.466     3.079    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X51Y98         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     3.114 r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.252     3.366    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata_0_sn_1
    SLICE_X52Y104        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.463 r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.779     4.242    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X44Y82         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.392 r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[14]_INST_0/O
                         net (fo=62, routed)          5.894    10.286    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[14]
    SLICE_X108Y245       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac1_cmn_control_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.261    12.443    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y245       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac1_cmn_control_ff_reg[13]/C
                         clock pessimism              0.125    12.568    
                         clock uncertainty           -0.130    12.438    
    SLICE_X108Y245       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.463    design_1_i/usp_rf_data_converter_0/inst/dac1_cmn_control_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  2.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      2.091ns (routing 0.779ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.381ns (routing 0.860ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.091     2.273    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y30         FDCE                                         r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.332 r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=4, routed)           0.073     2.405    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[3]
    SLICE_X49Y31         FDCE                                         r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.381     2.607    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y31         FDCE                                         r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.274     2.333    
    SLICE_X49Y31         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.395    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.081ns (48.503%)  route 0.086ns (51.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.117ns (routing 0.779ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.395ns (routing 0.860ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.117     2.299    design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X49Y34         FDRE                                         r  design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.357 r  design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.062     2.419    design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X47Y34         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     2.442 r  design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.024     2.466    design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.395     2.621    design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X47Y34         FDRE                                         r  design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.225     2.396    
    SLICE_X47Y34         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.456    design_1_i/axi_interconnect_2/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.051ns (routing 0.779ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.326ns (routing 0.860ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.051     2.233    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X60Y91         FDRE                                         r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.293 r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.111     2.404    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X58Y91         FDRE                                         r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.326     2.552    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X58Y91         FDRE                                         r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.221     2.331    
    SLICE_X58Y91         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.393    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.129ns (routing 0.779ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.410ns (routing 0.860ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.129     2.311    design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X48Y40         FDRE                                         r  design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.369 r  design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.115     2.484    design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X46Y41         FDRE                                         r  design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.410     2.636    design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X46Y41         FDRE                                         r  design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -0.225     2.411    
    SLICE_X46Y41         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.473    design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.059ns (25.764%)  route 0.170ns (74.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.118ns (routing 0.779ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.439ns (routing 0.860ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.118     2.300    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X47Y36         FDRE                                         r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.359 r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.170     2.529    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB0
    SLICE_X48Y35         RAMD32                                       r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.439     2.665    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X48Y35         RAMD32                                       r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.225     2.440    
    SLICE_X48Y35         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     2.518    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      2.070ns (routing 0.779ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.352ns (routing 0.860ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.070     2.252    design_1_i/axi_interconnect_2/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X56Y103        FDRE                                         r  design_1_i/axi_interconnect_2/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.310 r  design_1_i/axi_interconnect_2/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.061     2.371    design_1_i/axi_interconnect_2/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[14]
    SLICE_X56Y104        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     2.393 r  design_1_i/axi_interconnect_2/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[15]_i_1/O
                         net (fo=1, routed)           0.036     2.429    design_1_i/axi_interconnect_2/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[15]
    SLICE_X56Y104        FDRE                                         r  design_1_i/axi_interconnect_2/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.352     2.578    design_1_i/axi_interconnect_2/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X56Y104        FDRE                                         r  design_1_i/axi_interconnect_2/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/C
                         clock pessimism             -0.220     2.358    
    SLICE_X56Y104        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.418    design_1_i/axi_interconnect_2/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.059ns (32.961%)  route 0.120ns (67.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.117ns (routing 0.779ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.405ns (routing 0.860ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.117     2.299    design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y43         FDCE                                         r  design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.358 r  design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.120     2.478    design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[4]
    SLICE_X47Y42         FDCE                                         r  design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.405     2.631    design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y42         FDCE                                         r  design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.225     2.406    
    SLICE_X47Y42         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.466    design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      2.135ns (routing 0.779ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.440ns (routing 0.860ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.135     2.317    design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X41Y67         FDRE                                         r  design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.375 r  design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[0]/Q
                         net (fo=3, routed)           0.106     2.481    design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIA0
    SLICE_X41Y70         RAMD32                                       r  design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.440     2.666    design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X41Y70         RAMD32                                       r  design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -0.272     2.394    
    SLICE_X41Y70         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.469    design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.060ns (33.708%)  route 0.118ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.046ns (routing 0.779ns, distribution 1.267ns)
  Clock Net Delay (Destination): 2.326ns (routing 0.860ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.046     2.228    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X60Y90         FDRE                                         r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.288 r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.118     2.406    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[28]
    SLICE_X58Y91         FDRE                                         r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.326     2.552    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X58Y91         FDRE                                         r  design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                         clock pessimism             -0.221     2.331    
    SLICE_X58Y91         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.393    design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      2.122ns (routing 0.779ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.397ns (routing 0.860ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.122     2.304    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X48Y62         FDRE                                         r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.362 r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.114     2.476    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[5]
    SLICE_X47Y61         FDRE                                         r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.397     2.623    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X47Y61         FDRE                                         r  design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -0.220     2.403    
    SLICE_X47Y61         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.463    design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP1ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.818ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.546 }
Period(ns):         9.091
Sources:            { design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         9.091       8.020      MMCM_X0Y0  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.727         4.545       1.818      MMCM_X0Y0  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.727         4.546       1.818      MMCM_X0Y0  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.727         4.546       1.818      MMCM_X0Y0  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.727         4.546       1.818      MMCM_X0Y0  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.392ns (9.263%)  route 3.840ns (90.737%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 8.693 - 4.545 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.373ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.247ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.990     3.803    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X76Y287        SRL16E                                       r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y287        SRL16E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.392     4.195 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2/Q
                         net (fo=32, routed)          3.840     8.035    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2_n_0
    SLICE_X76Y419        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.662     8.693    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X76Y419        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_6/C
                         clock pessimism             -0.538     8.155    
                         clock uncertainty           -0.068     8.086    
    SLICE_X76Y419        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.111    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_6
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.392ns (9.267%)  route 3.838ns (90.733%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 8.693 - 4.545 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.373ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.247ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.990     3.803    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X76Y287        SRL16E                                       r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y287        SRL16E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.392     4.195 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2/Q
                         net (fo=32, routed)          3.838     8.033    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2_n_0
    SLICE_X76Y419        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.662     8.693    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X76Y419        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_13/C
                         clock pessimism             -0.538     8.155    
                         clock uncertainty           -0.068     8.086    
    SLICE_X76Y419        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.111    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_13
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.392ns (9.421%)  route 3.769ns (90.579%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.128ns = ( 8.674 - 4.545 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.373ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.247ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.990     3.803    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X76Y287        SRL16E                                       r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y287        SRL16E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.392     4.195 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2/Q
                         net (fo=32, routed)          3.769     7.964    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrr_reg_srl2_n_0
    SLICE_X72Y415        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.643     8.674    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X72Y415        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_5/C
                         clock pessimism             -0.538     8.136    
                         clock uncertainty           -0.068     8.067    
    SLICE_X72Y415        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.092    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_replica_5
  -------------------------------------------------------------------
                         required time                          8.092    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[21]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.819ns (42.790%)  route 2.432ns (57.210%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=2 MUXF7=2 MUXF8=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 8.687 - 4.545 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.982ns (routing 1.373ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.247ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.982     3.795    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/adc_220_aclk
    SLICE_X80Y382        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y382        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.874 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/Q
                         net (fo=119, routed)         1.151     5.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0_n_0
    SLICE_X98Y399        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.115 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0/O
                         net (fo=1, routed)           0.009     5.124    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0_n_0
    SLICE_X98Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     5.181 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0/O
                         net (fo=1, routed)           0.000     5.181    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0_n_0
    SLICE_X98Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.207 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0/O
                         net (fo=1, routed)           0.852     6.059    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0_n_0
    SLICE_X80Y396        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.158 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0/O
                         net (fo=1, routed)           0.009     6.167    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0_n_0
    SLICE_X80Y396        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.230 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_2__0/O
                         net (fo=18, routed)          0.411     6.641    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[20]
    DSP48E2_X14Y156      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     6.833 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     6.833    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X14Y156      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     6.909 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     6.909    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X14Y156      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     7.414 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     7.414    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER.U<21>
    DSP48E2_X14Y156      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     7.461 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     7.461    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA.U_DATA<21>
    DSP48E2_X14Y156      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     8.046 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     8.046    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU.ALU_OUT<21>
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.656     8.687    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/CLK
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.447     8.240    
                         clock uncertainty           -0.068     8.171    
    DSP48E2_X14Y156      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[21])
                                                      0.015     8.186    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[22]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.819ns (42.790%)  route 2.432ns (57.210%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=2 MUXF7=2 MUXF8=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 8.687 - 4.545 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.982ns (routing 1.373ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.247ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.982     3.795    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/adc_220_aclk
    SLICE_X80Y382        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y382        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.874 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/Q
                         net (fo=119, routed)         1.151     5.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0_n_0
    SLICE_X98Y399        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.115 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0/O
                         net (fo=1, routed)           0.009     5.124    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0_n_0
    SLICE_X98Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     5.181 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0/O
                         net (fo=1, routed)           0.000     5.181    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0_n_0
    SLICE_X98Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.207 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0/O
                         net (fo=1, routed)           0.852     6.059    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0_n_0
    SLICE_X80Y396        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.158 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0/O
                         net (fo=1, routed)           0.009     6.167    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0_n_0
    SLICE_X80Y396        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.230 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_2__0/O
                         net (fo=18, routed)          0.411     6.641    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[20]
    DSP48E2_X14Y156      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     6.833 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     6.833    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X14Y156      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     6.909 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     6.909    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X14Y156      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[22])
                                                      0.505     7.414 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     7.414    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER.U<22>
    DSP48E2_X14Y156      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     7.461 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     7.461    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA.U_DATA<22>
    DSP48E2_X14Y156      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     8.046 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     8.046    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU.ALU_OUT<22>
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.656     8.687    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/CLK
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.447     8.240    
                         clock uncertainty           -0.068     8.171    
    DSP48E2_X14Y156      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[22])
                                                      0.015     8.186    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[23]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.819ns (42.790%)  route 2.432ns (57.210%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=2 MUXF7=2 MUXF8=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 8.687 - 4.545 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.982ns (routing 1.373ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.247ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.982     3.795    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/adc_220_aclk
    SLICE_X80Y382        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y382        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.874 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/Q
                         net (fo=119, routed)         1.151     5.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0_n_0
    SLICE_X98Y399        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.115 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0/O
                         net (fo=1, routed)           0.009     5.124    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0_n_0
    SLICE_X98Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     5.181 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0/O
                         net (fo=1, routed)           0.000     5.181    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0_n_0
    SLICE_X98Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.207 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0/O
                         net (fo=1, routed)           0.852     6.059    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0_n_0
    SLICE_X80Y396        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.158 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0/O
                         net (fo=1, routed)           0.009     6.167    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0_n_0
    SLICE_X80Y396        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.230 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_2__0/O
                         net (fo=18, routed)          0.411     6.641    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[20]
    DSP48E2_X14Y156      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     6.833 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     6.833    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X14Y156      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     6.909 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     6.909    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X14Y156      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[23])
                                                      0.505     7.414 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     7.414    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER.U<23>
    DSP48E2_X14Y156      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     7.461 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     7.461    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA.U_DATA<23>
    DSP48E2_X14Y156      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     8.046 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     8.046    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU.ALU_OUT<23>
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.656     8.687    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/CLK
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.447     8.240    
                         clock uncertainty           -0.068     8.171    
    DSP48E2_X14Y156      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[23])
                                                      0.015     8.186    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[24]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.819ns (42.790%)  route 2.432ns (57.210%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=2 MUXF7=2 MUXF8=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 8.687 - 4.545 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.982ns (routing 1.373ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.247ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.982     3.795    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/adc_220_aclk
    SLICE_X80Y382        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y382        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.874 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/Q
                         net (fo=119, routed)         1.151     5.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0_n_0
    SLICE_X98Y399        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.115 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0/O
                         net (fo=1, routed)           0.009     5.124    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0_n_0
    SLICE_X98Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     5.181 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0/O
                         net (fo=1, routed)           0.000     5.181    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0_n_0
    SLICE_X98Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.207 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0/O
                         net (fo=1, routed)           0.852     6.059    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0_n_0
    SLICE_X80Y396        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.158 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0/O
                         net (fo=1, routed)           0.009     6.167    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0_n_0
    SLICE_X80Y396        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.230 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_2__0/O
                         net (fo=18, routed)          0.411     6.641    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[20]
    DSP48E2_X14Y156      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     6.833 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     6.833    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X14Y156      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     6.909 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     6.909    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X14Y156      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[24])
                                                      0.505     7.414 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     7.414    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER.U<24>
    DSP48E2_X14Y156      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     7.461 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     7.461    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA.U_DATA<24>
    DSP48E2_X14Y156      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     8.046 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     8.046    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU.ALU_OUT<24>
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.656     8.687    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/CLK
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.447     8.240    
                         clock uncertainty           -0.068     8.171    
    DSP48E2_X14Y156      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[24])
                                                      0.015     8.186    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[25]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.819ns (42.790%)  route 2.432ns (57.210%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=2 MUXF7=2 MUXF8=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 8.687 - 4.545 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.982ns (routing 1.373ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.247ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.982     3.795    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/adc_220_aclk
    SLICE_X80Y382        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y382        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.874 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/Q
                         net (fo=119, routed)         1.151     5.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0_n_0
    SLICE_X98Y399        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.115 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0/O
                         net (fo=1, routed)           0.009     5.124    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0_n_0
    SLICE_X98Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     5.181 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0/O
                         net (fo=1, routed)           0.000     5.181    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0_n_0
    SLICE_X98Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.207 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0/O
                         net (fo=1, routed)           0.852     6.059    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0_n_0
    SLICE_X80Y396        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.158 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0/O
                         net (fo=1, routed)           0.009     6.167    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0_n_0
    SLICE_X80Y396        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.230 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_2__0/O
                         net (fo=18, routed)          0.411     6.641    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[20]
    DSP48E2_X14Y156      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     6.833 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     6.833    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X14Y156      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     6.909 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     6.909    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X14Y156      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[25])
                                                      0.505     7.414 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     7.414    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER.U<25>
    DSP48E2_X14Y156      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[25]_U_DATA[25])
                                                      0.047     7.461 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     7.461    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA.U_DATA<25>
    DSP48E2_X14Y156      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[25]_ALU_OUT[25])
                                                      0.585     8.046 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     8.046    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU.ALU_OUT<25>
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.656     8.687    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/CLK
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.447     8.240    
                         clock uncertainty           -0.068     8.171    
    DSP48E2_X14Y156      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[25])
                                                      0.015     8.186    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[26]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.819ns (42.790%)  route 2.432ns (57.210%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=2 MUXF7=2 MUXF8=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 8.687 - 4.545 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.982ns (routing 1.373ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.247ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.982     3.795    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/adc_220_aclk
    SLICE_X80Y382        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y382        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.874 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/Q
                         net (fo=119, routed)         1.151     5.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0_n_0
    SLICE_X98Y399        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.115 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0/O
                         net (fo=1, routed)           0.009     5.124    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0_n_0
    SLICE_X98Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     5.181 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0/O
                         net (fo=1, routed)           0.000     5.181    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0_n_0
    SLICE_X98Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.207 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0/O
                         net (fo=1, routed)           0.852     6.059    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0_n_0
    SLICE_X80Y396        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.158 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0/O
                         net (fo=1, routed)           0.009     6.167    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0_n_0
    SLICE_X80Y396        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.230 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_2__0/O
                         net (fo=18, routed)          0.411     6.641    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[20]
    DSP48E2_X14Y156      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     6.833 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     6.833    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X14Y156      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     6.909 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     6.909    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X14Y156      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[26])
                                                      0.505     7.414 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     7.414    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER.U<26>
    DSP48E2_X14Y156      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[26]_U_DATA[26])
                                                      0.047     7.461 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     7.461    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA.U_DATA<26>
    DSP48E2_X14Y156      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[26]_ALU_OUT[26])
                                                      0.585     8.046 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     8.046    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU.ALU_OUT<26>
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.656     8.687    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/CLK
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.447     8.240    
                         clock uncertainty           -0.068     8.171    
    DSP48E2_X14Y156      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[26])
                                                      0.015     8.186    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[27]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.819ns (42.790%)  route 2.432ns (57.210%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT6=2 MUXF7=2 MUXF8=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 8.687 - 4.545 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.982ns (routing 1.373ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.247ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.982     3.795    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/adc_220_aclk
    SLICE_X80Y382        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y382        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.874 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0/Q
                         net (fo=119, routed)         1.151     5.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0_n_0
    SLICE_X98Y399        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.115 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0/O
                         net (fo=1, routed)           0.009     5.124    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_449__0_n_0
    SLICE_X98Y399        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     5.181 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0/O
                         net (fo=1, routed)           0.000     5.181    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_185__0_n_0
    SLICE_X98Y399        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.207 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0/O
                         net (fo=1, routed)           0.852     6.059    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_53__0_n_0
    SLICE_X80Y396        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.158 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0/O
                         net (fo=1, routed)           0.009     6.167    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_18__0_n_0
    SLICE_X80Y396        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.230 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_i_2__0/O
                         net (fo=18, routed)          0.411     6.641    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[20]
    DSP48E2_X14Y156      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     6.833 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     6.833    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X14Y156      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     6.909 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     6.909    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X14Y156      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[27])
                                                      0.505     7.414 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     7.414    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_MULTIPLIER.U<27>
    DSP48E2_X14Y156      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.047     7.461 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     7.461    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_M_DATA.U_DATA<27>
    DSP48E2_X14Y156      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.585     8.046 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     8.046    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_ALU.ALU_OUT<27>
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/ALU_OUT[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.656     8.687    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/CLK
    DSP48E2_X14Y156      DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.447     8.240    
                         clock uncertainty           -0.068     8.171    
    DSP48E2_X14Y156      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[27])
                                                      0.015     8.186    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[7,1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[7,1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.058ns (32.044%)  route 0.123ns (67.956%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      2.746ns (routing 1.247ns, distribution 1.499ns)
  Clock Net Delay (Destination): 3.090ns (routing 1.373ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.746     4.231    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X5Y362         FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[7,1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y362         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.289 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[7,1][15]/Q
                         net (fo=2, routed)           0.123     4.412    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[7,1][15]
    SLICE_X4Y360         FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[7,1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      3.090     3.903    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X4Y360         FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[7,1][15]/C
                         clock pessimism              0.439     4.343    
    SLICE_X4Y360         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.403    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[7,1][15]
  -------------------------------------------------------------------
                         required time                         -4.403    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[11][0,0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[12][0,0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.706%)  route 0.111ns (65.294%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.875ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Net Delay (Source):      2.738ns (routing 1.247ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.062ns (routing 1.373ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.738     4.223    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X8Y302         FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[11][0,0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y302         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.282 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[11][0,0][15]/Q
                         net (fo=8, routed)           0.111     4.393    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[11][0,0][15]
    SLICE_X7Y303         FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[12][0,0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      3.062     3.875    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X7Y303         FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[12][0,0][15]/C
                         clock pessimism              0.446     4.322    
    SLICE_X7Y303         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.384    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[12][0,0][15]
  -------------------------------------------------------------------
                         required time                         -4.384    
                         arrival time                           4.393    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/b6_output_r_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/SIGN_GEN_1.b7_fg[4].b7_1/GEN_DELAY_g1.b0_SR_reg[5][11]_srl6___STA_RX_BLOCK_TOP_inst_uutCIR2_CORR_Imag_SIGN_GEN_1.b7_fg_r_30/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.059ns (41.259%)  route 0.084ns (58.741%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    4.076ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      2.591ns (routing 1.247ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.373ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.591     4.076    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/adc_220_aclk
    SLICE_X33Y473        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/b6_output_r_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y473        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.135 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/b6_output_r_reg[4][11]/Q
                         net (fo=1, routed)           0.084     4.219    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/SIGN_GEN_1.b7_fg[4].b7_1/b6_output_r_reg[4][11]
    SLICE_X34Y474        SRL16E                                       r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/SIGN_GEN_1.b7_fg[4].b7_1/GEN_DELAY_g1.b0_SR_reg[5][11]_srl6___STA_RX_BLOCK_TOP_inst_uutCIR2_CORR_Imag_SIGN_GEN_1.b7_fg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.926     3.739    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/SIGN_GEN_1.b7_fg[4].b7_1/adc_220_aclk
    SLICE_X34Y474        SRL16E                                       r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/SIGN_GEN_1.b7_fg[4].b7_1/GEN_DELAY_g1.b0_SR_reg[5][11]_srl6___STA_RX_BLOCK_TOP_inst_uutCIR2_CORR_Imag_SIGN_GEN_1.b7_fg_r_30/CLK
                         clock pessimism              0.441     4.181    
    SLICE_X34Y474        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     4.210    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/SIGN_GEN_1.b7_fg[4].b7_1/GEN_DELAY_g1.b0_SR_reg[5][11]_srl6___STA_RX_BLOCK_TOP_inst_uutCIR2_CORR_Imag_SIGN_GEN_1.b7_fg_r_30
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[3][7,1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[4][7,1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.899ns
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      2.740ns (routing 1.247ns, distribution 1.493ns)
  Clock Net Delay (Destination): 3.086ns (routing 1.373ns, distribution 1.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.740     4.225    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X5Y419         FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[3][7,1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y419         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.283 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[3][7,1][15]/Q
                         net (fo=8, routed)           0.125     4.408    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[3][7,1][15]
    SLICE_X2Y419         FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[4][7,1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      3.086     3.899    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X2Y419         FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[4][7,1][15]/C
                         clock pessimism              0.439     4.339    
    SLICE_X2Y419         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.399    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[4][7,1][15]
  -------------------------------------------------------------------
                         required time                         -4.399    
                         arrival time                           4.408    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[28,1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[28,1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Net Delay (Source):      2.747ns (routing 1.247ns, distribution 1.500ns)
  Clock Net Delay (Destination): 3.090ns (routing 1.373ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.747     4.232    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X9Y444         FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[28,1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y444         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.290 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[28,1][13]/Q
                         net (fo=2, routed)           0.117     4.407    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[28,1][13]
    SLICE_X7Y445         FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[28,1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      3.090     3.903    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X7Y445         FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[28,1][13]/C
                         clock pessimism              0.434     4.337    
    SLICE_X7Y445         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.397    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[28,1][13]
  -------------------------------------------------------------------
                         required time                         -4.397    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[104,0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[104,0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.058ns (30.688%)  route 0.131ns (69.312%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Net Delay (Source):      2.698ns (routing 1.247ns, distribution 1.451ns)
  Clock Net Delay (Destination): 3.037ns (routing 1.373ns, distribution 1.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.698     4.183    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X5Y277         FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[104,0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y277         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.241 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[104,0][15]/Q
                         net (fo=2, routed)           0.131     4.372    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[104,0][15]
    SLICE_X3Y281         FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[104,0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      3.037     3.850    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X3Y281         FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[104,0][15]/C
                         clock pessimism              0.450     4.300    
    SLICE_X3Y281         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.362    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[104,0][15]
  -------------------------------------------------------------------
                         required time                         -4.362    
                         arrival time                           4.372    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[13,0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[13,0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    4.216ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      2.731ns (routing 1.247ns, distribution 1.484ns)
  Clock Net Delay (Destination): 3.071ns (routing 1.373ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.731     4.216    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X5Y385         FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[13,0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y385         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.274 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[13,0][8]/Q
                         net (fo=2, routed)           0.119     4.393    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC_reg[13,0][8]
    SLICE_X4Y386         FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[13,0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      3.071     3.884    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/adc_220_aclk
    SLICE_X4Y386         FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[13,0][8]/C
                         clock pessimism              0.439     4.323    
    SLICE_X4Y386         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.383    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN_reg[13,0][8]
  -------------------------------------------------------------------
                         required time                         -4.383    
                         arrival time                           4.393    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/b3_output_r_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/b4_fg[2].b4_1/GEN_DELAY_1.b0_bD_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.653ns
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      2.519ns (routing 1.247ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.840ns (routing 1.373ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.519     4.004    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/adc_220_aclk
    SLICE_X62Y153        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/b3_output_r_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.062 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/b3_output_r_reg[6][9]/Q
                         net (fo=1, routed)           0.074     4.136    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/b4_fg[2].b4_1/b3_output_r_reg[6][9]
    SLICE_X62Y154        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/b4_fg[2].b4_1/GEN_DELAY_1.b0_bD_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.840     3.653    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/b4_fg[2].b4_1/adc_220_aclk
    SLICE_X62Y154        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/b4_fg[2].b4_1/GEN_DELAY_1.b0_bD_reg[9]/C
                         clock pessimism              0.411     4.064    
    SLICE_X62Y154        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.126    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/b4_fg[2].b4_1/GEN_DELAY_1.b0_bD_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.136    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC_reg[27,0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN_reg[27,0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      2.645ns (routing 1.247ns, distribution 1.398ns)
  Clock Net Delay (Destination): 2.963ns (routing 1.373ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.645     4.130    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/adc_220_aclk
    SLICE_X77Y356        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC_reg[27,0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y356        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.188 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC_reg[27,0][7]/Q
                         net (fo=2, routed)           0.114     4.302    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC_reg[27,0][7]
    SLICE_X78Y357        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN_reg[27,0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.963     3.776    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/adc_220_aclk
    SLICE_X78Y357        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN_reg[27,0][7]/C
                         clock pessimism              0.454     4.230    
    SLICE_X78Y357        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     4.292    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN_reg[27,0][7]
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC_reg[61,1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN_reg[61,1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.046ns
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Net Delay (Source):      2.886ns (routing 1.247ns, distribution 1.639ns)
  Clock Net Delay (Destination): 3.233ns (routing 1.373ns, distribution 1.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.886     4.371    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/adc_220_aclk
    SLICE_X114Y439       FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC_reg[61,1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y439       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.429 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC_reg[61,1][10]/Q
                         net (fo=2, routed)           0.112     4.541    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC_reg[61,1][10]
    SLICE_X116Y441       FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN_reg[61,1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      3.233     4.046    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/adc_220_aclk
    SLICE_X116Y441       FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN_reg[61,1][10]/C
                         clock pessimism              0.423     4.469    
    SLICE_X116Y441       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     4.531    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN_reg[61,1][10]
  -------------------------------------------------------------------
                         required time                         -4.531    
                         arrival time                           4.541    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.546
Sources:            { design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         4.546       2.546      HSDAC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         4.546       2.546      HSDAC_X0Y1    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.546       3.191      RAMB36_X8Y57  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.546       3.191      RAMB36_X8Y56  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.546       3.191      RAMB36_X8Y54  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.546       3.191      RAMB36_X8Y45  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.546       3.191      RAMB36_X6Y54  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.546       3.191      RAMB36_X6Y55  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.546       3.191      RAMB36_X6Y53  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.546       3.191      RAMB36_X7Y41  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.273       1.473      HSDAC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.273       1.473      HSDAC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.273       1.473      HSDAC_X0Y1    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.273       1.473      HSDAC_X0Y1    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X8Y24  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X8Y25  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X8Y56  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X6Y55  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X8Y48  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X8Y42  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.273       1.473      HSDAC_X0Y1    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.273       1.473      HSDAC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.273       1.473      HSDAC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.273       1.473      HSDAC_X0Y1    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X8Y54  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X6Y54  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X6Y53  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X7Y41  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X8Y50  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.273       1.731      RAMB36_X8Y57  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out2_design_1_clk_wiz_0_0 rise@4.545ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.081ns (28.929%)  route 0.199ns (71.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 7.188 - 4.545 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.620ns (routing 0.833ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.758ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.257 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.507    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.535 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout2_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.620     2.155    design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X91Y160        FDRE                                         r  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y160        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.199     2.435    design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X91Y160        FDRE                                         r  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.509 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.727    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.752 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout2_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.436     7.188    design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X91Y160        FDRE                                         r  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.495     6.693    
                         clock uncertainty           -0.068     6.624    
    SLICE_X91Y160        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.649    design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  4.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      0.901ns (routing 0.458ns, distribution 0.443ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.514ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.426 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.574    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.591 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout2_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=2, routed)           0.901     1.492    design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X91Y160        FDRE                                         r  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y160        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.532 r  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.081     1.613    design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X91Y160        FDRE                                         r  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295    -0.073 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.096    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.115 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout2_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.025     1.140    design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X91Y160        FDRE                                         r  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.358     1.498    
    SLICE_X91Y160        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.545    design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.546
Sources:            { design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         4.546       3.256      BUFGCE_X0Y14   design_1_i/MTS_Block/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         4.546       3.475      MMCM_X0Y0      design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         4.546       3.996      SLICE_X91Y160  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         4.546       3.996      SLICE_X91Y160  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.273       1.998      SLICE_X91Y160  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.273       1.998      SLICE_X91Y160  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.273       1.998      SLICE_X91Y160  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.273       1.998      SLICE_X91Y160  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.273       1.998      SLICE_X91Y160  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.273       1.998      SLICE_X91Y160  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.273       1.998      SLICE_X91Y160  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.273       1.998      SLICE_X91Y160  design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :         1203  Failing Endpoints,  Worst Slack       -0.110ns,  Total Violation      -44.138ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[9]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.972ns (43.066%)  route 1.285ns (56.934%))
  Logic Levels:           8  (CARRY8=6 LUT2=1 LUT3=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.410ns = ( 5.683 - 2.273 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    -0.512ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.312ns (routing 0.977ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.888ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.312     2.986    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/aclk
    SLICE_X93Y130        FDRE                                         r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.062 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[5]/Q
                         net (fo=2, routed)           0.211     3.273    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[5]
    SLICE_X92Y130        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.426 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_inferred__4/i__carry/CO[7]
                         net (fo=1, routed)           0.026     3.452    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_inferred__4/i__carry_n_0
    SLICE_X92Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.534 f  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.266     3.800    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_inferred__4/i__carry__0_n_12
    SLICE_X91Y133        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.923 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.007     3.930    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__2_n_0
    SLICE_X91Y133        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.083 f  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     4.109    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_inferred__0/i__carry_n_0
    SLICE_X91Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.166 f  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_inferred__0/i__carry__0/CO[2]
                         net (fo=36, routed)          0.422     4.588    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_inferred__0/i__carry__0_n_5
    SLICE_X93Y130        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     4.641 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count[0]_i_11/O
                         net (fo=1, routed)           0.013     4.654    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count[0]_i_11_n_0
    SLICE_X93Y130        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.846 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.872    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[0]_i_2_n_0
    SLICE_X93Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.083     4.955 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[8]_i_1/O[1]
                         net (fo=2, routed)           0.288     5.243    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[8]_i_1_n_14
    SLICE_X92Y131        FDRE                                         r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.065     5.683    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/aclk
    SLICE_X92Y131        FDRE                                         r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[9]_replica/C
                         clock pessimism             -0.512     5.171    
                         clock uncertainty           -0.062     5.109    
    SLICE_X92Y131        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.134    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[9]_replica
  -------------------------------------------------------------------
                         required time                          5.134    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.835ns (38.408%)  route 1.339ns (61.591%))
  Logic Levels:           11  (CARRY8=8 LUT2=2 LUT3=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 5.682 - 2.273 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.512ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.295ns (routing 0.977ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.888ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.295     2.969    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/aclk
    SLICE_X89Y156        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y156        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.048 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[5]/Q
                         net (fo=5, routed)           0.196     3.244    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[3]
    SLICE_X89Y156        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.366 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_115/O
                         net (fo=1, routed)           0.025     3.391    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_115_n_0
    SLICE_X89Y156        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.554 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_93/CO[7]
                         net (fo=1, routed)           0.026     3.580    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_93_n_0
    SLICE_X89Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.656 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_76/O[1]
                         net (fo=2, routed)           0.385     4.041    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter1[9]
    SLICE_X87Y152        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     4.093 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_83/O
                         net (fo=1, routed)           0.016     4.109    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_83_n_0
    SLICE_X87Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.299 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_57/CO[7]
                         net (fo=1, routed)           0.026     4.325    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_57_n_0
    SLICE_X87Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.340 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_39/CO[7]
                         net (fo=1, routed)           0.026     4.366    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_39_n_0
    SLICE_X87Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.381 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.407    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_21_n_0
    SLICE_X87Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.422 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_11/CO[7]
                         net (fo=1, routed)           0.026     4.448    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_11_n_0
    SLICE_X87Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.463 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_10/CO[7]
                         net (fo=1, routed)           0.026     4.489    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_10_n_0
    SLICE_X87Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.545 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_5/O[0]
                         net (fo=1, routed)           0.364     4.909    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter0
    SLICE_X87Y128        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     4.946 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_2/O
                         net (fo=11, routed)          0.197     5.143    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter
    SLICE_X87Y129        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.064     5.682    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/aclk
    SLICE_X87Y129        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]/C
                         clock pessimism             -0.512     5.170    
                         clock uncertainty           -0.062     5.108    
    SLICE_X87Y129        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     5.047    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.835ns (38.408%)  route 1.339ns (61.591%))
  Logic Levels:           11  (CARRY8=8 LUT2=2 LUT3=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 5.682 - 2.273 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.512ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.295ns (routing 0.977ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.888ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.295     2.969    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/aclk
    SLICE_X89Y156        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y156        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.048 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[5]/Q
                         net (fo=5, routed)           0.196     3.244    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[3]
    SLICE_X89Y156        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.366 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_115/O
                         net (fo=1, routed)           0.025     3.391    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_115_n_0
    SLICE_X89Y156        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.554 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_93/CO[7]
                         net (fo=1, routed)           0.026     3.580    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_93_n_0
    SLICE_X89Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.656 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_76/O[1]
                         net (fo=2, routed)           0.385     4.041    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter1[9]
    SLICE_X87Y152        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     4.093 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_83/O
                         net (fo=1, routed)           0.016     4.109    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_83_n_0
    SLICE_X87Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.299 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_57/CO[7]
                         net (fo=1, routed)           0.026     4.325    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_57_n_0
    SLICE_X87Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.340 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_39/CO[7]
                         net (fo=1, routed)           0.026     4.366    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_39_n_0
    SLICE_X87Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.381 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.407    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_21_n_0
    SLICE_X87Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.422 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_11/CO[7]
                         net (fo=1, routed)           0.026     4.448    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_11_n_0
    SLICE_X87Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.463 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_10/CO[7]
                         net (fo=1, routed)           0.026     4.489    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_10_n_0
    SLICE_X87Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.545 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[10]_i_5/O[0]
                         net (fo=1, routed)           0.364     4.909    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter0
    SLICE_X87Y128        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     4.946 r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_2/O
                         net (fo=11, routed)          0.197     5.143    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter
    SLICE_X87Y129        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.064     5.682    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/aclk
    SLICE_X87Y129        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[4]/C
                         clock pessimism             -0.512     5.170    
                         clock uncertainty           -0.062     5.108    
    SLICE_X87Y129        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     5.047    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.991ns (44.801%)  route 1.221ns (55.199%))
  Logic Levels:           9  (CARRY8=7 LUT2=2)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 5.749 - 2.273 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.416ns (routing 0.977ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.888ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.416     3.090    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/CLK
    DSP48E2_X20Y63       DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X20Y63       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     3.303 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.586     3.889    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0_n_105
    SLICE_X108Y158       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.925 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25/O
                         net (fo=1, routed)           0.009     3.934    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25_n_0
    SLICE_X108Y158       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.120 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.026     4.146    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18_n_0
    SLICE_X108Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.202 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.462     4.664    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__1[24]
    SLICE_X106Y153       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.813 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10/O
                         net (fo=1, routed)           0.009     4.822    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10_n_0
    SLICE_X106Y153       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.012 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.038    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_1_n_0
    SLICE_X106Y154       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.053 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.079    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_1_n_0
    SLICE_X106Y155       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.094 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.120    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_1_n_0
    SLICE_X106Y156       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.135 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.161    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1_n_0
    SLICE_X106Y157       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.277 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.302    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n30[61]
    SLICE_X106Y157       FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.131     5.749    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/aclk
    SLICE_X106Y157       FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[61]/C
                         clock pessimism             -0.502     5.247    
                         clock uncertainty           -0.062     5.185    
    SLICE_X106Y157       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.210    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[61]
  -------------------------------------------------------------------
                         required time                          5.210    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.991ns (44.801%)  route 1.221ns (55.199%))
  Logic Levels:           9  (CARRY8=7 LUT2=2)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 5.749 - 2.273 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.416ns (routing 0.977ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.888ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.416     3.090    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/CLK
    DSP48E2_X20Y63       DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X20Y63       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     3.303 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.586     3.889    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0_n_105
    SLICE_X108Y158       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.925 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25/O
                         net (fo=1, routed)           0.009     3.934    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25_n_0
    SLICE_X108Y158       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.120 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.026     4.146    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18_n_0
    SLICE_X108Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.202 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.462     4.664    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__1[24]
    SLICE_X106Y153       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.813 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10/O
                         net (fo=1, routed)           0.009     4.822    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10_n_0
    SLICE_X106Y153       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.012 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.038    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_1_n_0
    SLICE_X106Y154       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.053 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.079    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_1_n_0
    SLICE_X106Y155       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.094 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.120    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_1_n_0
    SLICE_X106Y156       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.135 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.161    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1_n_0
    SLICE_X106Y157       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.277 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.025     5.302    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n30[63]
    SLICE_X106Y157       FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.131     5.749    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/aclk
    SLICE_X106Y157       FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[63]/C
                         clock pessimism             -0.502     5.247    
                         clock uncertainty           -0.062     5.185    
    SLICE_X106Y157       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.210    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[63]
  -------------------------------------------------------------------
                         required time                          5.210    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.978ns (44.475%)  route 1.221ns (55.525%))
  Logic Levels:           9  (CARRY8=7 LUT2=2)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 5.749 - 2.273 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.416ns (routing 0.977ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.888ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.416     3.090    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/CLK
    DSP48E2_X20Y63       DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X20Y63       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     3.303 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.586     3.889    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0_n_105
    SLICE_X108Y158       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.925 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25/O
                         net (fo=1, routed)           0.009     3.934    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25_n_0
    SLICE_X108Y158       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.120 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.026     4.146    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18_n_0
    SLICE_X108Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.202 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.462     4.664    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__1[24]
    SLICE_X106Y153       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.813 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10/O
                         net (fo=1, routed)           0.009     4.822    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10_n_0
    SLICE_X106Y153       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.012 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.038    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_1_n_0
    SLICE_X106Y154       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.053 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.079    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_1_n_0
    SLICE_X106Y155       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.094 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.120    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_1_n_0
    SLICE_X106Y156       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.135 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.161    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1_n_0
    SLICE_X106Y157       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     5.264 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[63]_i_1/O[6]
                         net (fo=1, routed)           0.025     5.289    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n30[62]
    SLICE_X106Y157       FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.131     5.749    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/aclk
    SLICE_X106Y157       FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[62]/C
                         clock pessimism             -0.502     5.247    
                         clock uncertainty           -0.062     5.185    
    SLICE_X106Y157       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     5.210    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[62]
  -------------------------------------------------------------------
                         required time                          5.210    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.742ns (36.408%)  route 1.296ns (63.592%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT6=2)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 5.697 - 2.273 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.354ns (routing 0.977ns, distribution 1.377ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.888ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.354     3.028    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/aclk
    SLICE_X94Y126        FDRE                                         r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.106 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[23]/Q
                         net (fo=3, routed)           0.285     3.391    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[23]
    SLICE_X95Y131        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.506 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_10/CO[7]
                         net (fo=1, routed)           0.026     3.532    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_10_n_0
    SLICE_X95Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.614 f  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_1__2/O[3]
                         net (fo=1, routed)           0.192     3.806    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state2[28]
    SLICE_X95Y134        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.955 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.008     3.963    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3_n_0
    SLICE_X95Y134        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.085 f  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_inferred__0/i__carry__0/CO[7]
                         net (fo=37, routed)          0.507     4.592    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_2
    SLICE_X90Y119        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.643 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[31]_i_1/O
                         net (fo=31, routed)          0.080     4.723    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_1
    SLICE_X90Y119        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.868 r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.198     5.066    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X89Y119        FDRE                                         r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.079     5.697    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/aclk
    SLICE_X89Y119        FDRE                                         r  design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.578     5.119    
                         clock uncertainty           -0.062     5.057    
    SLICE_X89Y119        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     4.996    design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.996    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.961ns (44.042%)  route 1.221ns (55.958%))
  Logic Levels:           9  (CARRY8=7 LUT2=2)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 5.749 - 2.273 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.416ns (routing 0.977ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.888ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.416     3.090    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/CLK
    DSP48E2_X20Y63       DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X20Y63       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     3.303 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.586     3.889    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0_n_105
    SLICE_X108Y158       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.925 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25/O
                         net (fo=1, routed)           0.009     3.934    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25_n_0
    SLICE_X108Y158       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.120 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.026     4.146    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18_n_0
    SLICE_X108Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.202 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.462     4.664    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__1[24]
    SLICE_X106Y153       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.813 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10/O
                         net (fo=1, routed)           0.009     4.822    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10_n_0
    SLICE_X106Y153       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.012 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.038    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_1_n_0
    SLICE_X106Y154       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.053 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.079    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_1_n_0
    SLICE_X106Y155       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.094 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.120    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_1_n_0
    SLICE_X106Y156       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.135 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.161    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1_n_0
    SLICE_X106Y157       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.247 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.272    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n30[60]
    SLICE_X106Y157       FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.131     5.749    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/aclk
    SLICE_X106Y157       FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[60]/C
                         clock pessimism             -0.502     5.247    
                         clock uncertainty           -0.062     5.185    
    SLICE_X106Y157       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.210    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[60]
  -------------------------------------------------------------------
                         required time                          5.210    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.957ns (43.939%)  route 1.221ns (56.061%))
  Logic Levels:           9  (CARRY8=7 LUT2=2)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 5.747 - 2.273 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.416ns (routing 0.977ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.888ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.416     3.090    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/CLK
    DSP48E2_X20Y63       DSP_OUTPUT                                   r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X20Y63       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     3.303 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.586     3.889    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0_n_105
    SLICE_X108Y158       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.925 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25/O
                         net (fo=1, routed)           0.009     3.934    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25_n_0
    SLICE_X108Y158       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.120 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.026     4.146    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18_n_0
    SLICE_X108Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.202 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.462     4.664    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__1[24]
    SLICE_X106Y153       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.813 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10/O
                         net (fo=1, routed)           0.009     4.822    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10_n_0
    SLICE_X106Y153       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.012 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.038    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_1_n_0
    SLICE_X106Y154       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.053 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.079    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_1_n_0
    SLICE_X106Y155       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.094 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.120    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_1_n_0
    SLICE_X106Y156       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.135 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.161    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1_n_0
    SLICE_X106Y157       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.243 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.025     5.268    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n30[59]
    SLICE_X106Y157       FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.129     5.747    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/aclk
    SLICE_X106Y157       FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[59]/C
                         clock pessimism             -0.502     5.245    
                         clock uncertainty           -0.062     5.183    
    SLICE_X106Y157       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.208    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[59]
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.059ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 1.620ns (73.636%)  route 0.580ns (26.364%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 5.662 - 2.273 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 0.977ns, distribution 1.373ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.888ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.350     3.024    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/CLK
    DSP48E2_X16Y58       DSP_A_B_DATA                                 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y58       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[9])
                                                      0.212     3.236 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.236    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X16Y58       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.309 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.309    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X16Y58       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[8])
                                                      0.609     3.918 f  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     3.918    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_MULTIPLIER.V<8>
    DSP48E2_X16Y58       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     3.964 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     3.964    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_M_DATA.V_DATA<8>
    DSP48E2_X16Y58       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     4.535 f  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     4.535    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_ALU.ALU_OUT<8>
    DSP48E2_X16Y58       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     4.644 r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.580     5.224    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10_n_97
    SLICE_X86Y147        FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.044     5.662    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/aclk
    SLICE_X86Y147        FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg[8]/C
                         clock pessimism             -0.460     5.202    
                         clock uncertainty           -0.062     5.140    
    SLICE_X86Y147        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.165    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg[8]
  -------------------------------------------------------------------
                         required time                          5.165    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                 -0.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/m00_axis_tdata_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[14][120]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Net Delay (Source):      2.069ns (routing 0.888ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.353ns (routing 0.977ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     1.105 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.321    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.345 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.069     3.414    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/aclk
    SLICE_X86Y110        FDRE                                         r  design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/m00_axis_tdata_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.472 r  design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/m00_axis_tdata_reg[120]/Q
                         net (fo=2, routed)           0.198     3.670    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/s00_axis_tdata[120]
    SLICE_X86Y122        SRL16E                                       r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[14][120]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.353     3.027    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/adc_440_aclk
    SLICE_X86Y122        SRL16E                                       r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[14][120]_srl15/CLK
                         clock pessimism              0.578     3.605    
    SLICE_X86Y122        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.055     3.660    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[14][120]_srl15
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[1].b1_r_x_rDc_r_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[1].b2_acc1_reg_reg[5][8]_srl6___STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_66/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.059ns (23.506%)  route 0.192ns (76.494%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Net Delay (Source):      2.148ns (routing 0.888ns, distribution 1.260ns)
  Clock Net Delay (Destination): 2.449ns (routing 0.977ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     1.105 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.321    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.345 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.148     3.493    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/adc_440_aclk
    SLICE_X99Y114        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[1].b1_r_x_rDc_r_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.552 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[1].b1_r_x_rDc_r_reg[1][8]/Q
                         net (fo=3, routed)           0.192     3.744    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[1].b1_r_x_rDc_r_reg[1]_1176[8]
    SLICE_X99Y120        SRL16E                                       r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[1].b2_acc1_reg_reg[5][8]_srl6___STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_66/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.449     3.123    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/adc_440_aclk
    SLICE_X99Y120        SRL16E                                       r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[1].b2_acc1_reg_reg[5][8]_srl6___STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_66/CLK
                         clock pessimism              0.578     3.701    
    SLICE_X99Y120        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     3.733    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[1].b2_acc1_reg_reg[5][8]_srl6___STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_66
  -------------------------------------------------------------------
                         required time                         -3.733    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/m00_axis_tdata_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[14][93]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.060ns (31.250%)  route 0.132ns (68.750%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Net Delay (Source):      2.151ns (routing 0.888ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.387ns (routing 0.977ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     1.105 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.321    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.345 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.151     3.496    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/aclk
    SLICE_X97Y56         FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/m00_axis_tdata_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y56         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.556 r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/m00_axis_tdata_reg[93]/Q
                         net (fo=2, routed)           0.132     3.688    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/s00_axis_tdata[93]
    SLICE_X96Y60         SRL16E                                       r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[14][93]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.387     3.061    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/adc_440_aclk
    SLICE_X96Y60         SRL16E                                       r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[14][93]_srl15/CLK
                         clock pessimism              0.560     3.621    
    SLICE_X96Y60         SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.056     3.677    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[14][93]_srl15
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b1_r_x_rDc_rr_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_3[1].b2_acc1_reg_q_reg[29][9]_srl30___B1_PD_FG_3_r_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.058ns (20.863%)  route 0.220ns (79.137%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    3.544ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Net Delay (Source):      2.199ns (routing 0.888ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.480ns (routing 0.977ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     1.105 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.321    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.345 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.199     3.544    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/aclk
    SLICE_X110Y114       FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b1_r_x_rDc_rr_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.602 r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b1_r_x_rDc_rr_q_reg[1][9]/Q
                         net (fo=3, routed)           0.220     3.822    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b1_r_x_rDc_rr_q_reg[1]_44[9]
    SLICE_X109Y120       SRLC32E                                      r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_3[1].b2_acc1_reg_q_reg[29][9]_srl30___B1_PD_FG_3_r_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.480     3.154    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/aclk
    SLICE_X109Y120       SRLC32E                                      r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_3[1].b2_acc1_reg_q_reg[29][9]_srl30___B1_PD_FG_3_r_28/CLK
                         clock pessimism              0.578     3.732    
    SLICE_X109Y120       SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.079     3.811    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_3[1].b2_acc1_reg_q_reg[29][9]_srl30___B1_PD_FG_3_r_28
  -------------------------------------------------------------------
                         required time                         -3.811    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_7_SSR8.FG_4_1[0].b6_r_acc_1_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_7_SSR8.FG_4_2[0].b6_r_acc_2_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.106ns (40.769%)  route 0.154ns (59.231%))
  Logic Levels:           1  (CARRY8=1)
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Net Delay (Source):      2.134ns (routing 0.888ns, distribution 1.246ns)
  Clock Net Delay (Destination): 2.416ns (routing 0.977ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     1.105 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.321    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.345 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.134     3.479    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/aclk
    SLICE_X101Y125       FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_7_SSR8.FG_4_1[0].b6_r_acc_1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y125       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.538 r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_7_SSR8.FG_4_1[0].b6_r_acc_1_reg[0][1]/Q
                         net (fo=2, routed)           0.144     3.682    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_7_SSR8.FG_4_1[0].b6_r_acc_1_reg[0]_35[1]
    SLICE_X101Y119       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.047     3.729 r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_7_SSR8.FG_4_2[0].b6_r_acc_2_reg[0][7]_i_1/O[2]
                         net (fo=1, routed)           0.010     3.739    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_7_SSR8.FG_4_2[0].b6_r_acc_2_reg[0][7]_i_1_n_13
    SLICE_X101Y119       FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_7_SSR8.FG_4_2[0].b6_r_acc_2_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.416     3.090    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/aclk
    SLICE_X101Y119       FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_7_SSR8.FG_4_2[0].b6_r_acc_2_reg[0][2]/C
                         clock pessimism              0.578     3.668    
    SLICE_X101Y119       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.728    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/FG_7_SSR8.FG_4_2[0].b6_r_acc_2_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[32][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b8_rD_r_reg[64]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.058ns (27.358%)  route 0.154ns (72.642%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Net Delay (Source):      2.103ns (routing 0.888ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.386ns (routing 0.977ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     1.105 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.321    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.345 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.103     3.448    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/aclk
    SLICE_X93Y58         FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[32][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.506 r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[32][64]/Q
                         net (fo=1, routed)           0.154     3.660    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[32]_58[64]
    SLICE_X93Y64         SRL16E                                       r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b8_rD_r_reg[64]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.386     3.060    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/aclk
    SLICE_X93Y64         SRL16E                                       r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b8_rD_r_reg[64]_srl11/CLK
                         clock pessimism              0.560     3.620    
    SLICE_X93Y64         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     3.649    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b8_rD_r_reg[64]_srl11
  -------------------------------------------------------------------
                         required time                         -3.649    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[32][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b8_rD_reg[23]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.134ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Net Delay (Source):      2.150ns (routing 0.888ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.460ns (routing 0.977ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     1.105 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.321    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.345 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.150     3.495    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/aclk
    SLICE_X104Y62        FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[32][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y62        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.553 r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[32][23]/Q
                         net (fo=1, routed)           0.070     3.623    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[32]_58[23]
    SLICE_X104Y63        SRL16E                                       r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b8_rD_reg[23]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.460     3.134    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/aclk
    SLICE_X104Y63        SRL16E                                       r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b8_rD_reg[23]_srl10/CLK
                         clock pessimism              0.446     3.580    
    SLICE_X104Y63        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     3.612    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b8_rD_reg[23]_srl10
  -------------------------------------------------------------------
                         required time                         -3.612    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[0].b2_acc1_reg_reg[5][25]_srl6___STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_66/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[0].b2_acc1_reg_reg[6][25]_STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_67/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.235ns (90.385%)  route 0.025ns (9.615%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      2.084ns (routing 0.888ns, distribution 1.196ns)
  Clock Net Delay (Destination): 2.431ns (routing 0.977ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     1.105 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.321    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.345 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.084     3.429    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/adc_440_aclk
    SLICE_X87Y129        SRL16E                                       r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[0].b2_acc1_reg_reg[5][25]_srl6___STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_66/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.235     3.664 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[0].b2_acc1_reg_reg[5][25]_srl6___STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_66/Q
                         net (fo=1, routed)           0.025     3.689    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[0].b2_acc1_reg_reg[5][25]_srl6___STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_66_n_0
    SLICE_X87Y129        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[0].b2_acc1_reg_reg[6][25]_STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_67/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.431     3.105    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/adc_440_aclk
    SLICE_X87Y129        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[0].b2_acc1_reg_reg[6][25]_STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_67/C
                         clock pessimism              0.513     3.618    
    SLICE_X87Y129        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.678    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[0].b2_acc1_reg_reg[6][25]_STA_RX_BLOCK_TOP_inst_uutBD_FG_3_r_67
  -------------------------------------------------------------------
                         required time                         -3.678    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_data_I_r_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[29][92]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Net Delay (Source):      1.366ns (routing 0.536ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.597ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.366     2.097    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/aclk
    SLICE_X109Y56        FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_data_I_r_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y56        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.134 r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_data_I_r_reg[92]/Q
                         net (fo=1, routed)           0.055     2.189    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/i_data_TDATA[92]
    SLICE_X109Y57        SRLC32E                                      r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[29][92]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.561     1.815    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/aclk
    SLICE_X109Y57        SRLC32E                                      r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[29][92]_srl30/CLK
                         clock pessimism              0.323     2.138    
    SLICE_X109Y57        SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.039     2.177    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b0_INPUT_SR_reg[29][92]_srl30
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[15][163]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[29][163]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    -0.512ns
  Clock Net Delay (Source):      2.070ns (routing 0.888ns, distribution 1.182ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.977ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     1.105 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.321    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.345 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.070     3.415    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/adc_440_aclk
    SLICE_X87Y130        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[15][163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.473 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[15][163]/Q
                         net (fo=2, routed)           0.120     3.593    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg_n_0_[15][163]
    SLICE_X89Y128        SRL16E                                       r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[29][163]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.367     3.041    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/adc_440_aclk
    SLICE_X89Y128        SRL16E                                       r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[29][163]_srl14/CLK
                         clock pessimism              0.512     3.553    
    SLICE_X89Y128        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     3.581    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[29][163]_srl14
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.136 }
Period(ns):         2.273
Sources:            { design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         2.273       0.350      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         2.273       0.350      HSADC_X0Y1    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         2.273       0.350      HSADC_X0Y2    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         2.273       0.350      HSADC_X0Y3    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.273       0.918      RAMB36_X8Y57  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.273       0.918      RAMB36_X8Y56  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.273       0.918      RAMB36_X8Y54  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.273       0.918      RAMB36_X8Y45  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.273       0.918      RAMB36_X6Y54  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.273       0.918      RAMB36_X6Y55  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y3    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y2    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y1    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y2    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y3    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y1    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.136       0.594      RAMB36_X8Y54  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.136       0.594      RAMB36_X8Y45  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y2    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y3    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y1    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y2    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y1    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.136       0.336      HSADC_X0Y3    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.136       0.594      RAMB36_X8Y56  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.136       0.594      RAMB36_X6Y54  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out4_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out4_design_1_clk_wiz_0_0 rise@2.273ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.081ns (19.104%)  route 0.343ns (80.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 5.234 - 2.273 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 1.127ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.751ns (routing 1.028ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.257 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     0.512    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.540 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.962     2.502    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.583 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.343     2.926    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.236 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     3.459    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.483 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.751     5.234    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.467     4.767    
                         clock uncertainty           -0.062     4.704    
    SLICE_X98Y154        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     4.729    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -2.926    
  -------------------------------------------------------------------
                         slack                                  1.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.041ns (23.295%)  route 0.135ns (76.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      1.081ns (routing 0.615ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.684ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.426 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.577    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.594 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.081     1.675    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.716 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.135     1.851    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295    -0.073 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.099    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.118 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.219     1.337    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.344     1.681    
    SLICE_X98Y154        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.728    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.136 }
Period(ns):         2.273
Sources:            { design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         2.273       0.983      BUFGCE_X0Y20   design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.071         2.273       1.202      MMCM_X0Y0      design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         2.273       1.723      SLICE_X98Y154  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.273       1.723      SLICE_X98Y154  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.136       0.861      SLICE_X98Y154  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.136       0.861      SLICE_X98Y154  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.136       0.861      SLICE_X98Y154  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.136       0.861      SLICE_X98Y154  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.136       0.861      SLICE_X98Y154  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.136       0.861      SLICE_X98Y154  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.136       0.861      SLICE_X98Y154  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.136       0.861      SLICE_X98Y154  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.062ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        1.508ns  (logic 0.079ns (5.239%)  route 1.429ns (94.761%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y366                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y366        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.429     1.508    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X37Y364        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X37Y364        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        1.198ns  (logic 0.081ns (6.761%)  route 1.117ns (93.239%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y372                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y372        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.117     1.198    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X40Y371        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X40Y371        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.824ns  (logic 0.076ns (9.223%)  route 0.748ns (90.777%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y379                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X99Y379        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.748     0.824    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X93Y378        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X93Y378        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.629ns  (logic 0.079ns (12.560%)  route 0.550ns (87.440%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y384                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y384        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.550     0.629    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X93Y382        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X93Y382        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.607ns  (logic 0.079ns (13.015%)  route 0.528ns (86.985%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y363                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X94Y363        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.528     0.607    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X96Y364        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X96Y364        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.574ns  (logic 0.079ns (13.763%)  route 0.495ns (86.237%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y371                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X77Y371        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.495     0.574    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X76Y373        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X76Y373        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.573ns  (logic 0.079ns (13.787%)  route 0.494ns (86.213%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y167                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X73Y167        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.494     0.573    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X70Y171        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X70Y171        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.534ns  (logic 0.079ns (14.794%)  route 0.455ns (85.206%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y384                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X92Y384        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.455     0.534    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X93Y384        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X93Y384        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.522ns  (logic 0.079ns (15.134%)  route 0.443ns (84.866%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y375                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X42Y375        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.443     0.522    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X40Y372        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X40Y372        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.516ns  (logic 0.078ns (15.116%)  route 0.438ns (84.884%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X67Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.438     0.516    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X67Y169        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X67Y169        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  4.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.916ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.109ns  (logic 0.080ns (7.214%)  route 1.029ns (92.786%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y361                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X95Y361        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.029     1.109    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X95Y360        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X95Y360        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             9.033ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.992ns  (logic 0.077ns (7.762%)  route 0.915ns (92.238%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y371                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X37Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.915     0.992    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X37Y371        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y371        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  9.033    

Slack (MET) :             9.100ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.925ns  (logic 0.079ns (8.541%)  route 0.846ns (91.459%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y382                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X93Y382        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.846     0.925    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X97Y383        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X97Y383        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  9.100    

Slack (MET) :             9.434ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.591ns  (logic 0.079ns (13.367%)  route 0.512ns (86.633%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y361                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X95Y361        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.512     0.591    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X96Y359        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X96Y359        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  9.434    

Slack (MET) :             9.443ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.582ns  (logic 0.080ns (13.746%)  route 0.502ns (86.254%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y383                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X92Y383        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.502     0.582    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X93Y384        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X93Y384        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  9.443    

Slack (MET) :             9.456ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.569ns  (logic 0.079ns (13.884%)  route 0.490ns (86.116%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y168                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X67Y168        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.490     0.569    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X67Y168        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y168        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  9.456    

Slack (MET) :             9.468ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.557ns  (logic 0.081ns (14.542%)  route 0.476ns (85.458%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y192                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X74Y192        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.476     0.557    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X76Y193        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X76Y193        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  9.468    

Slack (MET) :             9.495ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.530ns  (logic 0.079ns (14.906%)  route 0.451ns (85.094%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y192                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X74Y192        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.451     0.530    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X74Y193        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X74Y193        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  9.495    

Slack (MET) :             9.495ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.530ns  (logic 0.079ns (14.906%)  route 0.451ns (85.094%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y264                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y264        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.451     0.530    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y267        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y267        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  9.495    

Slack (MET) :             9.533ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.492ns  (logic 0.079ns (16.057%)  route 0.413ns (83.943%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y268                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X60Y268        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.413     0.492    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X60Y268        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y268        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  9.533    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (MaxDelay Path 2.273ns)
  Data Path Delay:        0.755ns  (logic 0.079ns (10.464%)  route 0.676ns (89.536%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 2.273ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X85Y109        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.676     0.755    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X86Y120        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.273     2.273    
    SLICE_X86Y120        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     2.298    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (MaxDelay Path 2.273ns)
  Data Path Delay:        0.548ns  (logic 0.080ns (14.599%)  route 0.468ns (85.401%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 2.273ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y247                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y247        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.468     0.548    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X67Y257        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.273     2.273    
    SLICE_X67Y257        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.298    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (MaxDelay Path 2.273ns)
  Data Path Delay:        0.487ns  (logic 0.076ns (15.606%)  route 0.411ns (84.394%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 2.273ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y247                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X66Y247        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.411     0.487    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X66Y250        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.273     2.273    
    SLICE_X66Y250        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     2.298    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (MaxDelay Path 2.273ns)
  Data Path Delay:        0.484ns  (logic 0.078ns (16.116%)  route 0.406ns (83.884%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 2.273ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59                                      0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X83Y59         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.406     0.484    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X83Y57         FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.273     2.273    
    SLICE_X83Y57         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     2.298    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (MaxDelay Path 2.273ns)
  Data Path Delay:        0.475ns  (logic 0.079ns (16.632%)  route 0.396ns (83.368%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 2.273ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y255                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y255        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.396     0.475    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X86Y264        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.273     2.273    
    SLICE_X86Y264        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.298    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (MaxDelay Path 2.273ns)
  Data Path Delay:        0.473ns  (logic 0.079ns (16.702%)  route 0.394ns (83.298%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 2.273ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59                                      0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X83Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.394     0.473    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X83Y57         FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.273     2.273    
    SLICE_X83Y57         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.298    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (MaxDelay Path 2.273ns)
  Data Path Delay:        0.470ns  (logic 0.080ns (17.021%)  route 0.390ns (82.979%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 2.273ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X83Y121        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.390     0.470    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X82Y116        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.273     2.273    
    SLICE_X82Y116        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.298    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (MaxDelay Path 2.273ns)
  Data Path Delay:        0.465ns  (logic 0.080ns (17.204%)  route 0.385ns (82.796%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 2.273ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y291                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X78Y291        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.385     0.465    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X78Y292        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.273     2.273    
    SLICE_X78Y292        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.298    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (MaxDelay Path 2.273ns)
  Data Path Delay:        0.453ns  (logic 0.078ns (17.219%)  route 0.375ns (82.781%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 2.273ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y255                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X86Y255        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.375     0.453    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X86Y264        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.273     2.273    
    SLICE_X86Y264        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     2.298    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (MaxDelay Path 2.273ns)
  Data Path Delay:        0.423ns  (logic 0.079ns (18.676%)  route 0.344ns (81.324%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.284ns
  Timing Exception:       MaxDelay Path 2.273ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y247                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y247        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.344     0.423    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X66Y250        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.273     2.273    
    SLICE_X66Y250        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.298    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  1.875    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.415ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        1.155ns  (logic 0.081ns (7.013%)  route 1.074ns (92.987%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.142ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y257        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.074     1.155    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X80Y265        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X80Y265        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        1.139ns  (logic 0.078ns (6.848%)  route 1.061ns (93.152%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.142ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y271                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X78Y271        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.061     1.139    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X80Y271        FDRE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X80Y271        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.869ns  (logic 0.081ns (9.321%)  route 0.788ns (90.679%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.142ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y116        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.788     0.869    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X86Y57         FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X86Y57         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.866ns  (logic 0.079ns (9.122%)  route 0.787ns (90.878%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.142ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X85Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.787     0.866    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y255        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X86Y255        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.808ns  (logic 0.078ns (9.653%)  route 0.730ns (90.347%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.142ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y268                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X83Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.730     0.808    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X83Y264        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X83Y264        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.790ns  (logic 0.079ns (10.000%)  route 0.711ns (90.000%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.142ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X85Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.711     0.790    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y118        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X86Y118        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.782ns  (logic 0.079ns (10.102%)  route 0.703ns (89.898%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.142ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y232                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X74Y232        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.703     0.782    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X76Y235        FDRE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X76Y235        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.740ns  (logic 0.079ns (10.676%)  route 0.661ns (89.324%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.142ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y268                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X84Y268        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.661     0.740    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X84Y268        FDRE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X84Y268        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.625ns  (logic 0.079ns (12.640%)  route 0.546ns (87.360%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.142ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X84Y121        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.546     0.625    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X85Y121        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X85Y121        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (MaxDelay Path 4.545ns)
  Data Path Delay:        0.609ns  (logic 0.079ns (12.972%)  route 0.530ns (87.028%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.142ns
  Timing Exception:       MaxDelay Path 4.545ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120                                     0.000     0.000 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y120        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.530     0.609    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X86Y119        FDRE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.545     4.545    
    SLICE_X86Y119        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.570    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  3.961    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_Q_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.081ns (3.998%)  route 1.945ns (96.002%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 5.756 - 2.273 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.962ns (routing 1.127ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.138ns (routing 0.888ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.257 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     0.512    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.540 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.962     2.502    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.583 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           1.945     4.528    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/s01_axis_tvalid
    SLICE_X100Y77        FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_Q_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.138     5.756    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/aclk
    SLICE_X100Y77        FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_Q_r_reg/C
                         clock pessimism             -0.706     5.050    
                         clock uncertainty           -0.182     4.868    
    SLICE_X100Y77        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     4.893    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_Q_r_reg
  -------------------------------------------------------------------
                         required time                          4.893    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_I_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.081ns (4.002%)  route 1.943ns (95.998%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 5.756 - 2.273 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.962ns (routing 1.127ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.138ns (routing 0.888ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.257 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     0.512    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.540 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.962     2.502    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.583 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           1.943     4.526    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/s00_axis_tvalid
    SLICE_X100Y77        FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_I_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.138     5.756    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/aclk
    SLICE_X100Y77        FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_I_r_reg/C
                         clock pessimism             -0.706     5.050    
                         clock uncertainty           -0.182     4.868    
    SLICE_X100Y77        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     4.893    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_I_r_reg
  -------------------------------------------------------------------
                         required time                          4.893    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_Q_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.081ns (4.085%)  route 1.902ns (95.915%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 5.764 - 2.273 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.962ns (routing 1.127ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.888ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.257 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     0.512    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.540 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.962     2.502    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.583 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           1.902     4.485    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/s01_axis_tvalid
    SLICE_X97Y118        FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_Q_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.146     5.764    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/aclk
    SLICE_X97Y118        FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_Q_r_reg/C
                         clock pessimism             -0.706     5.058    
                         clock uncertainty           -0.182     4.876    
    SLICE_X97Y118        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.901    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_Q_r_reg
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_I_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.081ns (4.158%)  route 1.867ns (95.842%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 5.730 - 2.273 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.962ns (routing 1.127ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.888ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.257 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     0.512    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.540 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.962     2.502    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.583 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           1.867     4.450    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/s00_axis_tvalid
    SLICE_X97Y154        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_I_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.112     5.730    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/aclk
    SLICE_X97Y154        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_I_r_reg/C
                         clock pessimism             -0.706     5.024    
                         clock uncertainty           -0.182     4.842    
    SLICE_X97Y154        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.867    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_I_r_reg
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_I_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.081ns (4.223%)  route 1.837ns (95.777%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 5.772 - 2.273 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.962ns (routing 1.127ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.888ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.257 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     0.512    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.540 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.962     2.502    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.583 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           1.837     4.420    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/s00_axis_tvalid
    SLICE_X104Y84        FDRE                                         r  design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_I_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.154     5.772    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/aclk
    SLICE_X104Y84        FDRE                                         r  design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_I_r_reg/C
                         clock pessimism             -0.706     5.066    
                         clock uncertainty           -0.182     4.884    
    SLICE_X104Y84        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.909    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_I_r_reg
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_Q_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.081ns (4.277%)  route 1.813ns (95.723%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 5.773 - 2.273 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.962ns (routing 1.127ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.888ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.257 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     0.512    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.540 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.962     2.502    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.583 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           1.813     4.396    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/s01_axis_tvalid
    SLICE_X104Y84        FDRE                                         r  design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_Q_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.155     5.773    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/aclk
    SLICE_X104Y84        FDRE                                         r  design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_Q_r_reg/C
                         clock pessimism             -0.706     5.067    
                         clock uncertainty           -0.182     4.885    
    SLICE_X104Y84        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     4.910    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_Q_r_reg
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_I_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.081ns (4.426%)  route 1.749ns (95.574%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 5.755 - 2.273 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.962ns (routing 1.127ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.888ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.257 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     0.512    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.540 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.962     2.502    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.583 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           1.749     4.332    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/s00_axis_tvalid
    SLICE_X98Y124        FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_I_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.137     5.755    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/aclk
    SLICE_X98Y124        FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_I_r_reg/C
                         clock pessimism             -0.706     5.049    
                         clock uncertainty           -0.182     4.867    
    SLICE_X98Y124        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     4.892    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_I_r_reg
  -------------------------------------------------------------------
                         required time                          4.892    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_Q_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.081ns (4.663%)  route 1.656ns (95.337%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.679 - 2.273 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.962ns (routing 1.127ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.888ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.257 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     0.512    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.540 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.962     2.502    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.583 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           1.656     4.239    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/s01_axis_tvalid
    SLICE_X95Y153        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_Q_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.061     5.679    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/aclk
    SLICE_X95Y153        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_Q_r_reg/C
                         clock pessimism             -0.706     4.973    
                         clock uncertainty           -0.182     4.791    
    SLICE_X95Y153        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.816    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_Q_r_reg
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                  0.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_I_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.040ns (4.306%)  route 0.889ns (95.694%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.081ns (routing 0.615ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.597ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.426 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.577    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.594 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.081     1.675    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.715 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           0.889     2.604    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/s00_axis_tvalid
    SLICE_X98Y124        FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_I_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.481     1.735    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/aclk
    SLICE_X98Y124        FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_I_r_reg/C
                         clock pessimism              0.499     2.234    
                         clock uncertainty            0.182     2.416    
    SLICE_X98Y124        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.463    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_I_r_reg
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_Q_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.040ns (4.525%)  route 0.844ns (95.475%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.081ns (routing 0.615ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.597ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.426 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.577    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.594 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.081     1.675    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.715 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           0.844     2.559    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/s01_axis_tvalid
    SLICE_X95Y153        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_Q_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.430     1.684    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/aclk
    SLICE_X95Y153        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_Q_r_reg/C
                         clock pessimism              0.499     2.183    
                         clock uncertainty            0.182     2.365    
    SLICE_X95Y153        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.412    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_Q_r_reg
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_Q_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.040ns (4.180%)  route 0.917ns (95.820%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.081ns (routing 0.615ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.597ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.426 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.577    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.594 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.081     1.675    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.715 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           0.917     2.632    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/s01_axis_tvalid
    SLICE_X104Y84        FDRE                                         r  design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_Q_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.503     1.757    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/aclk
    SLICE_X104Y84        FDRE                                         r  design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_Q_r_reg/C
                         clock pessimism              0.499     2.256    
                         clock uncertainty            0.182     2.438    
    SLICE_X104Y84        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.484    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_Q_r_reg
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_I_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.040ns (4.141%)  route 0.926ns (95.859%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.081ns (routing 0.615ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.597ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.426 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.577    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.594 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.081     1.675    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.715 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           0.926     2.641    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/s00_axis_tvalid
    SLICE_X104Y84        FDRE                                         r  design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_I_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.502     1.756    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/aclk
    SLICE_X104Y84        FDRE                                         r  design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_I_r_reg/C
                         clock pessimism              0.499     2.255    
                         clock uncertainty            0.182     2.437    
    SLICE_X104Y84        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.484    design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_I_r_reg
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_Q_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.040ns (3.984%)  route 0.964ns (96.016%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.081ns (routing 0.615ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.597ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.426 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.577    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.594 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.081     1.675    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.715 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           0.964     2.679    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/s01_axis_tvalid
    SLICE_X97Y118        FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_Q_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.494     1.748    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/aclk
    SLICE_X97Y118        FDRE                                         r  design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_Q_r_reg/C
                         clock pessimism              0.499     2.247    
                         clock uncertainty            0.182     2.429    
    SLICE_X97Y118        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.475    design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_Q_r_reg
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_I_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.040ns (4.103%)  route 0.935ns (95.897%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.081ns (routing 0.615ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.597ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.426 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.577    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.594 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.081     1.675    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.715 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           0.935     2.650    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/s00_axis_tvalid
    SLICE_X97Y154        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_I_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.462     1.716    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/aclk
    SLICE_X97Y154        FDRE                                         r  design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_I_r_reg/C
                         clock pessimism              0.499     2.215    
                         clock uncertainty            0.182     2.397    
    SLICE_X97Y154        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.443    design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_I_r_reg
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_I_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.040ns (3.895%)  route 0.987ns (96.105%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.081ns (routing 0.615ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.597ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.426 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.577    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.594 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.081     1.675    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.715 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           0.987     2.702    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/s00_axis_tvalid
    SLICE_X100Y77        FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_I_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.484     1.738    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/aclk
    SLICE_X100Y77        FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_I_r_reg/C
                         clock pessimism              0.499     2.237    
                         clock uncertainty            0.182     2.419    
    SLICE_X100Y77        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.466    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_I_r_reg
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_Q_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.040ns (3.895%)  route 0.987ns (96.105%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    0.142ns
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.081ns (routing 0.615ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.597ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.426 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.577    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.594 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O
    X5Y2 (CLOCK_ROOT)    net (fo=2, routed)           1.081     1.675    design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/dest_clk
    SLICE_X98Y154        FDRE                                         r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.715 r  design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=8, routed)           0.987     2.702    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/s01_axis_tvalid
    SLICE_X100Y77        FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_Q_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.484     1.738    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/aclk
    SLICE_X100Y77        FDRE                                         r  design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_Q_r_reg/C
                         clock pessimism              0.499     2.237    
                         clock uncertainty            0.182     2.419    
    SLICE_X100Y77        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.466    design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/IN_valid_Q_r_reg
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.079ns (2.804%)  route 2.738ns (97.196%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 8.783 - 4.545 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.373ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.247ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.890     3.703    design_1_i/reset_block/rst_ps8_0_96M1/U0/slowest_sync_clk
    SLICE_X66Y298        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.782 r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=472, routed)         2.738     6.520    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_fbrc_b
    SLICE_X105Y198       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.752     8.783    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X105Y198       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[12]/C
                         clock pessimism             -0.546     8.237    
                         clock uncertainty           -0.068     8.168    
    SLICE_X105Y198       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.102    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[12]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.079ns (2.804%)  route 2.738ns (97.196%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 8.783 - 4.545 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.373ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.247ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.890     3.703    design_1_i/reset_block/rst_ps8_0_96M1/U0/slowest_sync_clk
    SLICE_X66Y298        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.782 r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=472, routed)         2.738     6.520    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_fbrc_b
    SLICE_X105Y198       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.752     8.783    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X105Y198       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[13]/C
                         clock pessimism             -0.546     8.237    
                         clock uncertainty           -0.068     8.168    
    SLICE_X105Y198       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     8.102    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[13]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.079ns (2.804%)  route 2.738ns (97.196%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 8.783 - 4.545 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.373ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.247ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.890     3.703    design_1_i/reset_block/rst_ps8_0_96M1/U0/slowest_sync_clk
    SLICE_X66Y298        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.782 r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=472, routed)         2.738     6.520    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_fbrc_b
    SLICE_X105Y198       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.752     8.783    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X105Y198       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[14]/C
                         clock pessimism             -0.546     8.237    
                         clock uncertainty           -0.068     8.168    
    SLICE_X105Y198       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.102    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[14]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.079ns (2.804%)  route 2.738ns (97.196%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 8.783 - 4.545 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.373ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.247ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.890     3.703    design_1_i/reset_block/rst_ps8_0_96M1/U0/slowest_sync_clk
    SLICE_X66Y298        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.782 r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=472, routed)         2.738     6.520    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_fbrc_b
    SLICE_X105Y198       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.752     8.783    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X105Y198       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[7]/C
                         clock pessimism             -0.546     8.237    
                         clock uncertainty           -0.068     8.168    
    SLICE_X105Y198       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.102    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.079ns (2.804%)  route 2.738ns (97.196%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 8.783 - 4.545 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.373ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.247ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.890     3.703    design_1_i/reset_block/rst_ps8_0_96M1/U0/slowest_sync_clk
    SLICE_X66Y298        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.782 r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=472, routed)         2.738     6.520    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_fbrc_b
    SLICE_X105Y198       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.752     8.783    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X105Y198       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[8]/C
                         clock pessimism             -0.546     8.237    
                         clock uncertainty           -0.068     8.168    
    SLICE_X105Y198       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     8.102    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[8]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.079ns (2.804%)  route 2.738ns (97.196%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 8.783 - 4.545 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.373ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.247ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.890     3.703    design_1_i/reset_block/rst_ps8_0_96M1/U0/slowest_sync_clk
    SLICE_X66Y298        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.782 r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=472, routed)         2.738     6.520    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_fbrc_b
    SLICE_X105Y198       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.752     8.783    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X105Y198       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[9]/C
                         clock pessimism             -0.546     8.237    
                         clock uncertainty           -0.068     8.168    
    SLICE_X105Y198       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.102    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.079ns (2.805%)  route 2.737ns (97.195%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 8.785 - 4.545 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.373ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.754ns (routing 1.247ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.890     3.703    design_1_i/reset_block/rst_ps8_0_96M1/U0/slowest_sync_clk
    SLICE_X66Y298        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.782 r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=472, routed)         2.737     6.519    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_fbrc_b
    SLICE_X105Y198       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.754     8.785    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X105Y198       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[4]/C
                         clock pessimism             -0.546     8.239    
                         clock uncertainty           -0.068     8.170    
    SLICE_X105Y198       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.104    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.079ns (3.367%)  route 2.267ns (96.633%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 8.786 - 4.545 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.373ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.247ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.890     3.703    design_1_i/reset_block/rst_ps8_0_96M1/U0/slowest_sync_clk
    SLICE_X66Y298        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.782 r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=472, routed)         2.267     6.049    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_fbrc_b
    SLICE_X99Y200        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.755     8.786    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X99Y200        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[5]/C
                         clock pessimism             -0.546     8.240    
                         clock uncertainty           -0.068     8.171    
    SLICE_X99Y200        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.105    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.079ns (3.367%)  route 2.267ns (96.633%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 8.786 - 4.545 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.373ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.247ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.890     3.703    design_1_i/reset_block/rst_ps8_0_96M1/U0/slowest_sync_clk
    SLICE_X66Y298        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.782 r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=472, routed)         2.267     6.049    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_fbrc_b
    SLICE_X99Y200        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.755     8.786    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X99Y200        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[6]/C
                         clock pessimism             -0.546     8.240    
                         clock uncertainty           -0.068     8.171    
    SLICE_X99Y200        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.105    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.079ns (3.411%)  route 2.237ns (96.589%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 8.789 - 4.545 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.890ns (routing 1.373ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.758ns (routing 1.247ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.890     3.703    design_1_i/reset_block/rst_ps8_0_96M1/U0/slowest_sync_clk
    SLICE_X66Y298        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.782 r  design_1_i/reset_block/rst_ps8_0_96M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=472, routed)         2.237     6.019    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_fbrc_b
    SLICE_X101Y197       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    AL16                 IBUFCTRL                     0.000     4.545 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     4.878    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     5.793 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.007    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.031 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.758     8.789    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X101Y197       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[10]/C
                         clock pessimism             -0.546     8.243    
                         clock uncertainty           -0.068     8.174    
    SLICE_X101Y197       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     8.108    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  2.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.059ns (22.957%)  route 0.198ns (77.043%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.670ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    -0.519ns
  Clock Net Delay (Source):      2.514ns (routing 1.247ns, distribution 1.267ns)
  Clock Net Delay (Destination): 2.857ns (routing 1.373ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.514     3.999    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y356        FDPE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y356        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.058 f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.198     4.256    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X47Y360        FDPE                                         f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.857     3.670    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X47Y360        FDPE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.519     4.189    
    SLICE_X47Y360        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.032     4.157    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.157    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.059ns (22.957%)  route 0.198ns (77.043%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.670ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    -0.519ns
  Clock Net Delay (Source):      2.514ns (routing 1.247ns, distribution 1.267ns)
  Clock Net Delay (Destination): 2.857ns (routing 1.373ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.514     3.999    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y356        FDPE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y356        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.058 f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.198     4.256    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X47Y360        FDPE                                         f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.857     3.670    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X47Y360        FDPE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.519     4.189    
    SLICE_X47Y360        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.032     4.157    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -4.157    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Net Delay (Source):      2.760ns (routing 1.247ns, distribution 1.513ns)
  Clock Net Delay (Destination): 3.180ns (routing 1.373ns, distribution 1.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.760     4.245    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X95Y374        FDPE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y374        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.305 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190     4.495    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y371        FDCE                                         f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      3.180     3.993    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y371        FDCE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.433     4.426    
    SLICE_X98Y371        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     4.394    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.394    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.060ns (24.000%)  route 0.190ns (76.000%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Net Delay (Source):      2.760ns (routing 1.247ns, distribution 1.513ns)
  Clock Net Delay (Destination): 3.180ns (routing 1.373ns, distribution 1.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     0.333    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.914     1.247 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.461    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.485 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      2.760     4.245    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X95Y374        FDPE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y374        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.305 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.190     4.495    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y371        FDCE                                         f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.157     0.541 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.785    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.813 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      3.180     3.993    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y371        FDCE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.433     4.426    
    SLICE_X98Y371        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.032     4.394    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.394    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.543ns (routing 0.748ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.836ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.514     0.710 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.855    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.872 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.543     2.415    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y187        FDPE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y187        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.455 f  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     2.554    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y187        FDPE                                         f  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.011     0.211 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.376    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.395 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.736     2.131    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y187        FDPE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.340     2.471    
    SLICE_X62Y187        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.451    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      1.575ns (routing 0.748ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.836ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.514     0.710 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.855    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.872 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.575     2.447    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y165        FDPE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y165        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.487 f  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.070     2.557    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X71Y165        FDCE                                         f  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.011     0.211 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.376    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.395 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.769     2.164    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y165        FDCE                                         r  design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.299     2.463    
    SLICE_X71Y165        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.443    design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.038ns (19.792%)  route 0.154ns (80.208%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      1.683ns (routing 0.748ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.836ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.514     0.710 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.855    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.872 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.683     2.555    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y353        FDPE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y353        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.593 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.154     2.747    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X99Y355        FDPE                                         f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.011     0.211 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.376    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.395 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.932     2.327    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X99Y355        FDPE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.325     2.652    
    SLICE_X99Y355        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.632    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.038ns (19.792%)  route 0.154ns (80.208%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      1.683ns (routing 0.748ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.836ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.514     0.710 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.855    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.872 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.683     2.555    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y353        FDPE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y353        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.593 f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.154     2.747    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X99Y355        FDPE                                         f  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.011     0.211 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.376    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.395 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.932     2.327    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X99Y355        FDPE                                         r  design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.325     2.652    
    SLICE_X99Y355        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     2.632    design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      1.571ns (routing 0.748ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.836ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.514     0.710 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.855    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.872 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.571     2.443    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y261        FDPE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y261        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.482 f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.095     2.577    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X65Y262        FDPE                                         f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.011     0.211 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.376    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.395 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.761     2.156    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y262        FDPE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.308     2.464    
    SLICE_X65Y262        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.444    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.284ns
    Destination Clock:    0.284ns
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      1.571ns (routing 0.748ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.836ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.514     0.710 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.855    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.872 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.571     2.443    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y261        FDPE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y261        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.482 f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.095     2.577    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X65Y262        FDPE                                         f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.011     0.211 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.376    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.395 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=340703, routed)      1.761     2.156    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y262        FDPE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.308     2.464    
    SLICE_X65Y262        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.444    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.077ns (4.247%)  route 1.736ns (95.753%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 5.822 - 2.273 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.977ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.888ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.412     3.086    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.163 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         1.736     4.899    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X113Y32        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.204     5.822    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X113Y32        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[11]/C
                         clock pessimism             -0.578     5.244    
                         clock uncertainty           -0.062     5.182    
    SLICE_X113Y32        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.116    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          5.116    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.077ns (4.247%)  route 1.736ns (95.753%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 5.822 - 2.273 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.977ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.888ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.412     3.086    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.163 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         1.736     4.899    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X113Y32        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.204     5.822    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X113Y32        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[12]/C
                         clock pessimism             -0.578     5.244    
                         clock uncertainty           -0.062     5.182    
    SLICE_X113Y32        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     5.116    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[12]
  -------------------------------------------------------------------
                         required time                          5.116    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.077ns (4.247%)  route 1.736ns (95.753%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 5.822 - 2.273 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.977ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.888ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.412     3.086    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.163 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         1.736     4.899    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X113Y32        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.204     5.822    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X113Y32        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[14]/C
                         clock pessimism             -0.578     5.244    
                         clock uncertainty           -0.062     5.182    
    SLICE_X113Y32        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     5.116    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[14]
  -------------------------------------------------------------------
                         required time                          5.116    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.077ns (4.247%)  route 1.736ns (95.753%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 5.822 - 2.273 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.977ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.888ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.412     3.086    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.163 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         1.736     4.899    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X113Y32        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.204     5.822    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X113Y32        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[15]/C
                         clock pessimism             -0.578     5.244    
                         clock uncertainty           -0.062     5.182    
    SLICE_X113Y32        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     5.116    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[15]
  -------------------------------------------------------------------
                         required time                          5.116    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.077ns (4.290%)  route 1.718ns (95.710%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 5.806 - 2.273 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.977ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.888ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.412     3.086    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.163 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         1.718     4.881    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X112Y32        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.188     5.806    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X112Y32        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[10]/C
                         clock pessimism             -0.578     5.228    
                         clock uncertainty           -0.062     5.166    
    SLICE_X112Y32        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     5.100    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.077ns (4.290%)  route 1.718ns (95.710%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 5.806 - 2.273 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.977ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.888ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.412     3.086    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.163 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         1.718     4.881    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X112Y32        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.188     5.806    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X112Y32        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[1]/C
                         clock pessimism             -0.578     5.228    
                         clock uncertainty           -0.062     5.166    
    SLICE_X112Y32        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.100    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.077ns (4.290%)  route 1.718ns (95.710%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 5.806 - 2.273 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.977ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.888ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.412     3.086    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.163 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         1.718     4.881    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X112Y32        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.188     5.806    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X112Y32        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[6]/C
                         clock pessimism             -0.578     5.228    
                         clock uncertainty           -0.062     5.166    
    SLICE_X112Y32        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     5.100    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.077ns (4.290%)  route 1.718ns (95.710%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 5.806 - 2.273 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.977ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.888ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.412     3.086    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.163 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         1.718     4.881    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X112Y32        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.188     5.806    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X112Y32        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[9]/C
                         clock pessimism             -0.578     5.228    
                         clock uncertainty           -0.062     5.166    
    SLICE_X112Y32        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.100    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.077ns (4.254%)  route 1.733ns (95.746%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 5.821 - 2.273 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.977ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.203ns (routing 0.888ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.412     3.086    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.163 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         1.733     4.896    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X113Y32        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.203     5.821    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X113Y32        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[13]/C
                         clock pessimism             -0.578     5.243    
                         clock uncertainty           -0.062     5.181    
    SLICE_X113Y32        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.115    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[13]
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.273ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.273ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.077ns (4.283%)  route 1.721ns (95.717%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 5.818 - 2.273 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.977ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.888ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.384     0.384    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.015     0.399 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     0.646    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.674 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.412     3.086    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.163 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         1.721     4.884    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X114Y32        FDPE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.273     2.273 r  
    AL16                 IBUFCTRL                     0.000     2.273 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.333     2.606    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.772     3.378 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     3.594    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.618 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       2.200     5.818    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X114Y32        FDPE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[0]/C
                         clock pessimism             -0.578     5.240    
                         clock uncertainty           -0.062     5.178    
    SLICE_X114Y32        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066     5.112    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                  0.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.038ns (10.704%)  route 0.317ns (89.296%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      1.319ns (routing 0.536ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.597ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.319     2.050    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.088 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         0.317     2.405    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_fbrc_b
    SLICE_X100Y119       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.495     1.749    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X100Y119       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[4]/C
                         clock pessimism              0.413     2.162    
    SLICE_X100Y119       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.142    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.038ns (10.704%)  route 0.317ns (89.296%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      1.319ns (routing 0.536ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.597ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.319     2.050    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.088 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         0.317     2.405    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_fbrc_b
    SLICE_X100Y119       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.495     1.749    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X100Y119       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[5]/C
                         clock pessimism              0.413     2.162    
    SLICE_X100Y119       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.142    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.038ns (10.704%)  route 0.317ns (89.296%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      1.319ns (routing 0.536ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.597ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.319     2.050    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.088 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         0.317     2.405    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_fbrc_b
    SLICE_X100Y119       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.495     1.749    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X100Y119       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[6]/C
                         clock pessimism              0.413     2.162    
    SLICE_X100Y119       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.142    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.038ns (10.704%)  route 0.317ns (89.296%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      1.319ns (routing 0.536ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.597ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.319     2.050    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.088 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         0.317     2.405    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_fbrc_b
    SLICE_X100Y119       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.495     1.749    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X100Y119       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[9]/C
                         clock pessimism              0.413     2.162    
    SLICE_X100Y119       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.142    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.038ns (13.971%)  route 0.234ns (86.029%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Net Delay (Source):      1.319ns (routing 0.536ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.597ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.319     2.050    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.088 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         0.234     2.322    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_fbrc_b
    SLICE_X98Y120        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.473     1.727    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X98Y120        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[10]/C
                         clock pessimism              0.337     2.064    
    SLICE_X98Y120        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.044    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.038ns (13.971%)  route 0.234ns (86.029%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Net Delay (Source):      1.319ns (routing 0.536ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.597ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.319     2.050    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.088 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         0.234     2.322    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_fbrc_b
    SLICE_X98Y120        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.473     1.727    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X98Y120        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[11]/C
                         clock pessimism              0.337     2.064    
    SLICE_X98Y120        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.044    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.038ns (11.480%)  route 0.293ns (88.520%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      1.319ns (routing 0.536ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.597ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.319     2.050    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.088 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         0.293     2.381    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_fbrc_b
    SLICE_X102Y120       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.480     1.734    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X102Y120       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[0]/C
                         clock pessimism              0.365     2.099    
    SLICE_X102Y120       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.079    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.038ns (11.480%)  route 0.293ns (88.520%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      1.319ns (routing 0.536ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.597ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.319     2.050    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.088 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         0.293     2.381    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_fbrc_b
    SLICE_X102Y120       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.480     1.734    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X102Y120       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[1]/C
                         clock pessimism              0.365     2.099    
    SLICE_X102Y120       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.079    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.038ns (11.480%)  route 0.293ns (88.520%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      1.319ns (routing 0.536ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.597ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.319     2.050    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.088 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         0.293     2.381    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_fbrc_b
    SLICE_X102Y120       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.480     1.734    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X102Y120       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[7]/C
                         clock pessimism              0.365     2.099    
    SLICE_X102Y120       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.079    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.038ns (11.480%)  route 0.293ns (88.520%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         0.142ns
    Destination Clock:    0.142ns
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      1.319ns (routing 0.536ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.597ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.196     0.196    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.372     0.568 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.714    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.731 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.319     2.050    design_1_i/reset_block/rst_ps8_0_96M2/U0/slowest_sync_clk
    SLICE_X97Y133        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.088 r  design_1_i/reset_block/rst_ps8_0_96M2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=239, routed)         0.293     2.381    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_fbrc_b
    SLICE_X102Y120       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL16                 IBUFCTRL                     0.000     0.000 r  design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.222     0.222    design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.153     0.069 r  design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.235    design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.254 r  design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=45333, routed)       1.480     1.734    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X102Y120       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[8]/C
                         clock pessimism              0.365     2.099    
    SLICE_X102Y120       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.079    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.107ns (4.190%)  route 2.447ns (95.811%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.860ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.779ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.230     2.456    design_1_i/reset_block/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X64Y183        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.535 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.327     3.862    design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.890 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5011, routed)        1.120     5.010    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X97Y199        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.163    12.345    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X97Y199        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]/C
                         clock pessimism              0.204    12.548    
                         clock uncertainty           -0.130    12.419    
    SLICE_X97Y199        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.353    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.107ns (4.190%)  route 2.447ns (95.811%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.860ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.779ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.230     2.456    design_1_i/reset_block/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X64Y183        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.535 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.327     3.862    design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.890 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5011, routed)        1.120     5.010    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X97Y199        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.163    12.345    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X97Y199        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]/C
                         clock pessimism              0.204    12.548    
                         clock uncertainty           -0.130    12.419    
    SLICE_X97Y199        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.353    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.107ns (4.190%)  route 2.447ns (95.811%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.860ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.779ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.230     2.456    design_1_i/reset_block/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X64Y183        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.535 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.327     3.862    design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.890 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5011, routed)        1.120     5.010    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X97Y199        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.163    12.345    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X97Y199        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/C
                         clock pessimism              0.204    12.548    
                         clock uncertainty           -0.130    12.419    
    SLICE_X97Y199        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.353    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.107ns (4.190%)  route 2.447ns (95.811%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.860ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.779ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.230     2.456    design_1_i/reset_block/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X64Y183        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.535 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.327     3.862    design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.890 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5011, routed)        1.120     5.010    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X97Y199        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.163    12.345    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X97Y199        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/C
                         clock pessimism              0.204    12.548    
                         clock uncertainty           -0.130    12.419    
    SLICE_X97Y199        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    12.353    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.107ns (4.188%)  route 2.448ns (95.812%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 12.350 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.860ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.779ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.230     2.456    design_1_i/reset_block/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X64Y183        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.535 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.327     3.862    design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.890 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5011, routed)        1.121     5.011    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X98Y194        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.168    12.350    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X98Y194        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]/C
                         clock pessimism              0.204    12.553    
                         clock uncertainty           -0.130    12.424    
    SLICE_X98Y194        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.358    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.107ns (4.188%)  route 2.448ns (95.812%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 12.350 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.860ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.779ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.230     2.456    design_1_i/reset_block/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X64Y183        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.535 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.327     3.862    design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.890 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5011, routed)        1.121     5.011    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X98Y194        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.168    12.350    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X98Y194        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]/C
                         clock pessimism              0.204    12.553    
                         clock uncertainty           -0.130    12.424    
    SLICE_X98Y194        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    12.358    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.107ns (4.188%)  route 2.448ns (95.812%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 12.350 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.860ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.779ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.230     2.456    design_1_i/reset_block/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X64Y183        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.535 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.327     3.862    design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.890 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5011, routed)        1.121     5.011    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X98Y194        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.168    12.350    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X98Y194        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/C
                         clock pessimism              0.204    12.553    
                         clock uncertainty           -0.130    12.424    
    SLICE_X98Y194        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.358    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_sync_ff_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.107ns (4.188%)  route 2.448ns (95.812%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 12.350 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.860ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.779ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.230     2.456    design_1_i/reset_block/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X64Y183        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.535 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.327     3.862    design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.890 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5011, routed)        1.121     5.011    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X98Y194        FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_sync_ff_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.168    12.350    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/clk
    SLICE_X98Y194        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_sync_ff_reg/C
                         clock pessimism              0.204    12.553    
                         clock uncertainty           -0.130    12.424    
    SLICE_X98Y194        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    12.358    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_sync_ff_reg
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.107ns (4.183%)  route 2.451ns (95.817%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 12.355 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.860ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.173ns (routing 0.779ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.230     2.456    design_1_i/reset_block/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X64Y183        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.535 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.327     3.862    design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.890 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5011, routed)        1.124     5.014    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X100Y192       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.173    12.355    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X100Y192       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]/C
                         clock pessimism              0.204    12.558    
                         clock uncertainty           -0.130    12.429    
    SLICE_X100Y192       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.363    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.107ns (4.183%)  route 2.451ns (95.817%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 12.355 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.860ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.173ns (routing 0.779ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.230     2.456    design_1_i/reset_block/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X64Y183        FDRE                                         r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.535 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.327     3.862    design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.890 r  design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5011, routed)        1.124     5.014    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X100Y192       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.173    12.355    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X100Y192       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]/C
                         clock pessimism              0.204    12.558    
                         clock uncertainty           -0.130    12.429    
    SLICE_X100Y192       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    12.363    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  7.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.270ns (routing 0.464ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.521ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       1.270     1.390    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y260        FDPE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y260        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.431 f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=88, routed)          0.095     1.526    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X57Y260        FDCE                                         f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       1.430     1.577    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y260        FDCE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C
                         clock pessimism             -0.135     1.442    
    SLICE_X57Y260        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.422    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.270ns (routing 0.464ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.521ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       1.270     1.390    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y260        FDPE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y260        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.431 f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=88, routed)          0.095     1.526    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X57Y260        FDCE                                         f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       1.430     1.577    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y260        FDCE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
                         clock pessimism             -0.135     1.442    
    SLICE_X57Y260        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.422    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.270ns (routing 0.464ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.521ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       1.270     1.390    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y260        FDPE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y260        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.431 f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=88, routed)          0.095     1.526    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X57Y260        FDCE                                         f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       1.430     1.577    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y260        FDCE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism             -0.135     1.442    
    SLICE_X57Y260        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.422    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.270ns (routing 0.464ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.521ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       1.270     1.390    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y260        FDPE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y260        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.431 f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=88, routed)          0.095     1.526    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X57Y260        FDCE                                         f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       1.430     1.577    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y260        FDCE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism             -0.135     1.442    
    SLICE_X57Y260        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.422    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.041ns (30.147%)  route 0.095ns (69.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.270ns (routing 0.464ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.521ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       1.270     1.390    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y260        FDPE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y260        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.431 f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=88, routed)          0.095     1.526    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X57Y260        FDCE                                         f  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       1.430     1.577    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y260        FDCE                                         r  design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism             -0.135     1.442    
    SLICE_X57Y260        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.422    design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.061ns (22.846%)  route 0.206ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      2.134ns (routing 0.779ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.427ns (routing 0.860ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.134     2.316    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y356        FDPE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y356        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.377 f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=88, routed)          0.206     2.583    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X44Y361        FDCE                                         f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.427     2.653    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y361        FDCE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism             -0.152     2.501    
    SLICE_X44Y361        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     2.469    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.061ns (22.846%)  route 0.206ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      2.134ns (routing 0.779ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.427ns (routing 0.860ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.134     2.316    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y356        FDPE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y356        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.377 f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=88, routed)          0.206     2.583    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X44Y361        FDCE                                         f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.427     2.653    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y361        FDCE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                         clock pessimism             -0.152     2.501    
    SLICE_X44Y361        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.032     2.469    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.061ns (22.846%)  route 0.206ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      2.134ns (routing 0.779ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.427ns (routing 0.860ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.134     2.316    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y356        FDPE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y356        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.377 f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=88, routed)          0.206     2.583    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X44Y361        FDCE                                         f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.427     2.653    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y361        FDCE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
                         clock pessimism             -0.152     2.501    
    SLICE_X44Y361        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.032     2.469    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.061ns (22.846%)  route 0.206ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      2.134ns (routing 0.779ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.427ns (routing 0.860ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.134     2.316    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y356        FDPE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y356        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.377 f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=88, routed)          0.206     2.583    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X44Y361        FDCE                                         f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.427     2.653    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X44Y361        FDCE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.152     2.501    
    SLICE_X44Y361        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.032     2.469    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.061ns (22.846%)  route 0.206ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      2.134ns (routing 0.779ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.427ns (routing 0.860ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.134     2.316    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y356        FDPE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y356        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.377 f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=88, routed)          0.206     2.583    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X44Y361        FDCE                                         f  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=17132, routed)       2.427     2.653    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X44Y361        FDCE                                         r  design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.152     2.501    
    SLICE_X44Y361        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.032     2.469    design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.114    





