---
title: ä¸Šæ‰‹ä¸€ä¸ªå…·ä½“è€Œå¾®çš„ARMæ“ä½œç³»ç»Ÿ
date: 2019-12-29 22:21:16
updated: 2019-12-29 22:21:16
categories:
- ç³»ç»Ÿä¸åº•å±‚
tags:
- embedded system course
- embedded system
- arm
- os
- gnu
- context switch
- TechTalk
---

è¿™æ˜¯æˆ‘çš„[åµŒå…¥å¼ç¬”è®°](https://joouis.com/2019/watching-notes-revolution-os/)ç¬¬å››ç¯‡ï¼ŒåŸæ–‡å†™äº2015å¹´ã€‚

å°è±¡ä¸­å›½å†…çš„åµŒå…¥å¼å¼€å‘è¿˜æ˜¯ï¼ˆå¯èƒ½æ˜¯ç›—ç‰ˆçš„ï¼‰IDEåŠ è½½é¡¹ç›®å·¥ç¨‹åä¸€é”®ç¼–è¯‘/çƒ§å½•çš„æ¨¡å¼ï¼Œå¼€å‘äººå‘˜å¯¹åº•å±‚åƒçš„ä¸å¤Ÿé€ï¼Œç¦»å¼€IDEæˆ–è€…æ¢ä¸ªå¼€å‘ç¯å¢ƒçŠ¹å¦‚æ·±åº¦è¿‘è§†æ‚£è€…ç¦»å¼€äº†çœ¼é•œâ€”â€”å¯¸æ­¥éš¾è¡Œã€‚å†è¯´è¿œä¸€ç‚¹ï¼Œä¼¼ä¹ä¸å°‘äººçš„å­¦ä¹ è·¯å¾„éƒ½æ˜¯é€šè¿‡çœ‹ä¸­æ–‡æ•™æå’Œä¸€äº›åŸ¹è®­ç­è§†é¢‘ï¼ˆæˆ‘å½“å¹´ä¹Ÿçœ‹è¿‡éƒ­å¤©ç¥¥å’ŒéŸ¦ä¸œå±±çš„è§†é¢‘ğŸ˜‚ï¼‰ï¼Œç¼ºä¹â€œä¸€æ‰‹â€çŸ¥è¯†çš„æ‘„å–å’Œä½“ç³»åŒ–çš„è®­ç»ƒã€‚

è¿™ä¸ªå®éªŒé™¤äº†å¯ä»¥æ·±å…¥äº†è§£æ“ä½œç³»ç»Ÿçš„åº•å±‚è¡Œä¸ºå¦‚ä¸Šä¸‹æ–‡åˆ‡æ¢å¤–ï¼Œè¿˜æœ‰ä¸€ä¸ªéš¾ç‚¹å°±æ˜¯è¦åœ¨Linuxç¯å¢ƒä¸‹ä½¿ç”¨GNU Toolchainç¼–è¯‘é“¾æ¥ç³»ç»Ÿï¼Œæœ€ç»ˆçƒ§å½•åˆ°ARMç¡¬ä»¶ä¸Šï¼Œéå¸¸éå¸¸çš„â€œç¡¬æ ¸â€ã€‚

<!-- more -->



## å‡†å¤‡å·¥ä½œ

æˆ‘ä»¬ä½¿ç”¨çš„ç¡¬ä»¶æ˜¯æ„æ³•åŠå¯¼ä½“å‡ºçš„STM32F4 Discoveryå¼€å‘æ¿ï¼Œåœ¨å¼€å§‹å®éªŒä¹‹å‰ï¼Œäº†è§£MCUã€ç”µè·¯å¸ƒå±€ä»¥åŠå¦‚ä½•åœ¨STM32 MCUä¸Šå¼€å‘éƒ½æ˜¯å¿…ä¸å¯ç¼ºçš„æ­¥éª¤ï¼Œä¸»è¦å°±æ˜¯é˜…è¯»å¤§é‡èµ„æ–™ã€‚

- [STM32 ç¨‹å¼é–‹ç™¼ï¼šä»¥ GNU Toolchain ç‚ºä¾‹](https://docs.google.com/document/d/1Ygl6cEGPXUffhTJE0K6B8zEtGmIuIdCjlZBkFlijUaE/edit)
- ld: [Using ld, The GNU linker](http://www.math.utah.edu/docs/info/ld_toc.html#SEC1), [GNU LD æ‰‹å†Šç•¥è®€ (3): Chapter 3.7 ~ Chapter 3.11](http://wen00072-blog.logdown.com/posts/246071-study-on-the-linker-script-3)
- STM32: Reference Manual, Datasheet, Schematicsï¼ˆè‡ªè¡ŒæŸ¥é˜…å®˜ç½‘æœ€æ–°ç‰ˆæœ¬ï¼‰
- Course: [Lab42: Mini ARM OS](http://wiki.csie.ncku.edu.tw/embedded/Lab42)



## [Mini ARM OS](https://github.com/jserv/mini-arm-os)

GitHubä»“åº“ç‚¹å‡»æ ‡é¢˜å³å¯è®¿é—®ï¼Œæ²¡æƒ³åˆ°å·²ç»æœ‰530é¢—æ˜Ÿæ˜Ÿäº†ï¼ˆ12/29/2019ï¼‰ï¼ä»¥ä¸‹ç¬”è®°å¯¹åº”å››å¹´å‰çš„ç‰ˆæœ¬ï¼Œå°‘äº†ç¬¬7å’Œç¬¬8è¯¾ï¼Œä»£ç å¯èƒ½ä¹Ÿæœ‰æ‰€æ”¹åŠ¨ï¼Œå‹¿æ€ªã€‚



### 00-HelloWorld

- å…ˆ`make`ç„¶å¾Œ`make qemu`å¾Œå‡ºç¾hello worldï¼Œç„¶å¾Œè¼¸å…¥`arm-none-eabi-objdump -D hello.elf`æŸ¥çœ‹ELFæ–‡ä»¶(Executable and Linkable File)
  ![](https://cdn.joouis.com/lab-mini-arm-os-1.png)
  ![](https://cdn.joouis.com/lab-mini-arm-os-2.png)
- é€™è£å€¼å¾—æ³¨æ„çš„æ˜¯ï¼Œåœ¨M3ä¸Šé›»å–å‡ºMSPå¾Œï¼Œæœƒå–å‡ºPCçš„å€¼ï¼Œåœ–ä¸­å¯è¦‹æ˜¯0x000000adã€‚ä½†å¯¦éš›ä¸Šreset_handleråœ°å€æ˜¯å¾000000acé–‹å§‹çš„ã€‚é€™æ˜¯å› çˆ²ï¼š
  ç•¶ä¸€å€‹ä¾‹å¤–è™•ç†ç¨‹å¼(exception handler)çš„ä½å€åœ¨LSBè¨­å®šç‚º1ï¼Œä»£è¡¨è©²ä¾‹å¤–è™•ç†ç¨‹å¼é‹ä½œæ–¼Thumbæ¨¡å¼(Thumb mode)ï¼Œå°ARM Cortex-M3ä¾†èªªï¼Œé€™æ˜¯å¿…è¦çš„ï¼Œå› ç‚ºè©²è™•ç†å™¨æ ¸å¿ƒåªæ”¯æ´Thumb-2æŒ‡ä»¤é›†ï¼Œè€Œä¸æ”¯æ´ARMæ¨¡å¼(ä¹Ÿç¨±ARM codeæˆ–ARM state)ã€‚
  æ‰€ä»¥http://wiki.csie.ncku.edu.tw/embedded/Lab42 çš„æˆªåœ–è£ï¼Œreset_handleræ˜¯å¾0x000000adæ˜¯å¯¦éš›ç·¨è­¯å™¨åœ¨ä¸åŒæ©Ÿå™¨ä¸‹ç·¨è­¯å‡ºä¾†çš„ä¸åŒï¼Ÿ
- æ­é…hello.ldå’Œstartup.cä¸€èµ·çœ‹çµ‚æ–¼æœ‰ç¨®æç„¶å¤§æ‚Ÿçš„æ„Ÿè¦ºã€‚.text sectionæœ€å‰é¢çš„ä½ç½®å°±æ˜¯isr_vectorï¼Œç„¶å¾Œå†æ˜¯å…¶ä»–.textæ–‡ä»¶ã€‚ç•¶m3å¾Flashé–‹å§‹è®€å…¥æ•¸æ“šæ™‚ï¼Œé¦–å…ˆå°±æ˜¯isr_vectorçš„å…§å®¹ï¼Œè€Œisr_vectorä¸­é¦–å…ˆçµ¦MSPåœ°å€è³¦0ï¼Œç„¶å¾Œæ˜¯reset_handlerï¼Œè€Œreset_handleræŒ‡å‘Mainå‡½æ•¸ï¼Œé€™æ¨£å°±å°å…¥æˆ‘å€‘å¯«çš„ä¸»å‡½æ•¸äº†


### 01-HelloWorld

- æ­¤å¯¦é©—å’Œ00ç›¸æ¯”åœ¨ldä¸Šä½œäº†æ›´å¤šæ–‡ç« ã€‚00-HelloWorldçš„ldæ–‡ä»¶åƒ…é…ç½®äº†Flashå’Œ.text sectionï¼Œè€Œ01ä¸­å‰‡å¤šé…ç½®äº†RAMï¼Œå°‡é‹è¡Œæ™‚ä¸æœƒæ›´æ”¹çš„.textã€.rodataã€æ”¾å…¥.text sectionä¸­ï¼Œ.dataæ”¾å…¥.data sectionä¸­
- ATçš„_sidataè¡¨ç¤ºäº†.dataè¼‰å…¥RAMå¾Œçš„LMAã€‚å› çˆ²data sectionæœƒå¾flashæ¬ç§»åˆ°SRAMä¸­ï¼Œå› æ­¤å®ƒçš„LMAå’ŒVMAæœƒä¸åŒã€‚é€£çµå™¨è…³æœ¬çš„ä¸€å€‹é‡è¦ä½œç”¨ï¼Œå°±æ˜¯ç®¡ç†å€‹åˆ¥sectionçš„LMAå’ŒVMAï¼Œä¸¦åœ¨å¿…è¦çš„æƒ…æ³ä¸‹ï¼ŒæŠŠæœ‰é—œè³‡è¨Šæä¾›çµ¦ç¨‹å¼ç¨‹å¼ç¢¼ä½¿ç”¨ã€‚

```c
/* Copy the data segment initializers from flash to SRAM */
uint32_t *idata_begin = &_sidata;
uint32_t *data_begin = &_sdata;
uint32_t *data_end = &_edata;
while (data_begin < data_end) *data_begin++ = *idata_begin++;
```


### 02-ContextSwitch-1

- åœ¨startup.cä¸­å®šç¾©äº†nmi_handlerå’Œhardfault_handlerï¼Œåœ°å€åœ¨reset_handlerä¹‹å¾Œï¼Œä»€éº¼æ™‚å€™æœƒè§¸ç™¼ä»–å€‘å‘¢ï¼Ÿ
- mspçš„å€¼çˆ²_estack=RAMçš„åˆå§‹ä½ç½®åŠ ä¸ŠRAMçš„å¯¬åº¦ï¼Œå³0x20000000+40kï¼Œé€™æ¨£æ„å‘³é€™stackçš„çˆ²40Kå¤§å°ï¼Œé€™å€‹å¤§å°çš„stackæ„Ÿè¦ºè¶³å¤ å¯¬è£•ï¼
- æ¥ç€çœ‹os.cè£çš„mainå‡½æ•¸
  - cortex-mç³»åˆ—è™•ç†å™¨[core registers](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0552a/CHDBIBGJ.html)
  - é¦–å…ˆå®šç¾©é¡usertaskçš„å †æ£§å¤§å°256*4byte=1kï¼Œç„¶å¾Œå®šç¾©ä¸€å€‹æŒ‡é‡\*usertask_stack_startæŒ‡å‘usertaskå †æ£§åŠ 256-16çš„è·é›¢ï¼Œè€Œusertaskçš„åœ°å€å¾usertask_stack_startæ£§åº•-8æ‰é–‹å§‹ï¼Œé€™ä¸­é–“å¤šå‡ºäº†24byteã€‚æˆ‘æƒ³é€™æ‡‰è©²æ˜¯call stackçš„æ¦‚å¿µï¼Œçˆ²äº†å¾Œé–€èª¿ç”¨usertaskå‡½æ•¸çš„argumentã€return addressã€saved ebp%ç­‰ç•™ä¸‹ç©ºé–“(24byteæ‡‰è©²æ˜¯6å€‹ç©ºæ ¼)
  ```c
  int main(void)
  {
      /* Initialization of process stack.
      * r4, r5, r6, r7, r8, r9, r10, r11, lr
      */
      unsigned int usertask_stack[256];
      unsigned int *usertask_stack_start = usertask_stack + 256 - 16;
      usertask_stack_start[8] = (unsigned int) &usertask;

      usart_init();

      print_str("OS Starting...\n");
      activate(usertask_stack_start);

      // while (1); /* We can't exit, there is nowhere to go */

      return 0;
  }
  ```
- contex_swtich.sä¸­.syntax unifiedï¼šCortex-m3çˆ²äº†å…¼å®¹thumbæŒ‡ä»¤å’Œthumb2æŒ‡ä»¤ï¼Œä½¿é€™å…©ç¨®æŒ‡ä»¤å¯ä»¥ä½¿ç”¨çµ±ä¸€çš„æ ¼å¼ï¼Œå¼•å…¥äº†ä¸€ç¨®å«åšâ€œUALâ€çš„èªæ³•æ©Ÿåˆ¶ã€‚ç°¡å–®èªªä¾†å°±æ˜¯ç¨‹åºå“¡ä¸ç”¨é—œå¿ƒè‡ªå·±ä½¿ç”¨çš„æ˜¯thumbé‚„æ˜¯thumb2æŒ‡ä»¤ï¼Œè€Œæ˜¯çµ±ä¸€ä½¿ç”¨32ä½thumb2æŒ‡ä»¤çš„èªæ³•æ ¼å¼æ›¸å¯«ã€‚å…·é«”çš„æ©Ÿå™¨æŒ‡ä»¤æ˜¯16ä½é‚„æ˜¯32ä½ç”±ç·¨è­¯å™¨ä¾†æ±ºå®šã€‚.syntax unifiedçš„ä½œç”¨å°±æ˜¯åˆ¶å®šä½¿ç”¨é€™ä¸€åŠŸèƒ½ï¼Œå…·é«”å¯ä»¥åƒè€ƒã€Šcortex-m3æ¬Šå¨æŒ‡å—ã€‹ã€‚
  ```assembly
  /* save kernel state */
  mrs ip, psr
  push {r4, r5, r6, r7, r8, r9, r10, r11, ip, lr}
  /* switch to process stack */
  msr psp, r0
  mov r0, #3
  msr control, r0
  /* load user state */
  pop {r4, r5, r6, r7, r8, r9, r10, r11, lr}
  /* jump to user task */
  bx lr
  ```
- æ¥ç€é€™æ®µä»£ç¢¼ï¼š
  - MRSï¼šMove to ARM register from system coprocessor register. MRS *Rn*, *coproc_register*ä¸­Rn is the ARM destination register, and R*n* must not be PC. System coprocessor registeræ‡‰è©²æ˜¯é‚£äº›special registersï¼Œå…¶ä¸­åŒ…å«psr(Program status register)ã€‚MSRåä¹‹ã€‚
  - å°‡mainå‡½æ•¸(kernel)çš„ç‹€æ…‹å­˜å…¥å †æ£§å¾Œï¼Œå°‡r0æ•¸æ“šå­˜å…¥ç¨‹åºç‹€æ…‹å¯„å­˜å™¨(æ­¤æ™‚r0æ‡‰è©²å­˜æ”¾äº†usertask_stack_startåœ°å€)ï¼Œç„¶å¾Œè¨­å®š[controlå¯„å­˜å™¨](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0552a/CHDBIBGJ.html)çˆ²0b11ã€‚æ‰€ä»¥ç¾åœ¨stack pointeræ˜¯PSPï¼Œè€ŒPSPä¸­å­˜æ”¾çš„æ˜¯usertask_stack_startåœ°å€ï¼Œè‡³æ–¼Thread modeæ˜¯Unprivilegedã€‚
    ![](https://cdn.joouis.com/lab-mini-arm-os-3.png)
  - æœ€å¾ŒæŠŠusertask_stackä¸­çš„å¯„å­˜å™¨å€¼æ‹¿å‡ºä¾†ï¼Œå°±å¯ä»¥è·³è½‰åˆ°user stateäº†
  - æ­¤å¤„è¡¥å……ä¸¤ç¯‡ ARM å®˜æ–¹æ–‡æ¡£ï¼š[2.6. Execution Modes](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dai0179b/ar01s02s06.html), [2.1.1. Processor mode and privilege levels for software execution](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0552a/CHDIGFCA.html)


### 03-ContextSwitch-2

- startup.cä¸­å¤šäº†ä¸€äº›è²æ˜ï¼š
  ```c
  void nmi_handler(void) __attribute((weak, alias("default_handler")));
  void hardfault_handler(void) __attribute((weak, alias("default_handler")));
  void memmanage_handler(void) __attribute((weak, alias("default_handler")));
  void busfault_handler(void) __attribute((weak, alias("default_handler")));
  void usagefault_handler(void) __attribute((weak, alias("default_handler")));
  void svc_handler(void) __attribute((weak, alias("default_handler")));
  ```
- alias ("target"): The alias attribute causes the declaration to be emitted as an alias for another symbol, which must be specified.
- æ‰€ä»¥`*_handler`å…¨éƒ¨aliasåˆ°äº†default_handlerä¸Šï¼Œè€Œdefault_handlerç›®å‰çˆ²ä¸€å€‹æ­»å¾ªç’°ï¼š
  ```c
  void default_handler(void)
  {
      while (1);
  }
  ```
- syscallçš„å®šç¾©ï¼Œé—œæ–¼`svc 0`é€™å€‹[å›ç­”](https://reverseengineering.stackexchange.com/questions/4217/arm-shellcode-for-linux-svc-0-vs-svc-1)å¾ˆå¥½
  ```assembly
  syscall:
      svc 0
      nop
      bx lr
  ```
- åœ¨context_switch.Sä¸­å®šç¾©äº†svc_handlerå‡½æ•¸ï¼Œè¯æƒ³åˆ°startup.cä¸­çš„weak aliasï¼Œå¯ä»¥ç†è§£weak aliasçš„æ„æ€å°±æ˜¯ç·¨è­¯å™¨å‡å¦‚åœ¨æ–‡ä»¶ä¸­æ‰¾åˆ°äº†æŸå€‹å‡½æ•¸çš„å®šç¾©å°±æœƒç·¨è­¯ï¼Œå‡å¦‚æ²’æœ‰æ‰¾åˆ°å°±æœƒå°‡å…¶aliasåˆ°æŒ‡å®šçš„weak aliaså‡½æ•¸ã€‚
  - é—œæ–¼[stmdb](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0552a/BABCAEDD.html)ï¼Œstmä»£è¡¨å­˜å„²æ›´å¤šå¯„å­˜å™¨ï¼Œdbä»£è¡¨åœ¨ç²å–å‰å°‡åœ°å€æ¸›å°ã€‚æ‰€ä»¥å°±æ˜¯r0åœ°å€æœƒå¢åŠ 9*4bytesï¼Œç„¶å¾Œå°‡{}ä¸­çš„9å€‹å¯„å­˜å™¨å¾å·¦è‡³å³å¾æœ€ä½ä½ç½®é–‹å§‹å­˜æ”¾
  ```assembly
  svc_handler:
    /* save user state */
      mrs r0, psp
      stmdb r0!, {r4, r5, r6, r7, r8, r9, r10, r11, lr}

      /* load kernel state */
      pop {r4, r5, r6, r7, r8, r9, r10, r11, ip, lr}
      msr psr, ip

      bx lr
  ```
  ![](https://cdn.joouis.com/lab-mini-arm-os-4.png)
- ç¨‹åºrunå¯è¦‹ç•¶usertaskè§¸ç™¼syscallå¾Œæœƒä¿å­˜å…¶ç‹€æ…‹ï¼Œç„¶å¾Œåˆ‡å›mainå‡½æ•¸è¼¸å‡ºå…©å€‹print_strï¼Œç„¶å¾Œå›åˆ°usertaskå¾Œæœƒç¹¼çºŒæ¥ç€ä¸Šä¸€æ¬¡çš„åŸ·è¡Œåˆ°çš„åœ°æ–¹ç¹¼çºŒåŸ·è¡Œï¼Œå†è¼¸å‡ºå…©å¥è©±ï¼Œç„¶å¾Œå›åˆ°mainå‡½æ•¸ï¼Œä¹Ÿæ˜¯æ¥ç€ä¸Šæ¬¡åŸ·è¡Œå¾Œçš„åœ°æ–¹ç¹¼çºŒåŸ·è¡Œã€‚é€™é©—è­‰äº†ä¹‹å‰ä»£ç¢¼è£é—œæ–¼user stateå’Œkernel stateçš„saveå’Œloadå‹•ä½œã€‚


### 04-Multitasking

![](https://cdn.joouis.com/lab-mini-arm-os-5.png)

- diff context_switch.S ../03-ContextSwitch-2/context_switch.S ï¼Œç™¼ç¾ï¼š
  - svc_handlerä¸­çš„msr psr, ipè®Šæˆäº†msr psr_nzcvq, ipï¼Œ[nzcv](http://infocenter.arm.com/help/topic/com.arm.doc.qrc0001mc/QRC0001_UAL.pdf)çˆ²psrçš„å››å€‹æ¨™èªŒä½
- å¦å¤–åœ¨activateä¸­ï¼Œåœ¨åˆ‡æ›åˆ°process staskå¾Œå¤šä¸€æ¢isbæŒ‡ä»¤ï¼š
  Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed. It ensures that the effects of context altering operations, such as changing the ASID, or completed TLB maintenance operations, or branch predictor maintenance operations, as well as all changes to the CP15 registers, executed before the ISB instruction are visible to the instructions fetched after the ISB.
  In addition, the ISB instruction ensures that any branches that appear in program order after it are always written into the branch prediction logic with the context that is visible after the ISB instruction. This is required to ensure correct execution of the instruction stream.
- é‡é ­æˆ²åœ¨os.cï¼Œé¦–å…ˆå®å®šç¾©äº†ä¸‰å€‹åœ°å€ï¼š
  ```c
  #define HANDLER_MSP 0xFFFFFFF1
  #define THREAD_MSP  0xFFFFFFF9
  #define THREAD_PSP  0xFFFFFFFD
  ```
  ![](https://cdn.joouis.com/lab-mini-arm-os-6.png)
- æ¥ç€æ–°å»ºä¸€å€‹taskï¼š
  ```c
  unsigned int *create_task(unsigned int *stack, void (*start)(void))
  {
          static int first = 1;
          stack += STACK_SIZE - 32; /* End of stack, minus what we are about to push */
          if (first) {
                  stack[8] = (unsigned int) start;
                  first = 0;
          } else {
                  stack[8] = (unsigned int) THREAD_PSP;
                  stack[15] = (unsigned int) start;
                  stack[16] = (unsigned int) 0x01000000; /* PSR Thumb bit */
          }
          stack = activate(stack);
          return stack;
  }
  ```
  è€Œåœ¨mainå‡½æ•¸ä¸­ï¼Œå°æ‡‰çš„èª¿ç”¨æ˜¯ï¼š
  ```c
  //å®šç¾©äº†ç¨‹å¼stackçš„æ•¸é‡(2å€‹)å’Œå¤§å°(256*4bytes)
  unsigned int user_stacks[TASK_LIMIT][STACK_SIZE];
  //å®šç¾©äº†ç”¨æˆ¶ç¨‹å¼çš„æ•¸é‡(2å€‹)
  unsigned int *usertasks[TASK_LIMIT];
  //å°‡ä¹‹å‰å®šç¾©çš„stackå’Œfunctionåœ°å€å‚³çµ¦create_taské…ç½®
  usertasks[0]=create_task(user_stack[0],&task_func);
  ```
- ç•¶ä½¿ç”¨create_taskå‡½æ•¸ç¬¬ä¸€æ¬¡é€²è¡Œåˆå§‹åŒ–æ™‚ï¼Œåœ¨create_taskä¸­å°taskçš„stacké€²è¡Œäº†é…ç½®ï¼Œä¸¦ä¸”å› çˆ²æ˜¯ç¬¬ä¸€æ¬¡è¨­å®šï¼Œå°‡stack[8]å­˜æ”¾äº†task_funcçš„åœ°å€ï¼Œç„¶å¾Œé€²å…¥åˆ°task_funcä¸­echo"task1 Created"&"return"å¾Œèª¿ç”¨syscallå›åˆ°äº†mainå‡½æ•¸ã€‚
- ç•¶ç¬¬äºŒæ¬¡å‘¼å«create_taskæ™‚ï¼Œcommentä¹Ÿæœ‰èªªæ˜ï¼Œå› çˆ²activateæ˜¯å¾exceptionä¸­è¿”å›ï¼Œæ•…å°‡lrä¿å­˜çˆ²THREAD_PSPï¼Œè€Œæ­¤æ™‚çš„funcå¾stack[15]é–‹å§‹
- çˆ²ä½•ç·Šæ¥ç€çš„stack[16]å°±è¦è¨­epsrçˆ²0x01000000ï¼Ÿçˆ²ä½•processorå¯ä»¥èªå‡ºé€™æ¢æŒ‡ä»¤æ˜¯è¨­ç½®esprçš„ï¼Ÿ
  The following can clear the T bit to 0: (1)instructionsBLX, BX and POP{PC} (2)restoration from the stacked xPSR value on an exception return (3)bit[0] of the vector value on an exception entry or reset. æ‰€ä»¥éœ€è¦å†å°‡epsrè¨­çˆ²thumb stateã€‚


### 05-TimerInterrupt

- é¦–å…ˆçœ‹å•“å‹•æ–‡ä»¶ï¼Œå¤šäº†pendsvå’Œsystickçš„å®šç¾©ï¼Œé—œæ–¼[Cortex-M3è¨­å‚™çš„ç•°å¸¸é¡å‹](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0553a/BABBGBEC.html)å†è¤‡ç¿’ä¸€ä¸‹
- void \__attribute__((interrupt)) systick_handler(void)
  The compiler generates function entry and exit sequences suitable for use in an interrupt handler when this attribute is present. With Epiphany targets it may also generate a special section with code to initialize the interrupt vector table.(https://gcc.gnu.org/onlinedocs/gcc/Function-Attributes.html)


### 06-Preemptive

- åœ¨context_switch.sä¸­å°systick_handlerå®šç¾©äº†ä¸€æ¨£çš„è¡Œçˆ²ï¼Œç•¶systick exceptionè§¸ç™¼æ™‚ï¼Œä¹Ÿæœƒå°‡é€²ç¨‹åˆ‡æ›åˆ°kernel modeã€‚
- ä¸€ç›´æ²’æ‰¾åˆ°delay()å’Œsystickæœ‰ä»€éº¼ç›´æ¥è¯ç¹«ï¼Œæç„¶å¤§æ‚Ÿï¼šç•¶ä¸€å€‹taskåœ¨é‹è¡Œæ™‚ï¼Œç”±æ–¼ç™¼ç”Ÿäº†systick exceptionï¼Œå°±æœƒåˆ‡æ›åˆ°kernel modeç„¶å¾Œé‹è¡Œä¸‹ä¸€å€‹taskï¼Œé€™æ¨£å°±å¦‚åŒpreemptiveã€‚