// Seed: 1138614701
module module_0 (
    input wire id_0,
    output tri id_1,
    output supply1 id_2,
    output tri id_3,
    output tri id_4,
    output wor id_5,
    input supply0 id_6,
    input wand id_7
    , id_15,
    input wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    input uwire id_11,
    inout wor id_12,
    output wire id_13
);
  always @(posedge id_6) id_15 <= id_15;
endmodule
module module_1 #(
    parameter id_1  = 32'd82,
    parameter id_11 = 32'd45
) (
    input wand id_0,
    input supply1 _id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    inout supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    output supply1 id_8
    , id_13,
    input tri0 id_9,
    input wor id_10,
    input tri0 _id_11
);
  logic [id_11  ==  id_1 : -1] id_14;
  ;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_10,
      id_0,
      id_0,
      id_10,
      id_5,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
