// Seed: 1124648606
module module_0;
  assign id_0 = id_0;
  logic id_1;
  assign id_1 = id_0 == id_1;
endmodule
module module_1 (
    input id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    input id_11,
    output id_12
);
  assign id_12 = 1'b0;
  logic id_13;
endmodule
