From 6ef4d02ca5f82e063363857669ca771d57c5d7e7 Mon Sep 17 00:00:00 2001
From: cailulu <cailulu@loongson.cn>
Date: Thu, 28 Sep 2023 16:01:53 +0800
Subject: [PATCH 12/12] Add testsuits for new assembler option of
 mthin-add-sub.

---
 gas/testsuite/gas/loongarch/no_thin_add_sub.d | 66 +++++++++++++++++++
 gas/testsuite/gas/loongarch/no_thin_add_sub.s | 44 +++++++++++++
 .../gas/loongarch/thin_add_sub_norelax.d      | 53 +++++++++++++++
 .../gas/loongarch/thin_add_sub_norelax.s      | 42 ++++++++++++
 .../gas/loongarch/thin_add_sub_relax.d        | 60 +++++++++++++++++
 .../gas/loongarch/thin_add_sub_relax.s        | 46 +++++++++++++
 6 files changed, 311 insertions(+)
 create mode 100644 gas/testsuite/gas/loongarch/no_thin_add_sub.d
 create mode 100644 gas/testsuite/gas/loongarch/no_thin_add_sub.s
 create mode 100644 gas/testsuite/gas/loongarch/thin_add_sub_norelax.d
 create mode 100644 gas/testsuite/gas/loongarch/thin_add_sub_norelax.s
 create mode 100644 gas/testsuite/gas/loongarch/thin_add_sub_relax.d
 create mode 100644 gas/testsuite/gas/loongarch/thin_add_sub_relax.s

diff --git a/gas/testsuite/gas/loongarch/no_thin_add_sub.d b/gas/testsuite/gas/loongarch/no_thin_add_sub.d
new file mode 100644
index 00000000000..614aca71d66
--- /dev/null
+++ b/gas/testsuite/gas/loongarch/no_thin_add_sub.d
@@ -0,0 +1,66 @@
+#as:
+#objdump: -Dr
+
+.*:[    ]+file format .*
+
+
+Disassembly of section .text:
+
+00000000.* <.L1>:
+[ 	]+...
+[ 	]+0:[ 	]+R_LARCH_ADD32[ 	]+.L3
+[ 	]+0:[ 	]+R_LARCH_SUB32[ 	]+.L1
+[ 	]+4:[ 	]+R_LARCH_ADD32[ 	]+.L3
+[ 	]+4:[ 	]+R_LARCH_SUB32[ 	]+.L1
+
+0*00000008[ 	]+<.L2>:
+[ 	]+...
+[ 	]+8:[ 	]+R_LARCH_ADD64[ 	]+.L3
+[ 	]+8:[ 	]+R_LARCH_SUB64[ 	]+.L2
+[ 	]+10:[ 	]+R_LARCH_ADD64[ 	]+.L3
+[ 	]+10:[ 	]+R_LARCH_SUB64[ 	]+.L2
+
+Disassembly[ 	]+of[ 	]+section[ 	]+sx:
+
+0*00000000[ 	]+<.L3>:
+[ 	]+0:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+4:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+8:[ 	]+ffffffff[ 	]+.word[ 	]+0xffffffff
+
+0*0000000c[ 	]+<.L4>:
+[ 	]+...
+[ 	]+c:[ 	]+R_LARCH_ADD32[ 	]+.L4
+[ 	]+c:[ 	]+R_LARCH_SUB32[ 	]+.L5
+[ 	]+10:[ 	]+R_LARCH_ADD64[ 	]+.L4
+[ 	]+10:[ 	]+R_LARCH_SUB64[ 	]+.L5
+
+Disassembly[ 	]+of[ 	]+section[ 	]+sy:
+
+0*00000000[ 	]+<.L5>:
+[ 	]+...
+[ 	]+0:[ 	]+R_LARCH_ADD32[ 	]+.L1
+[ 	]+0:[ 	]+R_LARCH_SUB32[ 	]+.L5
+[ 	]+4:[ 	]+R_LARCH_ADD32[ 	]+.L3
+[ 	]+4:[ 	]+R_LARCH_SUB32[ 	]+.L5
+[ 	]+8:[ 	]+R_LARCH_ADD64[ 	]+.L1
+[ 	]+8:[ 	]+R_LARCH_SUB64[ 	]+.L5
+[ 	]+10:[ 	]+R_LARCH_ADD64[ 	]+.L3
+[ 	]+10:[ 	]+R_LARCH_SUB64[ 	]+.L5
+
+Disassembly[ 	]+of[ 	]+section[ 	]+sz:
+
+0*00000000[ 	]+<sz>:
+[ 	]+0:[ 	]+00000000[ 	]+.word[ 	]+0x00000000
+[ 	]+0:[ 	]+R_LARCH_ADD32[ 	]+.L1
+[ 	]+0:[ 	]+R_LARCH_SUB32[ 	]+.L2
+[ 	]+4:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+...
+[ 	]+8:[ 	]+R_LARCH_ADD32[ 	]+.L3
+[ 	]+8:[ 	]+R_LARCH_SUB32[ 	]+.L5
+[ 	]+c:[ 	]+R_LARCH_ADD64[ 	]+.L1
+[ 	]+c:[ 	]+R_LARCH_SUB64[ 	]+.L2
+[ 	]+14:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+18:[ 	]+ffffffff[ 	]+.word[ 	]+0xffffffff
+[ 	]+...
+[ 	]+1c:[ 	]+R_LARCH_ADD64[ 	]+.L3
+[ 	]+1c:[ 	]+R_LARCH_SUB64[ 	]+.L5
diff --git a/gas/testsuite/gas/loongarch/no_thin_add_sub.s b/gas/testsuite/gas/loongarch/no_thin_add_sub.s
new file mode 100644
index 00000000000..c680168956f
--- /dev/null
+++ b/gas/testsuite/gas/loongarch/no_thin_add_sub.s
@@ -0,0 +1,44 @@
+  .section .text
+.L1:
+  # add32+sub32
+  .4byte .L3-.L1
+  .4byte .L3-.L1
+.L2:
+  # add64+sub64
+  .8byte .L3-.L2
+  .8byte .L3-.L2
+
+  .section sx
+.L3:
+  # no relocation
+  .4byte .L3-.L4
+  .8byte .L3-.L4
+.L4:
+  # add32+sub32
+  .4byte .L4-.L5
+  # add64+sub64
+  .8byte .L4-.L5
+
+  .section sy
+.L5:
+  # add32+sub32
+  .4byte .L1-.L5
+  .4byte .L3-.L5
+  # add64+sub64
+  .8byte .L1-.L5
+  .8byte .L3-.L5
+
+  .section sz
+  # add32+sub32
+  .4byte .L1-.L2
+  # no relocation
+  .4byte .L3-.L4
+  # add32+sub32
+  .4byte .L3-.L5
+
+  # add64+sub64
+  .8byte .L1-.L2
+  # no relocation
+  .8byte .L3-.L4
+  # add64+sub64
+  .8byte .L3-.L5
diff --git a/gas/testsuite/gas/loongarch/thin_add_sub_norelax.d b/gas/testsuite/gas/loongarch/thin_add_sub_norelax.d
new file mode 100644
index 00000000000..702093b6997
--- /dev/null
+++ b/gas/testsuite/gas/loongarch/thin_add_sub_norelax.d
@@ -0,0 +1,53 @@
+#as: -mthin-add-sub -mno-relax
+#objdump: -Dr
+
+.*:[    ]+file format .*
+
+
+Disassembly of section .text:
+
+00000000.* <.L1>:
+[ 	]+...
+[ 	]+0:[ 	]+R_LARCH_32_PCREL[ 	]+.L3
+[ 	]+4:[ 	]+R_LARCH_32_PCREL[ 	]+.L3\+0x4
+[ 	]+8:[ 	]+R_LARCH_64_PCREL[ 	]+.L3
+[ 	]+10:[ 	]+R_LARCH_64_PCREL[ 	]+.L3\+0x8
+
+Disassembly[ 	]+of[ 	]+section[ 	]+sx:
+
+0*00000000[ 	]+<.L3>:
+[ 	]+0:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+4:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+8:[ 	]+ffffffff[ 	]+.word[ 	]+0xffffffff
+
+0*0000000c[ 	]+<.L4>:
+[ 	]+...
+[ 	]+c:[ 	]+R_LARCH_ADD32[ 	]+.L4
+[ 	]+c:[ 	]+R_LARCH_SUB32[ 	]+.L5
+[ 	]+10:[ 	]+R_LARCH_ADD64[ 	]+.L4
+[ 	]+10:[ 	]+R_LARCH_SUB64[ 	]+.L5
+
+Disassembly[ 	]+of[ 	]+section[ 	]+sy:
+
+0*00000000[ 	]+<.L5>:
+[ 	]+...
+[ 	]+0:[ 	]+R_LARCH_32_PCREL[ 	]+.L1
+[ 	]+4:[ 	]+R_LARCH_32_PCREL[ 	]+.L3\+0x4
+[ 	]+8:[ 	]+R_LARCH_64_PCREL[ 	]+.L1\+0x8
+[ 	]+10:[ 	]+R_LARCH_64_PCREL[ 	]+.L3\+0x10
+
+Disassembly[ 	]+of[ 	]+section[ 	]+sz:
+
+0*00000000[ 	]+<sz>:
+[ 	]+0:[ 	]+fffffff8[ 	]+.word[ 	]+0xfffffff8
+[ 	]+4:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+8:[ 	]+00000000[ 	]+.word[ 	]+0x00000000
+[ 	]+8:[ 	]+R_LARCH_ADD32[ 	]+.L3
+[ 	]+8:[ 	]+R_LARCH_SUB32[ 	]+.L5
+[ 	]+c:[ 	]+fffffff8[ 	]+.word[ 	]+0xfffffff8
+[ 	]+10:[ 	]+ffffffff[ 	]+.word[ 	]+0xffffffff
+[ 	]+14:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+18:[ 	]+ffffffff[ 	]+.word[ 	]+0xffffffff
+[ 	]+...
+[ 	]+1c:[ 	]+R_LARCH_ADD64[ 	]+.L3
+[ 	]+1c:[ 	]+R_LARCH_SUB64[ 	]+.L5
diff --git a/gas/testsuite/gas/loongarch/thin_add_sub_norelax.s b/gas/testsuite/gas/loongarch/thin_add_sub_norelax.s
new file mode 100644
index 00000000000..94cfd90870c
--- /dev/null
+++ b/gas/testsuite/gas/loongarch/thin_add_sub_norelax.s
@@ -0,0 +1,42 @@
+  .section .text
+.L1:
+  # 32_pcrel
+  .4byte .L3-.L1
+  .4byte .L3-.L1
+.L2:
+  # 64_pcrel
+  .8byte .L3-.L2
+  .8byte .L3-.L2
+
+  .section sx
+.L3:
+  # no relocation
+  .4byte .L3-.L4
+  .8byte .L3-.L4
+.L4:
+  # add32+sub32
+  .4byte .L4-.L5
+  # add64+sub64
+  .8byte .L4-.L5
+
+  .section sy
+.L5:
+  # 32_pcrel
+  .4byte .L1-.L5
+  .4byte .L3-.L5
+  # 64_pcrel
+  .8byte .L1-.L5
+  .8byte .L3-.L5
+
+  .section sz
+  # no relocation
+  .4byte .L1-.L2
+  .4byte .L3-.L4
+  # add32+sub32
+  .4byte .L3-.L5
+
+  # no relocation
+  .8byte .L1-.L2
+  .8byte .L3-.L4
+  # add64+sub64
+  .8byte .L3-.L5
diff --git a/gas/testsuite/gas/loongarch/thin_add_sub_relax.d b/gas/testsuite/gas/loongarch/thin_add_sub_relax.d
new file mode 100644
index 00000000000..9455c3e66bf
--- /dev/null
+++ b/gas/testsuite/gas/loongarch/thin_add_sub_relax.d
@@ -0,0 +1,60 @@
+#as: -mthin-add-sub
+#objdump: -Dr
+
+.*:[    ]+file format .*
+
+
+Disassembly of section .text:
+
+00000000.* <.L1>:
+[ 	]+...
+[ 	]+0:[ 	]+R_LARCH_32_PCREL[ 	]+.L3
+[ 	]+4:[ 	]+R_LARCH_ADD32[ 	]+.L3
+[ 	]+4:[ 	]+R_LARCH_SUB32[ 	]+.L1
+
+0*00000008[ 	]+<.L2>:
+[ 	]+...
+[ 	]+8:[ 	]+R_LARCH_64_PCREL[ 	]+.L3
+[ 	]+10:[ 	]+R_LARCH_ADD64[ 	]+.L3
+[ 	]+10:[ 	]+R_LARCH_SUB64[ 	]+.L2
+
+Disassembly[ 	]+of[ 	]+section[ 	]+sx:
+
+0*00000000[ 	]+<.L3>:
+[ 	]+0:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+4:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+8:[ 	]+ffffffff[ 	]+.word[ 	]+0xffffffff
+
+0*0000000c[ 	]+<.L4>:
+[ 	]+...
+[ 	]+c:[ 	]+R_LARCH_ADD32[ 	]+.L4
+[ 	]+c:[ 	]+R_LARCH_SUB32[ 	]+.L5
+[ 	]+10:[ 	]+R_LARCH_ADD64[ 	]+.L4
+[ 	]+10:[ 	]+R_LARCH_SUB64[ 	]+.L5
+
+Disassembly[ 	]+of[ 	]+section[ 	]+sy:
+
+0*00000000[ 	]+<.L5>:
+[ 	]+...
+[ 	]+0:[ 	]+R_LARCH_32_PCREL[ 	]+.L1
+[ 	]+4:[ 	]+R_LARCH_32_PCREL[ 	]+.L3\+0x4
+[ 	]+8:[ 	]+R_LARCH_64_PCREL[ 	]+.L1\+0x8
+[ 	]+10:[ 	]+R_LARCH_64_PCREL[ 	]+.L3\+0x10
+
+Disassembly[ 	]+of[ 	]+section[ 	]+sz:
+
+0*00000000[ 	]+<sz>:
+[ 	]+0:[ 	]+00000000[ 	]+.word[ 	]+0x00000000
+[ 	]+0:[ 	]+R_LARCH_ADD32[ 	]+.L1
+[ 	]+0:[ 	]+R_LARCH_SUB32[ 	]+.L2
+[ 	]+4:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+...
+[ 	]+8:[ 	]+R_LARCH_ADD32[ 	]+.L3
+[ 	]+8:[ 	]+R_LARCH_SUB32[ 	]+.L5
+[ 	]+c:[ 	]+R_LARCH_ADD64[ 	]+.L1
+[ 	]+c:[ 	]+R_LARCH_SUB64[ 	]+.L2
+[ 	]+14:[ 	]+fffffff4[ 	]+.word[ 	]+0xfffffff4
+[ 	]+18:[ 	]+ffffffff[ 	]+.word[ 	]+0xffffffff
+[ 	]+...
+[ 	]+1c:[ 	]+R_LARCH_ADD64[ 	]+.L3
+[ 	]+1c:[ 	]+R_LARCH_SUB64[ 	]+.L5
diff --git a/gas/testsuite/gas/loongarch/thin_add_sub_relax.s b/gas/testsuite/gas/loongarch/thin_add_sub_relax.s
new file mode 100644
index 00000000000..ded275fa72c
--- /dev/null
+++ b/gas/testsuite/gas/loongarch/thin_add_sub_relax.s
@@ -0,0 +1,46 @@
+  .section .text
+.L1:
+  # 32_pcrel
+  .4byte .L3-.L1
+  # add32+sub32
+  .4byte .L3-.L1
+.L2:
+  # 64_pcrel
+  .8byte .L3-.L2
+  # add64+sub64
+  .8byte .L3-.L2
+
+  .section sx
+.L3:
+  # no relocation
+  .4byte .L3-.L4
+  .8byte .L3-.L4
+.L4:
+  # add32+sub32
+  .4byte .L4-.L5
+  # add64+sub64
+  .8byte .L4-.L5
+
+  .section sy
+.L5:
+  # 32_pcrel
+  .4byte .L1-.L5
+  .4byte .L3-.L5
+  # 64_pcrel
+  .8byte .L1-.L5
+  .8byte .L3-.L5
+
+  .section sz
+  # add32+sub32
+  .4byte .L1-.L2
+  # no relocation
+  .4byte .L3-.L4
+  # add32+sub32
+  .4byte .L3-.L5
+
+  #add64+sub64
+  .8byte .L1-.L2
+  # no relocation
+  .8byte .L3-.L4
+  #add64+sub64
+  .8byte .L3-.L5
-- 
2.43.4

