

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Fri Jun 23 11:33:13 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.497 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     6001|    68001| 24.004 us | 0.272 ms |  6001|  68001|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     6000|    68000|  6 ~ 68  |          -|          -|  1000|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 69
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 69 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %A) nounwind, !map !7"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %idx) nounwind, !map !13"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 72 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.06ns)   --->   "br label %1" [loop_imperfect.c:101]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %._crit_edge ]"   --->   Operation 74 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.29ns)   --->   "%icmp_ln101 = icmp eq i10 %i_0, -24" [loop_imperfect.c:101]   --->   Operation 75 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.41ns)   --->   "%i = add i10 %i_0, 1" [loop_imperfect.c:101]   --->   Operation 77 'add' 'i' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %3, label %2" [loop_imperfect.c:101]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i10 %i_0 to i64" [loop_imperfect.c:105]   --->   Operation 79 'zext' 'zext_ln105' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%idx_addr = getelementptr [1000 x i32]* %idx, i64 0, i64 %zext_ln105" [loop_imperfect.c:105]   --->   Operation 80 'getelementptr' 'idx_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (2.66ns)   --->   "%idx_load = load i32* %idx_addr, align 4" [loop_imperfect.c:105]   --->   Operation 81 'load' 'idx_load' <Predicate = (!icmp_ln101)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:180]   --->   Operation 82 'ret' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 83 [1/2] (2.66ns)   --->   "%idx_load = load i32* %idx_addr, align 4" [loop_imperfect.c:105]   --->   Operation 83 'load' 'idx_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i32 %idx_load to i64" [loop_imperfect.c:105]   --->   Operation 84 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1000 x i32]* %A, i64 0, i64 %sext_ln105" [loop_imperfect.c:105]   --->   Operation 85 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 86 [2/2] (2.66ns)   --->   "%beta = load i32* %A_addr, align 4" [loop_imperfect.c:105]   --->   Operation 86 'load' 'beta' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 87 [1/2] (2.66ns)   --->   "%beta = load i32* %A_addr, align 4" [loop_imperfect.c:105]   --->   Operation 87 'load' 'beta' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 6 <SV = 5> <Delay = 2.60>
ST_6 : Operation 88 [1/1] (1.54ns)   --->   "%icmp_ln108 = icmp slt i32 %beta, 20480" [loop_imperfect.c:108]   --->   Operation 88 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.06ns)   --->   "br i1 %icmp_ln108, label %_ifconv, label %._crit_edge" [loop_imperfect.c:108]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.06>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %beta, i32 13, i32 31)" [loop_imperfect.c:116]   --->   Operation 90 'partselect' 'tmp' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.50ns)   --->   "%icmp_ln116 = icmp sgt i19 %tmp, 0" [loop_imperfect.c:116]   --->   Operation 91 'icmp' 'icmp_ln116' <Predicate = (icmp_ln108)> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_1 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %beta, i32 12, i32 31)" [loop_imperfect.c:122]   --->   Operation 92 'partselect' 'tmp_1' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.51ns)   --->   "%icmp_ln122 = icmp sgt i20 %tmp_1, 0" [loop_imperfect.c:122]   --->   Operation 93 'icmp' 'icmp_ln122' <Predicate = (icmp_ln108)> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i1 %icmp_ln122 to i3" [loop_imperfect.c:116]   --->   Operation 94 'zext' 'zext_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.65ns)   --->   "%select_ln116 = select i1 %icmp_ln116, i3 -4, i3 %zext_ln116" [loop_imperfect.c:116]   --->   Operation 95 'select' 'select_ln116' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %select_ln116, i12 0)" [loop_imperfect.c:127]   --->   Operation 96 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i15 %shl_ln to i32" [loop_imperfect.c:127]   --->   Operation 97 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.78ns)   --->   "%beta_1 = sub nsw i32 %beta, %zext_ln127" [loop_imperfect.c:127]   --->   Operation 98 'sub' 'beta_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %beta_1, i32 31)" [loop_imperfect.c:151]   --->   Operation 99 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.63>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln151)   --->   "%select_ln151 = select i1 %tmp_2, i32 2249, i32 -2249" [loop_imperfect.c:151]   --->   Operation 100 'select' 'select_ln151' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln151 = add i32 %beta_1, %select_ln151" [loop_imperfect.c:151]   --->   Operation 101 'add' 'add_ln151' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151, i32 31)" [loop_imperfect.c:151]   --->   Operation 102 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151, i32 31)" [loop_imperfect.c:151]   --->   Operation 103 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.84ns)   --->   "%select_ln151_3 = select i1 %tmp_4, i32 2092, i32 0" [loop_imperfect.c:151]   --->   Operation 104 'select' 'select_ln151_3' <Predicate = true> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln151_1 = add i32 %add_ln151, -1046" [loop_imperfect.c:151]   --->   Operation 105 'add' 'add_ln151_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 106 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln151_2 = add i32 %add_ln151_1, %select_ln151_3" [loop_imperfect.c:151]   --->   Operation 106 'add' 'add_ln151_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_2, i32 31)" [loop_imperfect.c:151]   --->   Operation 107 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_2, i32 31)" [loop_imperfect.c:151]   --->   Operation 108 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.80>
ST_10 : Operation 109 [1/1] (0.80ns)   --->   "%select_ln151_6 = select i1 %tmp_7, i32 1028, i32 0" [loop_imperfect.c:151]   --->   Operation 109 'select' 'select_ln151_6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln151_3 = add i32 %add_ln151_2, -514" [loop_imperfect.c:151]   --->   Operation 110 'add' 'add_ln151_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 111 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln151_4 = add i32 %add_ln151_3, %select_ln151_6" [loop_imperfect.c:151]   --->   Operation 111 'add' 'add_ln151_4' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_4, i32 31)" [loop_imperfect.c:137]   --->   Operation 112 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_4, i32 31)" [loop_imperfect.c:137]   --->   Operation 113 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.40>
ST_12 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_2)   --->   "%select_ln152 = select i1 %tmp_2, i13 -2629, i13 -3865" [loop_imperfect.c:152]   --->   Operation 114 'select' 'select_ln152' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_1)   --->   "%select_ln153 = select i1 %tmp_2, i13 -3708, i13 1236" [loop_imperfect.c:153]   --->   Operation 115 'select' 'select_ln153' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_2)   --->   "%select_ln158 = select i1 %tmp_2, i13 -3865, i13 -2629" [loop_imperfect.c:158]   --->   Operation 116 'select' 'select_ln158' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_1)   --->   "%select_ln159 = select i1 %tmp_2, i13 -1236, i13 3708" [loop_imperfect.c:159]   --->   Operation 117 'select' 'select_ln159' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln151_1 = select i1 %tmp_3, i13 %select_ln153, i13 %select_ln159" [loop_imperfect.c:151]   --->   Operation 118 'select' 'select_ln151_1' <Predicate = true> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i13 %select_ln151_1 to i14" [loop_imperfect.c:151]   --->   Operation 119 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln151_2 = select i1 %tmp_3, i13 %select_ln152, i13 %select_ln158" [loop_imperfect.c:151]   --->   Operation 120 'select' 'select_ln151_2' <Predicate = true> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %select_ln151_1, i32 3, i32 12)" [loop_imperfect.c:152]   --->   Operation 121 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i10 %tmp_6 to i13" [loop_imperfect.c:152]   --->   Operation 122 'sext' 'sext_ln152' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (1.45ns)   --->   "%sub_ln152 = sub i13 %select_ln151_2, %sext_ln152" [loop_imperfect.c:152]   --->   Operation 123 'sub' 'sub_ln152' <Predicate = (tmp_5)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%lshr_ln = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %select_ln151_2, i32 3, i32 12)" [loop_imperfect.c:153]   --->   Operation 124 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i10 %lshr_ln to i14" [loop_imperfect.c:153]   --->   Operation 125 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (1.45ns)   --->   "%sub_ln153 = sub i14 %sext_ln151, %zext_ln153" [loop_imperfect.c:153]   --->   Operation 126 'sub' 'sub_ln153' <Predicate = (tmp_5)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (1.45ns)   --->   "%add_ln158 = add i13 %select_ln151_2, %sext_ln152" [loop_imperfect.c:158]   --->   Operation 127 'add' 'add_ln158' <Predicate = (!tmp_5)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (1.45ns)   --->   "%add_ln159 = add i14 %sext_ln151, %zext_ln153" [loop_imperfect.c:159]   --->   Operation 128 'add' 'add_ln159' <Predicate = (!tmp_5)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.88ns)   --->   "%select_ln151_4 = select i1 %tmp_5, i14 %sub_ln153, i14 %add_ln159" [loop_imperfect.c:151]   --->   Operation 129 'select' 'select_ln151_4' <Predicate = true> <Delay = 0.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.84ns)   --->   "%select_ln151_5 = select i1 %tmp_5, i13 %sub_ln152, i13 %add_ln158" [loop_imperfect.c:151]   --->   Operation 130 'select' 'select_ln151_5' <Predicate = true> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %select_ln151_4, i32 4, i32 13)" [loop_imperfect.c:138]   --->   Operation 131 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %select_ln151_5, i32 4, i32 12)" [loop_imperfect.c:139]   --->   Operation 132 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.63ns)   --->   "%select_ln137_2 = select i1 %tmp_11, i32 512, i32 0" [loop_imperfect.c:137]   --->   Operation 133 'select' 'select_ln137_2' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln137 = add i32 %add_ln151_4, -256" [loop_imperfect.c:137]   --->   Operation 134 'add' 'add_ln137' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 135 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln137_1 = add i32 %add_ln137, %select_ln137_2" [loop_imperfect.c:137]   --->   Operation 135 'add' 'add_ln137_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln137_1, i32 31)" [loop_imperfect.c:137]   --->   Operation 136 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.78ns)   --->   "%add_ln140 = add i32 %add_ln151_4, %select_ln137_2" [loop_imperfect.c:140]   --->   Operation 137 'add' 'add_ln140' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.41>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i14 %select_ln151_4 to i28" [loop_imperfect.c:151]   --->   Operation 138 'sext' 'sext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i10 %tmp_9 to i13" [loop_imperfect.c:138]   --->   Operation 139 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (1.45ns)   --->   "%sub_ln138 = sub i13 %select_ln151_5, %sext_ln138" [loop_imperfect.c:138]   --->   Operation 140 'sub' 'sub_ln138' <Predicate = (tmp_8)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i9 %tmp_10 to i28" [loop_imperfect.c:139]   --->   Operation 141 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (1.46ns)   --->   "%sub_ln139 = sub i28 %sext_ln151_1, %zext_ln139" [loop_imperfect.c:139]   --->   Operation 142 'sub' 'sub_ln139' <Predicate = (tmp_8)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (1.45ns)   --->   "%add_ln144 = add i13 %select_ln151_5, %sext_ln138" [loop_imperfect.c:144]   --->   Operation 143 'add' 'add_ln144' <Predicate = (!tmp_8)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (1.46ns)   --->   "%add_ln145 = add i28 %sext_ln151_1, %zext_ln139" [loop_imperfect.c:145]   --->   Operation 144 'add' 'add_ln145' <Predicate = (!tmp_8)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.84ns)   --->   "%select_ln137 = select i1 %tmp_8, i13 %sub_ln138, i13 %add_ln144" [loop_imperfect.c:137]   --->   Operation 145 'select' 'select_ln137' <Predicate = true> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.54ns)   --->   "%select_ln137_1 = select i1 %tmp_8, i28 %sub_ln139, i28 %add_ln145" [loop_imperfect.c:137]   --->   Operation 146 'select' 'select_ln137_1' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_13 = call i24 @_ssdm_op_PartSelect.i24.i28.i32.i32(i28 %select_ln137_1, i32 4, i32 27)" [loop_imperfect.c:138]   --->   Operation 147 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_14 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %select_ln137, i32 4, i32 12)" [loop_imperfect.c:139]   --->   Operation 148 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (1.78ns)   --->   "%add_ln146 = add nsw i32 %add_ln137_1, -256" [loop_imperfect.c:146]   --->   Operation 149 'add' 'add_ln146' <Predicate = (!tmp_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.63ns)   --->   "%select_ln137_5 = select i1 %tmp_12, i32 %add_ln140, i32 %add_ln146" [loop_imperfect.c:137]   --->   Operation 150 'select' 'select_ln137_5' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_5, i32 31)" [loop_imperfect.c:151]   --->   Operation 151 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_5, i32 31)" [loop_imperfect.c:151]   --->   Operation 152 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.23>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i13 %select_ln137 to i26" [loop_imperfect.c:137]   --->   Operation 153 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i28 %select_ln137_1 to i29" [loop_imperfect.c:137]   --->   Operation 154 'sext' 'sext_ln137' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i24 %tmp_13 to i26" [loop_imperfect.c:138]   --->   Operation 155 'sext' 'sext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (1.63ns)   --->   "%sub_ln138_1 = sub i26 %zext_ln137, %sext_ln138_1" [loop_imperfect.c:138]   --->   Operation 156 'sub' 'sub_ln138_1' <Predicate = (tmp_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i9 %tmp_14 to i29" [loop_imperfect.c:139]   --->   Operation 157 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (1.48ns)   --->   "%sub_ln139_1 = sub i29 %sext_ln137, %zext_ln139_1" [loop_imperfect.c:139]   --->   Operation 158 'sub' 'sub_ln139_1' <Predicate = (tmp_12)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (1.63ns)   --->   "%add_ln144_1 = add i26 %zext_ln137, %sext_ln138_1" [loop_imperfect.c:144]   --->   Operation 159 'add' 'add_ln144_1' <Predicate = (!tmp_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (1.48ns)   --->   "%add_ln145_1 = add i29 %sext_ln137, %zext_ln139_1" [loop_imperfect.c:145]   --->   Operation 160 'add' 'add_ln145_1' <Predicate = (!tmp_12)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.61ns)   --->   "%select_ln137_3 = select i1 %tmp_12, i26 %sub_ln138_1, i26 %add_ln144_1" [loop_imperfect.c:137]   --->   Operation 161 'select' 'select_ln137_3' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.73ns)   --->   "%select_ln137_4 = select i1 %tmp_12, i29 %sub_ln139_1, i29 %add_ln145_1" [loop_imperfect.c:137]   --->   Operation 162 'select' 'select_ln137_4' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_16 = call i24 @_ssdm_op_PartSelect.i24.i29.i32.i32(i29 %select_ln137_4, i32 5, i32 28)" [loop_imperfect.c:152]   --->   Operation 163 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_17 = call i21 @_ssdm_op_PartSelect.i21.i26.i32.i32(i26 %select_ln137_3, i32 5, i32 25)" [loop_imperfect.c:153]   --->   Operation 164 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.45ns)   --->   "%select_ln151_9 = select i1 %tmp_18, i32 256, i32 0" [loop_imperfect.c:151]   --->   Operation 165 'select' 'select_ln151_9' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln151_5 = add i32 %select_ln137_5, -128" [loop_imperfect.c:151]   --->   Operation 166 'add' 'add_ln151_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 167 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln151_6 = add i32 %add_ln151_5, %select_ln151_9" [loop_imperfect.c:151]   --->   Operation 167 'add' 'add_ln151_6' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_6, i32 31)" [loop_imperfect.c:151]   --->   Operation 168 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_6, i32 31)" [loop_imperfect.c:151]   --->   Operation 169 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.37>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i26 %select_ln137_3 to i27" [loop_imperfect.c:137]   --->   Operation 170 'sext' 'sext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln152_1 = sext i24 %tmp_16 to i27" [loop_imperfect.c:152]   --->   Operation 171 'sext' 'sext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (1.67ns)   --->   "%sub_ln152_1 = sub i27 %sext_ln137_1, %sext_ln152_1" [loop_imperfect.c:152]   --->   Operation 172 'sub' 'sub_ln152_1' <Predicate = (tmp_15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i21 %tmp_17 to i29" [loop_imperfect.c:153]   --->   Operation 173 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (1.58ns)   --->   "%sub_ln153_1 = sub i29 %select_ln137_4, %sext_ln153" [loop_imperfect.c:153]   --->   Operation 174 'sub' 'sub_ln153_1' <Predicate = (tmp_15)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (1.67ns)   --->   "%add_ln158_1 = add i27 %sext_ln137_1, %sext_ln152_1" [loop_imperfect.c:158]   --->   Operation 175 'add' 'add_ln158_1' <Predicate = (!tmp_15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (1.58ns)   --->   "%add_ln159_1 = add i29 %select_ln137_4, %sext_ln153" [loop_imperfect.c:159]   --->   Operation 176 'add' 'add_ln159_1' <Predicate = (!tmp_15)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.79ns)   --->   "%select_ln151_7 = select i1 %tmp_15, i29 %sub_ln153_1, i29 %add_ln159_1" [loop_imperfect.c:151]   --->   Operation 177 'select' 'select_ln151_7' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.59ns)   --->   "%select_ln151_8 = select i1 %tmp_15, i27 %sub_ln152_1, i27 %add_ln158_1" [loop_imperfect.c:151]   --->   Operation 178 'select' 'select_ln151_8' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_20 = call i23 @_ssdm_op_PartSelect.i23.i29.i32.i32(i29 %select_ln151_7, i32 6, i32 28)" [loop_imperfect.c:152]   --->   Operation 179 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_21 = call i21 @_ssdm_op_PartSelect.i21.i27.i32.i32(i27 %select_ln151_8, i32 6, i32 26)" [loop_imperfect.c:153]   --->   Operation 180 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.59ns)   --->   "%select_ln151_12 = select i1 %tmp_22, i32 200, i32 0" [loop_imperfect.c:151]   --->   Operation 181 'select' 'select_ln151_12' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln151_7 = add i32 %add_ln151_6, -100" [loop_imperfect.c:151]   --->   Operation 182 'add' 'add_ln151_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 183 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln151_8 = add i32 %add_ln151_7, %select_ln151_12" [loop_imperfect.c:151]   --->   Operation 183 'add' 'add_ln151_8' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_8, i32 31)" [loop_imperfect.c:137]   --->   Operation 184 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_8, i32 31)" [loop_imperfect.c:137]   --->   Operation 185 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.33>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln152_2 = sext i23 %tmp_20 to i27" [loop_imperfect.c:152]   --->   Operation 186 'sext' 'sext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (1.69ns)   --->   "%sub_ln152_2 = sub i27 %select_ln151_8, %sext_ln152_2" [loop_imperfect.c:152]   --->   Operation 187 'sub' 'sub_ln152_2' <Predicate = (tmp_19)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln153_1 = sext i21 %tmp_21 to i29" [loop_imperfect.c:153]   --->   Operation 188 'sext' 'sext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (1.59ns)   --->   "%sub_ln153_2 = sub i29 %select_ln151_7, %sext_ln153_1" [loop_imperfect.c:153]   --->   Operation 189 'sub' 'sub_ln153_2' <Predicate = (tmp_19)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (1.69ns)   --->   "%add_ln158_2 = add i27 %select_ln151_8, %sext_ln152_2" [loop_imperfect.c:158]   --->   Operation 190 'add' 'add_ln158_2' <Predicate = (!tmp_19)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (1.59ns)   --->   "%add_ln159_2 = add i29 %select_ln151_7, %sext_ln153_1" [loop_imperfect.c:159]   --->   Operation 191 'add' 'add_ln159_2' <Predicate = (!tmp_19)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.73ns)   --->   "%select_ln151_10 = select i1 %tmp_19, i29 %sub_ln153_2, i29 %add_ln159_2" [loop_imperfect.c:151]   --->   Operation 192 'select' 'select_ln151_10' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.59ns)   --->   "%select_ln151_11 = select i1 %tmp_19, i27 %sub_ln152_2, i27 %add_ln158_2" [loop_imperfect.c:151]   --->   Operation 193 'select' 'select_ln151_11' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_24 = call i22 @_ssdm_op_PartSelect.i22.i29.i32.i32(i29 %select_ln151_10, i32 7, i32 28)" [loop_imperfect.c:138]   --->   Operation 194 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_25 = call i20 @_ssdm_op_PartSelect.i20.i27.i32.i32(i27 %select_ln151_11, i32 7, i32 26)" [loop_imperfect.c:139]   --->   Operation 195 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.74ns)   --->   "%select_ln137_8 = select i1 %tmp_26, i32 100, i32 0" [loop_imperfect.c:137]   --->   Operation 196 'select' 'select_ln137_8' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.77>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln138_2 = sext i22 %tmp_24 to i27" [loop_imperfect.c:138]   --->   Operation 197 'sext' 'sext_ln138_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (1.69ns)   --->   "%sub_ln138_2 = sub i27 %select_ln151_11, %sext_ln138_2" [loop_imperfect.c:138]   --->   Operation 198 'sub' 'sub_ln138_2' <Predicate = (tmp_23)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i20 %tmp_25 to i29" [loop_imperfect.c:139]   --->   Operation 199 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (1.61ns)   --->   "%sub_ln139_2 = sub i29 %select_ln151_10, %sext_ln139" [loop_imperfect.c:139]   --->   Operation 200 'sub' 'sub_ln139_2' <Predicate = (tmp_23)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (1.69ns)   --->   "%add_ln144_2 = add i27 %select_ln151_11, %sext_ln138_2" [loop_imperfect.c:144]   --->   Operation 201 'add' 'add_ln144_2' <Predicate = (!tmp_23)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (1.61ns)   --->   "%add_ln145_2 = add i29 %select_ln151_10, %sext_ln139" [loop_imperfect.c:145]   --->   Operation 202 'add' 'add_ln145_2' <Predicate = (!tmp_23)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.59ns)   --->   "%select_ln137_6 = select i1 %tmp_23, i27 %sub_ln138_2, i27 %add_ln144_2" [loop_imperfect.c:137]   --->   Operation 203 'select' 'select_ln137_6' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (0.66ns)   --->   "%select_ln137_7 = select i1 %tmp_23, i29 %sub_ln139_2, i29 %add_ln145_2" [loop_imperfect.c:137]   --->   Operation 204 'select' 'select_ln137_7' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln137_2 = add i32 %add_ln151_8, -50" [loop_imperfect.c:137]   --->   Operation 205 'add' 'add_ln137_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 206 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln137_3 = add i32 %add_ln137_2, %select_ln137_8" [loop_imperfect.c:137]   --->   Operation 206 'add' 'add_ln137_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln137_3, i32 31)" [loop_imperfect.c:137]   --->   Operation 207 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_28 = call i22 @_ssdm_op_PartSelect.i22.i29.i32.i32(i29 %select_ln137_7, i32 7, i32 28)" [loop_imperfect.c:138]   --->   Operation 208 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_29 = call i20 @_ssdm_op_PartSelect.i20.i27.i32.i32(i27 %select_ln137_6, i32 7, i32 26)" [loop_imperfect.c:139]   --->   Operation 209 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (1.78ns)   --->   "%add_ln140_1 = add i32 %add_ln151_8, %select_ln137_8" [loop_imperfect.c:140]   --->   Operation 210 'add' 'add_ln140_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.41>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln138_3 = sext i22 %tmp_28 to i27" [loop_imperfect.c:138]   --->   Operation 211 'sext' 'sext_ln138_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (1.69ns)   --->   "%sub_ln138_3 = sub i27 %select_ln137_6, %sext_ln138_3" [loop_imperfect.c:138]   --->   Operation 212 'sub' 'sub_ln138_3' <Predicate = (tmp_27)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i20 %tmp_29 to i29" [loop_imperfect.c:139]   --->   Operation 213 'sext' 'sext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (1.63ns)   --->   "%sub_ln139_3 = sub i29 %select_ln137_7, %sext_ln139_1" [loop_imperfect.c:139]   --->   Operation 214 'sub' 'sub_ln139_3' <Predicate = (tmp_27)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (1.69ns)   --->   "%add_ln144_3 = add i27 %select_ln137_6, %sext_ln138_3" [loop_imperfect.c:144]   --->   Operation 215 'add' 'add_ln144_3' <Predicate = (!tmp_27)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (1.63ns)   --->   "%add_ln145_3 = add i29 %select_ln137_7, %sext_ln139_1" [loop_imperfect.c:145]   --->   Operation 216 'add' 'add_ln145_3' <Predicate = (!tmp_27)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (1.78ns)   --->   "%add_ln146_1 = add nsw i32 %add_ln137_3, -50" [loop_imperfect.c:146]   --->   Operation 217 'add' 'add_ln146_1' <Predicate = (!tmp_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.59ns)   --->   "%select_ln137_9 = select i1 %tmp_27, i27 %sub_ln138_3, i27 %add_ln144_3" [loop_imperfect.c:137]   --->   Operation 218 'select' 'select_ln137_9' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (0.64ns)   --->   "%select_ln137_10 = select i1 %tmp_27, i29 %sub_ln139_3, i29 %add_ln145_3" [loop_imperfect.c:137]   --->   Operation 219 'select' 'select_ln137_10' <Predicate = true> <Delay = 0.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 220 [1/1] (0.63ns)   --->   "%select_ln137_11 = select i1 %tmp_27, i32 %add_ln140_1, i32 %add_ln146_1" [loop_imperfect.c:137]   --->   Operation 220 'select' 'select_ln137_11' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_11, i32 31)" [loop_imperfect.c:151]   --->   Operation 221 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_31 = call i21 @_ssdm_op_PartSelect.i21.i29.i32.i32(i29 %select_ln137_10, i32 8, i32 28)" [loop_imperfect.c:152]   --->   Operation 222 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_32 = call i19 @_ssdm_op_PartSelect.i19.i27.i32.i32(i27 %select_ln137_9, i32 8, i32 26)" [loop_imperfect.c:153]   --->   Operation 223 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_11, i32 31)" [loop_imperfect.c:151]   --->   Operation 224 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.43>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln152_3 = sext i21 %tmp_31 to i27" [loop_imperfect.c:152]   --->   Operation 225 'sext' 'sext_ln152_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (1.69ns)   --->   "%sub_ln152_3 = sub i27 %select_ln137_9, %sext_ln152_3" [loop_imperfect.c:152]   --->   Operation 226 'sub' 'sub_ln152_3' <Predicate = (tmp_30)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln153_2 = sext i19 %tmp_32 to i29" [loop_imperfect.c:153]   --->   Operation 227 'sext' 'sext_ln153_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (1.65ns)   --->   "%sub_ln153_3 = sub i29 %select_ln137_10, %sext_ln153_2" [loop_imperfect.c:153]   --->   Operation 228 'sub' 'sub_ln153_3' <Predicate = (tmp_30)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 229 [1/1] (1.69ns)   --->   "%add_ln158_3 = add i27 %select_ln137_9, %sext_ln152_3" [loop_imperfect.c:158]   --->   Operation 229 'add' 'add_ln158_3' <Predicate = (!tmp_30)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 230 [1/1] (1.65ns)   --->   "%add_ln159_3 = add i29 %select_ln137_10, %sext_ln153_2" [loop_imperfect.c:159]   --->   Operation 230 'add' 'add_ln159_3' <Predicate = (!tmp_30)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 231 [1/1] (0.61ns)   --->   "%select_ln151_13 = select i1 %tmp_30, i29 %sub_ln153_3, i29 %add_ln159_3" [loop_imperfect.c:151]   --->   Operation 231 'select' 'select_ln151_13' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 232 [1/1] (0.59ns)   --->   "%select_ln151_14 = select i1 %tmp_30, i27 %sub_ln152_3, i27 %add_ln158_3" [loop_imperfect.c:151]   --->   Operation 232 'select' 'select_ln151_14' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 233 [1/1] (0.66ns)   --->   "%select_ln151_15 = select i1 %tmp_33, i32 32, i32 0" [loop_imperfect.c:151]   --->   Operation 233 'select' 'select_ln151_15' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln151_9 = add i32 %select_ln137_11, -16" [loop_imperfect.c:151]   --->   Operation 234 'add' 'add_ln151_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 235 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln151_10 = add i32 %add_ln151_9, %select_ln151_15" [loop_imperfect.c:151]   --->   Operation 235 'add' 'add_ln151_10' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_10, i32 31)" [loop_imperfect.c:151]   --->   Operation 236 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_35 = call i20 @_ssdm_op_PartSelect.i20.i29.i32.i32(i29 %select_ln151_13, i32 9, i32 28)" [loop_imperfect.c:152]   --->   Operation 237 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_36 = call i18 @_ssdm_op_PartSelect.i18.i27.i32.i32(i27 %select_ln151_14, i32 9, i32 26)" [loop_imperfect.c:153]   --->   Operation 238 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_10, i32 31)" [loop_imperfect.c:151]   --->   Operation 239 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.43>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln152_4 = sext i20 %tmp_35 to i27" [loop_imperfect.c:152]   --->   Operation 240 'sext' 'sext_ln152_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (1.69ns)   --->   "%sub_ln152_4 = sub i27 %select_ln151_14, %sext_ln152_4" [loop_imperfect.c:152]   --->   Operation 241 'sub' 'sub_ln152_4' <Predicate = (tmp_34)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln153_3 = sext i18 %tmp_36 to i29" [loop_imperfect.c:153]   --->   Operation 242 'sext' 'sext_ln153_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (1.67ns)   --->   "%sub_ln153_4 = sub i29 %select_ln151_13, %sext_ln153_3" [loop_imperfect.c:153]   --->   Operation 243 'sub' 'sub_ln153_4' <Predicate = (tmp_34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 244 [1/1] (1.69ns)   --->   "%add_ln158_4 = add i27 %select_ln151_14, %sext_ln152_4" [loop_imperfect.c:158]   --->   Operation 244 'add' 'add_ln158_4' <Predicate = (!tmp_34)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/1] (1.67ns)   --->   "%add_ln159_4 = add i29 %select_ln151_13, %sext_ln153_3" [loop_imperfect.c:159]   --->   Operation 245 'add' 'add_ln159_4' <Predicate = (!tmp_34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.59ns)   --->   "%select_ln151_16 = select i1 %tmp_34, i29 %sub_ln153_4, i29 %add_ln159_4" [loop_imperfect.c:151]   --->   Operation 246 'select' 'select_ln151_16' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 247 [1/1] (0.59ns)   --->   "%select_ln151_17 = select i1 %tmp_34, i27 %sub_ln152_4, i27 %add_ln158_4" [loop_imperfect.c:151]   --->   Operation 247 'select' 'select_ln151_17' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 248 [1/1] (0.65ns)   --->   "%select_ln151_18 = select i1 %tmp_37, i32 16, i32 0" [loop_imperfect.c:151]   --->   Operation 248 'select' 'select_ln151_18' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln151_11 = add i32 %add_ln151_10, -8" [loop_imperfect.c:151]   --->   Operation 249 'add' 'add_ln151_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 250 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln151_12 = add i32 %add_ln151_11, %select_ln151_18" [loop_imperfect.c:151]   --->   Operation 250 'add' 'add_ln151_12' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_12, i32 31)" [loop_imperfect.c:137]   --->   Operation 251 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_39 = call i19 @_ssdm_op_PartSelect.i19.i29.i32.i32(i29 %select_ln151_16, i32 10, i32 28)" [loop_imperfect.c:138]   --->   Operation 252 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_40 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %select_ln151_17, i32 10, i32 26)" [loop_imperfect.c:139]   --->   Operation 253 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_12, i32 31)" [loop_imperfect.c:137]   --->   Operation 254 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.28>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln138_4 = sext i19 %tmp_39 to i27" [loop_imperfect.c:138]   --->   Operation 255 'sext' 'sext_ln138_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (1.69ns)   --->   "%sub_ln138_4 = sub i27 %select_ln151_17, %sext_ln138_4" [loop_imperfect.c:138]   --->   Operation 256 'sub' 'sub_ln138_4' <Predicate = (tmp_38)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln139_2 = sext i17 %tmp_40 to i29" [loop_imperfect.c:139]   --->   Operation 257 'sext' 'sext_ln139_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (1.69ns)   --->   "%sub_ln139_4 = sub i29 %select_ln151_16, %sext_ln139_2" [loop_imperfect.c:139]   --->   Operation 258 'sub' 'sub_ln139_4' <Predicate = (tmp_38)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [1/1] (1.69ns)   --->   "%add_ln144_4 = add i27 %select_ln151_17, %sext_ln138_4" [loop_imperfect.c:144]   --->   Operation 259 'add' 'add_ln144_4' <Predicate = (!tmp_38)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 260 [1/1] (1.69ns)   --->   "%add_ln145_4 = add i29 %select_ln151_16, %sext_ln139_2" [loop_imperfect.c:145]   --->   Operation 260 'add' 'add_ln145_4' <Predicate = (!tmp_38)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 261 [1/1] (0.59ns)   --->   "%select_ln137_12 = select i1 %tmp_38, i27 %sub_ln138_4, i27 %add_ln144_4" [loop_imperfect.c:137]   --->   Operation 261 'select' 'select_ln137_12' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 262 [1/1] (0.56ns)   --->   "%select_ln137_13 = select i1 %tmp_38, i29 %sub_ln139_4, i29 %add_ln145_4" [loop_imperfect.c:137]   --->   Operation 262 'select' 'select_ln137_13' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 263 [1/1] (0.79ns)   --->   "%select_ln137_14 = select i1 %tmp_41, i32 8, i32 0" [loop_imperfect.c:137]   --->   Operation 263 'select' 'select_ln137_14' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_43 = call i19 @_ssdm_op_PartSelect.i19.i29.i32.i32(i29 %select_ln137_13, i32 10, i32 28)" [loop_imperfect.c:138]   --->   Operation 264 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_44 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %select_ln137_12, i32 10, i32 26)" [loop_imperfect.c:139]   --->   Operation 265 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.36>
ST_22 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln137_4 = add i32 %add_ln151_12, -4" [loop_imperfect.c:137]   --->   Operation 266 'add' 'add_ln137_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 267 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln137_5 = add i32 %add_ln137_4, %select_ln137_14" [loop_imperfect.c:137]   --->   Operation 267 'add' 'add_ln137_5' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln137_5, i32 31)" [loop_imperfect.c:137]   --->   Operation 268 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln138_5 = sext i19 %tmp_43 to i27" [loop_imperfect.c:138]   --->   Operation 269 'sext' 'sext_ln138_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (1.69ns)   --->   "%sub_ln138_5 = sub i27 %select_ln137_12, %sext_ln138_5" [loop_imperfect.c:138]   --->   Operation 270 'sub' 'sub_ln138_5' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln139_3 = sext i17 %tmp_44 to i29" [loop_imperfect.c:139]   --->   Operation 271 'sext' 'sext_ln139_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 272 [1/1] (1.71ns)   --->   "%sub_ln139_5 = sub i29 %select_ln137_13, %sext_ln139_3" [loop_imperfect.c:139]   --->   Operation 272 'sub' 'sub_ln139_5' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 273 [1/1] (1.78ns)   --->   "%add_ln140_2 = add i32 %add_ln151_12, %select_ln137_14" [loop_imperfect.c:140]   --->   Operation 273 'add' 'add_ln140_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 274 [1/1] (1.69ns)   --->   "%add_ln144_5 = add i27 %select_ln137_12, %sext_ln138_5" [loop_imperfect.c:144]   --->   Operation 274 'add' 'add_ln144_5' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 275 [1/1] (1.71ns)   --->   "%add_ln145_5 = add i29 %select_ln137_13, %sext_ln139_3" [loop_imperfect.c:145]   --->   Operation 275 'add' 'add_ln145_5' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 276 [1/1] (0.59ns)   --->   "%select_ln137_15 = select i1 %tmp_42, i27 %sub_ln138_5, i27 %add_ln144_5" [loop_imperfect.c:137]   --->   Operation 276 'select' 'select_ln137_15' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 277 [1/1] (0.58ns)   --->   "%select_ln137_16 = select i1 %tmp_42, i29 %sub_ln139_5, i29 %add_ln145_5" [loop_imperfect.c:137]   --->   Operation 277 'select' 'select_ln137_16' <Predicate = true> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_46 = call i18 @_ssdm_op_PartSelect.i18.i29.i32.i32(i29 %select_ln137_16, i32 11, i32 28)" [loop_imperfect.c:152]   --->   Operation 278 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_47 = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %select_ln137_15, i32 11, i32 26)" [loop_imperfect.c:153]   --->   Operation 279 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 3.07>
ST_23 : Operation 280 [1/1] (1.78ns)   --->   "%add_ln146_2 = add nsw i32 %add_ln137_5, -4" [loop_imperfect.c:146]   --->   Operation 280 'add' 'add_ln146_2' <Predicate = (!tmp_42)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 281 [1/1] (0.63ns)   --->   "%select_ln137_17 = select i1 %tmp_42, i32 %add_ln140_2, i32 %add_ln146_2" [loop_imperfect.c:137]   --->   Operation 281 'select' 'select_ln137_17' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_17, i32 31)" [loop_imperfect.c:151]   --->   Operation 282 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln152_5 = sext i18 %tmp_46 to i27" [loop_imperfect.c:152]   --->   Operation 283 'sext' 'sext_ln152_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (1.69ns)   --->   "%sub_ln152_5 = sub i27 %select_ln137_15, %sext_ln152_5" [loop_imperfect.c:152]   --->   Operation 284 'sub' 'sub_ln152_5' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln153_4 = sext i16 %tmp_47 to i29" [loop_imperfect.c:153]   --->   Operation 285 'sext' 'sext_ln153_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 286 [1/1] (1.72ns)   --->   "%sub_ln153_5 = sub i29 %select_ln137_16, %sext_ln153_4" [loop_imperfect.c:153]   --->   Operation 286 'sub' 'sub_ln153_5' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 287 [1/1] (1.69ns)   --->   "%add_ln158_5 = add i27 %select_ln137_15, %sext_ln152_5" [loop_imperfect.c:158]   --->   Operation 287 'add' 'add_ln158_5' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 288 [1/1] (1.72ns)   --->   "%add_ln159_5 = add i29 %select_ln137_16, %sext_ln153_4" [loop_imperfect.c:159]   --->   Operation 288 'add' 'add_ln159_5' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 289 [1/1] (0.58ns)   --->   "%select_ln151_19 = select i1 %tmp_45, i29 %sub_ln153_5, i29 %add_ln159_5" [loop_imperfect.c:151]   --->   Operation 289 'select' 'select_ln151_19' <Predicate = true> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 290 [1/1] (0.59ns)   --->   "%select_ln151_20 = select i1 %tmp_45, i27 %sub_ln152_5, i27 %add_ln158_5" [loop_imperfect.c:151]   --->   Operation 290 'select' 'select_ln151_20' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_17, i32 31)" [loop_imperfect.c:151]   --->   Operation 291 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.66ns)   --->   "%select_ln151_21 = select i1 %tmp_48, i32 4, i32 0" [loop_imperfect.c:151]   --->   Operation 292 'select' 'select_ln151_21' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_50 = call i17 @_ssdm_op_PartSelect.i17.i29.i32.i32(i29 %select_ln151_19, i32 12, i32 28)" [loop_imperfect.c:152]   --->   Operation 293 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_51 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %select_ln151_20, i32 12, i32 26)" [loop_imperfect.c:153]   --->   Operation 294 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %select_ln116 to i64" [loop_imperfect.c:169]   --->   Operation 295 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%sinh3_addr = getelementptr [5 x i17]* @sinh3, i64 0, i64 %zext_ln169" [loop_imperfect.c:169]   --->   Operation 296 'getelementptr' 'sinh3_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 297 [2/2] (2.66ns)   --->   "%sinh3_load = load i17* %sinh3_addr, align 4" [loop_imperfect.c:169]   --->   Operation 297 'load' 'sinh3_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%cosh2_addr = getelementptr [5 x i17]* @cosh2, i64 0, i64 %zext_ln169" [loop_imperfect.c:169]   --->   Operation 298 'getelementptr' 'cosh2_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 299 [2/2] (2.66ns)   --->   "%cosh2_load = load i17* %cosh2_addr, align 4" [loop_imperfect.c:169]   --->   Operation 299 'load' 'cosh2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>

State 24 <SV = 23> <Delay = 3.36>
ST_24 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln151_13 = add i32 %select_ln137_17, -2" [loop_imperfect.c:151]   --->   Operation 300 'add' 'add_ln151_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 301 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln151_14 = add i32 %add_ln151_13, %select_ln151_21" [loop_imperfect.c:151]   --->   Operation 301 'add' 'add_ln151_14' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_14, i32 31)" [loop_imperfect.c:151]   --->   Operation 302 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln152_6 = sext i17 %tmp_50 to i27" [loop_imperfect.c:152]   --->   Operation 303 'sext' 'sext_ln152_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (1.69ns)   --->   "%sub_ln152_6 = sub i27 %select_ln151_20, %sext_ln152_6" [loop_imperfect.c:152]   --->   Operation 304 'sub' 'sub_ln152_6' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln153_5 = sext i15 %tmp_51 to i29" [loop_imperfect.c:153]   --->   Operation 305 'sext' 'sext_ln153_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 306 [1/1] (1.72ns)   --->   "%sub_ln153_6 = sub i29 %select_ln151_19, %sext_ln153_5" [loop_imperfect.c:153]   --->   Operation 306 'sub' 'sub_ln153_6' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (1.69ns)   --->   "%add_ln158_6 = add i27 %select_ln151_20, %sext_ln152_6" [loop_imperfect.c:158]   --->   Operation 307 'add' 'add_ln158_6' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 308 [1/1] (1.72ns)   --->   "%add_ln159_6 = add i29 %select_ln151_19, %sext_ln153_5" [loop_imperfect.c:159]   --->   Operation 308 'add' 'add_ln159_6' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 309 [1/1] (0.58ns)   --->   "%select_ln151_22 = select i1 %tmp_49, i29 %sub_ln153_6, i29 %add_ln159_6" [loop_imperfect.c:151]   --->   Operation 309 'select' 'select_ln151_22' <Predicate = true> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 310 [1/1] (0.59ns)   --->   "%select_ln151_23 = select i1 %tmp_49, i27 %sub_ln152_6, i27 %add_ln158_6" [loop_imperfect.c:151]   --->   Operation 310 'select' 'select_ln151_23' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 311 [1/2] (2.66ns)   --->   "%sinh3_load = load i17* %sinh3_addr, align 4" [loop_imperfect.c:169]   --->   Operation 311 'load' 'sinh3_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>
ST_24 : Operation 312 [1/2] (2.66ns)   --->   "%cosh2_load = load i17* %cosh2_addr, align 4" [loop_imperfect.c:169]   --->   Operation 312 'load' 'cosh2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>

State 25 <SV = 24> <Delay = 3.34>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln151_2 = sext i29 %select_ln151_22 to i32" [loop_imperfect.c:151]   --->   Operation 313 'sext' 'sext_ln151_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln151_3 = sext i27 %select_ln151_23 to i32" [loop_imperfect.c:151]   --->   Operation 314 'sext' 'sext_ln151_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i17 %sinh3_load to i32" [loop_imperfect.c:169]   --->   Operation 315 'zext' 'zext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [7/7] (1.71ns)   --->   "%mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3" [loop_imperfect.c:169]   --->   Operation 316 'mul' 'mul_ln169' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i17 %cosh2_load to i32" [loop_imperfect.c:169]   --->   Operation 317 'zext' 'zext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 318 [5/5] (3.34ns)   --->   "%mul_ln169_1 = mul nsw i32 %zext_ln169_2, %sext_ln151_2" [loop_imperfect.c:169]   --->   Operation 318 'mul' 'mul_ln169_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 319 [7/7] (1.71ns)   --->   "%mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3" [loop_imperfect.c:171]   --->   Operation 319 'mul' 'mul_ln171' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 320 [5/5] (3.34ns)   --->   "%mul_ln171_1 = mul nsw i32 %zext_ln169_1, %sext_ln151_2" [loop_imperfect.c:171]   --->   Operation 320 'mul' 'mul_ln171_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.34>
ST_26 : Operation 321 [6/7] (1.71ns)   --->   "%mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3" [loop_imperfect.c:169]   --->   Operation 321 'mul' 'mul_ln169' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 322 [4/5] (3.34ns)   --->   "%mul_ln169_1 = mul nsw i32 %zext_ln169_2, %sext_ln151_2" [loop_imperfect.c:169]   --->   Operation 322 'mul' 'mul_ln169_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 323 [6/7] (1.71ns)   --->   "%mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3" [loop_imperfect.c:171]   --->   Operation 323 'mul' 'mul_ln171' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 324 [4/5] (3.34ns)   --->   "%mul_ln171_1 = mul nsw i32 %zext_ln169_1, %sext_ln151_2" [loop_imperfect.c:171]   --->   Operation 324 'mul' 'mul_ln171_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.34>
ST_27 : Operation 325 [5/7] (1.71ns)   --->   "%mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3" [loop_imperfect.c:169]   --->   Operation 325 'mul' 'mul_ln169' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 326 [3/5] (3.34ns)   --->   "%mul_ln169_1 = mul nsw i32 %zext_ln169_2, %sext_ln151_2" [loop_imperfect.c:169]   --->   Operation 326 'mul' 'mul_ln169_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 327 [5/7] (1.71ns)   --->   "%mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3" [loop_imperfect.c:171]   --->   Operation 327 'mul' 'mul_ln171' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 328 [3/5] (3.34ns)   --->   "%mul_ln171_1 = mul nsw i32 %zext_ln169_1, %sext_ln151_2" [loop_imperfect.c:171]   --->   Operation 328 'mul' 'mul_ln171_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.34>
ST_28 : Operation 329 [4/7] (1.71ns)   --->   "%mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3" [loop_imperfect.c:169]   --->   Operation 329 'mul' 'mul_ln169' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 330 [2/5] (3.34ns)   --->   "%mul_ln169_1 = mul nsw i32 %zext_ln169_2, %sext_ln151_2" [loop_imperfect.c:169]   --->   Operation 330 'mul' 'mul_ln169_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 331 [4/7] (1.71ns)   --->   "%mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3" [loop_imperfect.c:171]   --->   Operation 331 'mul' 'mul_ln171' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 332 [2/5] (3.34ns)   --->   "%mul_ln171_1 = mul nsw i32 %zext_ln169_1, %sext_ln151_2" [loop_imperfect.c:171]   --->   Operation 332 'mul' 'mul_ln171_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.34>
ST_29 : Operation 333 [3/7] (1.71ns)   --->   "%mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3" [loop_imperfect.c:169]   --->   Operation 333 'mul' 'mul_ln169' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 334 [1/5] (3.34ns)   --->   "%mul_ln169_1 = mul nsw i32 %zext_ln169_2, %sext_ln151_2" [loop_imperfect.c:169]   --->   Operation 334 'mul' 'mul_ln169_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 335 [3/7] (1.71ns)   --->   "%mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3" [loop_imperfect.c:171]   --->   Operation 335 'mul' 'mul_ln171' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 336 [1/5] (3.34ns)   --->   "%mul_ln171_1 = mul nsw i32 %zext_ln169_1, %sext_ln151_2" [loop_imperfect.c:171]   --->   Operation 336 'mul' 'mul_ln171_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.71>
ST_30 : Operation 337 [2/7] (1.71ns)   --->   "%mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3" [loop_imperfect.c:169]   --->   Operation 337 'mul' 'mul_ln169' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 338 [2/7] (1.71ns)   --->   "%mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3" [loop_imperfect.c:171]   --->   Operation 338 'mul' 'mul_ln171' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.49>
ST_31 : Operation 339 [1/7] (1.71ns)   --->   "%mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3" [loop_imperfect.c:169]   --->   Operation 339 'mul' 'mul_ln169' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 340 [1/1] (1.78ns)   --->   "%result_cosh = add nsw i32 %mul_ln169, %mul_ln169_1" [loop_imperfect.c:169]   --->   Operation 340 'add' 'result_cosh' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 341 [1/7] (1.71ns)   --->   "%mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3" [loop_imperfect.c:171]   --->   Operation 341 'mul' 'mul_ln171' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 342 [1/1] (1.78ns)   --->   "%add_ln171 = add nsw i32 %mul_ln171_1, %mul_ln171" [loop_imperfect.c:171]   --->   Operation 342 'add' 'add_ln171' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %add_ln171, i32 12, i32 31)" [loop_imperfect.c:171]   --->   Operation 343 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 2.58>
ST_32 : Operation 344 [1/1] (0.00ns)   --->   "%result_sinh = sext i20 %trunc_ln6 to i32" [loop_imperfect.c:171]   --->   Operation 344 'sext' 'result_sinh' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 345 [36/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 345 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.58>
ST_33 : Operation 346 [35/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 346 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.58>
ST_34 : Operation 347 [34/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 347 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.58>
ST_35 : Operation 348 [33/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 348 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.58>
ST_36 : Operation 349 [32/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 349 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.58>
ST_37 : Operation 350 [31/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 350 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.58>
ST_38 : Operation 351 [30/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 351 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.58>
ST_39 : Operation 352 [29/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 352 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.58>
ST_40 : Operation 353 [28/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 353 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.58>
ST_41 : Operation 354 [27/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 354 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.58>
ST_42 : Operation 355 [26/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 355 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.58>
ST_43 : Operation 356 [25/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 356 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.58>
ST_44 : Operation 357 [24/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 357 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.58>
ST_45 : Operation 358 [23/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 358 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.58>
ST_46 : Operation 359 [22/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 359 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.58>
ST_47 : Operation 360 [21/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 360 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.58>
ST_48 : Operation 361 [20/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 361 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.58>
ST_49 : Operation 362 [19/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 362 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.58>
ST_50 : Operation 363 [18/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 363 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.58>
ST_51 : Operation 364 [17/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 364 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.58>
ST_52 : Operation 365 [16/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 365 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.58>
ST_53 : Operation 366 [15/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 366 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.58>
ST_54 : Operation 367 [14/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 367 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.58>
ST_55 : Operation 368 [13/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 368 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.58>
ST_56 : Operation 369 [12/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 369 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.58>
ST_57 : Operation 370 [11/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 370 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.58>
ST_58 : Operation 371 [10/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 371 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.58>
ST_59 : Operation 372 [9/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 372 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.58>
ST_60 : Operation 373 [8/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 373 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.58>
ST_61 : Operation 374 [7/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 374 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.58>
ST_62 : Operation 375 [6/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 375 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.58>
ST_63 : Operation 376 [5/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 376 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.58>
ST_64 : Operation 377 [4/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 377 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.58>
ST_65 : Operation 378 [3/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 378 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.58>
ST_66 : Operation 379 [2/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 379 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.58>
ST_67 : Operation 380 [1/36] (2.58ns)   --->   "%result = sdiv i32 %result_cosh, %result_sinh" [loop_imperfect.c:174]   --->   Operation 380 'sdiv' 'result' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.06>
ST_68 : Operation 381 [1/1] (1.06ns)   --->   "br label %._crit_edge" [loop_imperfect.c:175]   --->   Operation 381 'br' <Predicate = true> <Delay = 1.06>

State 69 <SV = 68> <Delay = 2.66>
ST_69 : Operation 382 [1/1] (0.00ns)   --->   "%result_0 = phi i32 [ %result, %_ifconv ], [ 4096, %2 ]"   --->   Operation 382 'phi' 'result_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 383 [1/1] (2.66ns)   --->   "store i32 %result_0, i32* %A_addr, align 4" [loop_imperfect.c:178]   --->   Operation 383 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_69 : Operation 384 [1/1] (0.00ns)   --->   "br label %1" [loop_imperfect.c:101]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:101) [12]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:101) [12]  (0 ns)
	'getelementptr' operation ('idx_addr', loop_imperfect.c:105) [19]  (0 ns)
	'load' operation ('idx_load', loop_imperfect.c:105) on array 'idx' [20]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('idx_load', loop_imperfect.c:105) on array 'idx' [20]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('beta', loop_imperfect.c:105) on array 'A' [23]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('beta', loop_imperfect.c:105) on array 'A' [23]  (2.66 ns)

 <State 6>: 2.61ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln108', loop_imperfect.c:108) [24]  (1.55 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', loop_imperfect.c:174) [263]  (1.06 ns)

 <State 7>: 2.44ns
The critical path consists of the following:
	'select' operation ('select_ln116', loop_imperfect.c:116) [32]  (0.654 ns)
	'sub' operation ('beta', loop_imperfect.c:127) [35]  (1.78 ns)

 <State 8>: 2.63ns
The critical path consists of the following:
	'select' operation ('select_ln151', loop_imperfect.c:151) [37]  (0 ns)
	'add' operation ('add_ln151', loop_imperfect.c:151) [38]  (1.78 ns)
	'select' operation ('select_ln151_3', loop_imperfect.c:151) [48]  (0.846 ns)

 <State 9>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln151_1', loop_imperfect.c:151) [49]  (0 ns)
	'add' operation ('add_ln151_2', loop_imperfect.c:151) [50]  (2.78 ns)

 <State 10>: 0.808ns
The critical path consists of the following:
	'select' operation ('select_ln151_6', loop_imperfect.c:151) [64]  (0.808 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln151_3', loop_imperfect.c:151) [65]  (0 ns)
	'add' operation ('add_ln151_4', loop_imperfect.c:151) [66]  (2.78 ns)

 <State 12>: 3.41ns
The critical path consists of the following:
	'select' operation ('select_ln137_2', loop_imperfect.c:137) [81]  (0.633 ns)
	'add' operation ('add_ln137_1', loop_imperfect.c:137) [83]  (2.78 ns)

 <State 13>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln146', loop_imperfect.c:146) [94]  (1.78 ns)
	'select' operation ('select_ln137_5', loop_imperfect.c:137) [98]  (0.631 ns)

 <State 14>: 3.23ns
The critical path consists of the following:
	'select' operation ('select_ln151_9', loop_imperfect.c:151) [111]  (0.457 ns)
	'add' operation ('add_ln151_6', loop_imperfect.c:151) [113]  (2.78 ns)

 <State 15>: 3.37ns
The critical path consists of the following:
	'select' operation ('select_ln151_12', loop_imperfect.c:151) [126]  (0.599 ns)
	'add' operation ('add_ln151_8', loop_imperfect.c:151) [128]  (2.78 ns)

 <State 16>: 2.33ns
The critical path consists of the following:
	'sub' operation ('sub_ln153_2', loop_imperfect.c:153) [120]  (1.6 ns)
	'select' operation ('select_ln151_10', loop_imperfect.c:151) [123]  (0.731 ns)

 <State 17>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln137_2', loop_imperfect.c:137) [142]  (0 ns)
	'add' operation ('add_ln137_3', loop_imperfect.c:137) [143]  (2.78 ns)

 <State 18>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln146_1', loop_imperfect.c:146) [154]  (1.78 ns)
	'select' operation ('select_ln137_11', loop_imperfect.c:137) [157]  (0.631 ns)

 <State 19>: 3.44ns
The critical path consists of the following:
	'select' operation ('select_ln151_15', loop_imperfect.c:151) [170]  (0.66 ns)
	'add' operation ('add_ln151_10', loop_imperfect.c:151) [172]  (2.78 ns)

 <State 20>: 3.43ns
The critical path consists of the following:
	'select' operation ('select_ln151_18', loop_imperfect.c:151) [185]  (0.656 ns)
	'add' operation ('add_ln151_12', loop_imperfect.c:151) [187]  (2.78 ns)

 <State 21>: 2.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln138_4', loop_imperfect.c:138) [191]  (1.69 ns)
	'select' operation ('select_ln137_12', loop_imperfect.c:137) [197]  (0.593 ns)

 <State 22>: 3.37ns
The critical path consists of the following:
	'add' operation ('add_ln137_4', loop_imperfect.c:137) [201]  (0 ns)
	'add' operation ('add_ln137_5', loop_imperfect.c:137) [202]  (2.78 ns)
	'select' operation ('select_ln137_15', loop_imperfect.c:137) [214]  (0.593 ns)

 <State 23>: 3.08ns
The critical path consists of the following:
	'add' operation ('add_ln146_2', loop_imperfect.c:146) [213]  (1.78 ns)
	'select' operation ('select_ln137_17', loop_imperfect.c:137) [216]  (0.631 ns)
	'select' operation ('select_ln151_21', loop_imperfect.c:151) [229]  (0.66 ns)

 <State 24>: 3.37ns
The critical path consists of the following:
	'add' operation ('add_ln151_13', loop_imperfect.c:151) [230]  (0 ns)
	'add' operation ('add_ln151_14', loop_imperfect.c:151) [231]  (2.78 ns)
	'select' operation ('select_ln151_23', loop_imperfect.c:151) [243]  (0.593 ns)

 <State 25>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln169_1', loop_imperfect.c:169) [253]  (3.35 ns)

 <State 26>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln169_1', loop_imperfect.c:169) [253]  (3.35 ns)

 <State 27>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln169_1', loop_imperfect.c:169) [253]  (3.35 ns)

 <State 28>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln169_1', loop_imperfect.c:169) [253]  (3.35 ns)

 <State 29>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln169_1', loop_imperfect.c:169) [253]  (3.35 ns)

 <State 30>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul_ln169', loop_imperfect.c:169) [249]  (1.71 ns)

 <State 31>: 3.5ns
The critical path consists of the following:
	'mul' operation ('mul_ln169', loop_imperfect.c:169) [249]  (1.71 ns)
	'add' operation ('result_cosh', loop_imperfect.c:169) [254]  (1.78 ns)

 <State 32>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 33>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 34>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 35>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 36>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 37>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 38>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 39>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 40>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 41>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 42>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 43>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 44>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 45>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 46>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 47>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 48>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 49>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 50>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 51>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 52>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 53>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 54>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 55>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 56>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 57>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 58>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 59>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 60>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 61>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 62>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 63>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 64>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 65>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 66>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 67>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('result', loop_imperfect.c:174) [260]  (2.58 ns)

 <State 68>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('result') with incoming values : ('result', loop_imperfect.c:174) [263]  (1.06 ns)

 <State 69>: 2.66ns
The critical path consists of the following:
	'phi' operation ('result') with incoming values : ('result', loop_imperfect.c:174) [263]  (0 ns)
	'store' operation ('store_ln178', loop_imperfect.c:178) of variable 'result' on array 'A' [264]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
