Classic Timing Analyzer report for zjw_kongzhiqi
Sun Dec 08 10:34:27 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.874 ns   ; z    ; CS ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 17.874 ns       ; z    ; CS    ;
; N/A   ; None              ; 17.166 ns       ; z    ; DL    ;
; N/A   ; None              ; 17.076 ns       ; z    ; LDPC  ;
; N/A   ; None              ; 16.930 ns       ; jz   ; CS    ;
; N/A   ; None              ; 16.222 ns       ; jz   ; DL    ;
; N/A   ; None              ; 16.132 ns       ; jz   ; LDPC  ;
; N/A   ; None              ; 15.107 ns       ; sub  ; FBUS  ;
; N/A   ; None              ; 14.917 ns       ; sub  ; M     ;
; N/A   ; None              ; 14.868 ns       ; nop  ; WE    ;
; N/A   ; None              ; 14.804 ns       ; not1 ; FBUS  ;
; N/A   ; None              ; 14.614 ns       ; not1 ; M     ;
; N/A   ; None              ; 14.601 ns       ; jc   ; CS    ;
; N/A   ; None              ; 14.589 ns       ; rsl  ; FBUS  ;
; N/A   ; None              ; 14.426 ns       ; jc   ; WE    ;
; N/A   ; None              ; 14.395 ns       ; jc   ; INPC  ;
; N/A   ; None              ; 14.385 ns       ; halt ; WE    ;
; N/A   ; None              ; 13.893 ns       ; jc   ; DL    ;
; N/A   ; None              ; 13.873 ns       ; jmp  ; CS    ;
; N/A   ; None              ; 13.870 ns       ; movb ; FBUS  ;
; N/A   ; None              ; 13.803 ns       ; jc   ; LDPC  ;
; N/A   ; None              ; 13.697 ns       ; jmp  ; WE    ;
; N/A   ; None              ; 13.697 ns       ; sm   ; WE    ;
; N/A   ; None              ; 13.682 ns       ; movb ; CS    ;
; N/A   ; None              ; 13.605 ns       ; z    ; INPC  ;
; N/A   ; None              ; 13.597 ns       ; movb ; WE    ;
; N/A   ; None              ; 13.333 ns       ; jz   ; WE    ;
; N/A   ; None              ; 13.166 ns       ; c    ; CS    ;
; N/A   ; None              ; 13.165 ns       ; jmp  ; DL    ;
; N/A   ; None              ; 13.127 ns       ; mova ; FBUS  ;
; N/A   ; None              ; 13.084 ns       ; rsr  ; FBUS  ;
; N/A   ; None              ; 13.075 ns       ; jmp  ; LDPC  ;
; N/A   ; None              ; 12.951 ns       ; c    ; INPC  ;
; N/A   ; None              ; 12.847 ns       ; sm   ; CS    ;
; N/A   ; None              ; 12.743 ns       ; out1 ; WE    ;
; N/A   ; None              ; 12.661 ns       ; jz   ; INPC  ;
; N/A   ; None              ; 12.508 ns       ; sm   ; DL    ;
; N/A   ; None              ; 12.458 ns       ; c    ; DL    ;
; N/A   ; None              ; 12.368 ns       ; c    ; LDPC  ;
; N/A   ; None              ; 11.662 ns       ; movc ; DL    ;
; N/A   ; None              ; 11.570 ns       ; movc ; CS    ;
; N/A   ; None              ; 10.984 ns       ; sm   ; INPC  ;
; N/A   ; None              ; 9.440 ns        ; rsr  ; FRBUS ;
; N/A   ; None              ; 9.020 ns        ; sm   ; LDIR  ;
; N/A   ; None              ; 9.008 ns        ; rsl  ; FLBUS ;
; N/A   ; None              ; 9.006 ns        ; out1 ; IFOUT ;
; N/A   ; None              ; 8.998 ns        ; in1  ; IFIN  ;
; N/A   ; None              ; 8.952 ns        ; movb ; XL    ;
; N/A   ; None              ; 8.639 ns        ; or1  ; FBUS  ;
; N/A   ; None              ; 8.449 ns        ; or1  ; M     ;
; N/A   ; None              ; 8.342 ns        ; add  ; FBUS  ;
; N/A   ; None              ; 8.152 ns        ; add  ; M     ;
+-------+-------------------+-----------------+------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 08 10:34:27 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_kongzhiqi -c zjw_kongzhiqi --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MADD[0]$latch" is a latch
    Warning: Node "MADD[1]$latch" is a latch
Info: Longest tpd from source pin "z" to destination pin "CS" is 17.874 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_79; Fanout = 2; PIN Node = 'z'
    Info: 2: + IC(7.880 ns) + CELL(0.442 ns) = 9.791 ns; Loc. = LC_X1_Y10_N4; Fanout = 1; COMB Node = 'DL~6'
    Info: 3: + IC(1.794 ns) + CELL(0.442 ns) = 12.027 ns; Loc. = LC_X11_Y10_N1; Fanout = 3; COMB Node = 'LDPC~2'
    Info: 4: + IC(0.438 ns) + CELL(0.590 ns) = 13.055 ns; Loc. = LC_X11_Y10_N4; Fanout = 1; COMB Node = 'CS~4'
    Info: 5: + IC(2.711 ns) + CELL(2.108 ns) = 17.874 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'CS'
    Info: Total cell delay = 5.051 ns ( 28.26 % )
    Info: Total interconnect delay = 12.823 ns ( 71.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Sun Dec 08 10:34:27 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


