// Seed: 1438179360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10 = 1;
  assign id_4 = 1;
  tri1 id_11;
  assign id_11 = 1;
  wire id_12;
  id_13(
      .id_0(), .id_1(1)
  );
  wire id_14;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output wire id_2,
    input wire id_3,
    input uwire id_4,
    input wire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    output supply0 id_10,
    output supply0 id_11,
    input supply0 id_12
);
  wire id_14;
  module_0(
      id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14
  );
endmodule
