# Verilog-HDL
this rep contains 64 bit adder using subsequent lower ones till date
