// Seed: 1810799365
module module_0 ();
endmodule
program module_1;
  logic id_1;
  ;
  module_0 modCall_1 ();
  assign id_1 = -1'h0;
  always $unsigned(55);
  ;
  parameter id_2 = 1;
endprogram
module module_2 (
    input  wand  id_0,
    output wire  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output wor   id_4,
    input  uwire id_5,
    input  wire  id_6
);
endmodule
module module_3 #(
    parameter id_4 = 32'd41
) (
    output wire id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output wire id_3,
    input  tri  _id_4
);
  assign id_0 = -1'b0 && 1;
  and primCall (id_0, id_2, id_1, id_6);
  logic [7:0][id_4] id_6;
  ;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_2
  );
endmodule
