\doxysection{SWPMI\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_s_w_p_m_i___type_def}{}\label{struct_s_w_p_m_i___type_def}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}}


Single Wire Protocol Master Interface SPWMI.  




{\ttfamily \#include $<$stm32l471xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a0268254262e53d01b867ab00e8e38424}{RFL}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a40540a209bca9f0e2045a5748e1803da}{TDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}{RDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Single Wire Protocol Master Interface SPWMI. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_s_w_p_m_i___type_def_a092e59d908b2ca112e31047e942340cb}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \label{struct_s_w_p_m_i___type_def_a092e59d908b2ca112e31047e942340cb} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BRR}

SWPMI bitrate register, Address offset\+: 0x04 \Hypertarget{struct_s_w_p_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!CR@{CR}}
\index{CR@{CR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_s_w_p_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

SWPMI Configuration/\+Control register, Address offset\+: 0x00 \Hypertarget{struct_s_w_p_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \label{struct_s_w_p_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

SWPMI Interrupt Flag Clear register, Address offset\+: 0x10 \Hypertarget{struct_s_w_p_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!IER@{IER}}
\index{IER@{IER}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \label{struct_s_w_p_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

SWPMI Interrupt Enable register, Address offset\+: 0x14 \Hypertarget{struct_s_w_p_m_i___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \label{struct_s_w_p_m_i___type_def_ab3c49a96815fcbee63d95e1e74f20e75} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

SWPMI Interrupt and Status register, Address offset\+: 0x0C \Hypertarget{struct_s_w_p_m_i___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!OR@{OR}}
\index{OR@{OR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \label{struct_s_w_p_m_i___type_def_a75ade4a9b3d40781fd80ce3e6589e98b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OR}

SWPMI Option register, Address offset\+: 0x24 \Hypertarget{struct_s_w_p_m_i___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!RDR@{RDR}}
\index{RDR@{RDR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDR}{RDR}}
{\footnotesize\ttfamily \label{struct_s_w_p_m_i___type_def_a8aa81f5cac584bdef4235fcc7e8fa745} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDR}

SWPMI Receive data register, Address offset\+: 0x20 \Hypertarget{struct_s_w_p_m_i___type_def_ac4ac04e673b5b8320d53f7b0947db902}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_s_w_p_m_i___type_def_ac4ac04e673b5b8320d53f7b0947db902} 
uint32\+\_\+t RESERVED1}

Reserved, 0x08 ~\newline
 \Hypertarget{struct_s_w_p_m_i___type_def_a0268254262e53d01b867ab00e8e38424}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!RFL@{RFL}}
\index{RFL@{RFL}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RFL}{RFL}}
{\footnotesize\ttfamily \label{struct_s_w_p_m_i___type_def_a0268254262e53d01b867ab00e8e38424} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RFL}

SWPMI Receive Frame Length register, Address offset\+: 0x18 \Hypertarget{struct_s_w_p_m_i___type_def_a40540a209bca9f0e2045a5748e1803da}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!TDR@{TDR}}
\index{TDR@{TDR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDR}{TDR}}
{\footnotesize\ttfamily \label{struct_s_w_p_m_i___type_def_a40540a209bca9f0e2045a5748e1803da} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TDR}

SWPMI Transmit data register, Address offset\+: 0x1C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l471xx_8h}{stm32l471xx.\+h}}\end{DoxyCompactItemize}
