strict digraph "compose( ,  )" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0df52a4250>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df524e2d0>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df524e2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"8:CX"	[ast="<pyverilog.vparser.ast.CasexStatement object at 0x7f0df52a4410>",
		fillcolor=lightgray,
		label="8:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"8:CX" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0df5335e50>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0df52a4150>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df5256850>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df5256850>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_7:AL"	[def_var="['pos']",
		label="Leaf_7:AL"];
	"9:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0df52a7ed0>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"17:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df52a7b10>",
		fillcolor=cadetblue,
		label="17:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df52a7b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"17:CA" -> "17:BS"	[cond="[]",
		lineno=None];
	"15:CX"	[ast="<pyverilog.vparser.ast.CasexStatement object at 0x7f0df52a7990>",
		fillcolor=lightgray,
		label="15:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"15:CX" -> "17:CA"	[cond="['in']",
		label=in,
		lineno=15];
	"18:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0df52a7d50>",
		fillcolor=lightcyan,
		label="18:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:CX" -> "18:CA"	[cond="['in']",
		label=in,
		lineno=15];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0df52b2690>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:CX" -> "16:CA"	[cond="['in']",
		label=in,
		lineno=15];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0df524e510>",
		clk_sens=False,
		fillcolor=gold,
		label="14:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"14:AL" -> "15:CX"	[cond="[]",
		lineno=None];
	"18:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df52a72d0>",
		fillcolor=cadetblue,
		label="18:BS
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df52a72d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_14:AL"	[def_var="['pos']",
		label="Leaf_14:AL"];
	"18:BS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"18:CA" -> "18:BS"	[cond="[]",
		lineno=None];
	"11:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"9:CA" -> "9:BS"	[cond="[]",
		lineno=None];
	"17:BS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"7:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0df52ab090>",
		clk_sens=False,
		fillcolor=gold,
		label="7:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:AL" -> "8:CX"	[cond="[]",
		lineno=None];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df52bd650>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df52bd650>]",
		style=filled,
		typ=BlockingSubstitution];
	"16:BS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df52a4510>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0df52a4510>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"16:CA" -> "16:BS"	[cond="[]",
		lineno=None];
}
