# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CAN_2Ch_BRAM_GW.srcs/sources_1/bd/can_test/ipshared/ec67/hdl" --include "../../../../CAN_2Ch_BRAM_GW.gen/sources_1/bd/can_test/ipshared/7698" \
"../../../../CAN_2Ch_BRAM_GW.ip_user_files/bd/can_test/ip/can_test_xbar_0/sim/can_test_xbar_0.v" \
"../../../../CAN_2Ch_BRAM_GW.ip_user_files/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2_clk_wiz.v" \
"../../../../CAN_2Ch_BRAM_GW.ip_user_files/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.v" \
"../../../../CAN_2Ch_BRAM_GW.ip_user_files/bd/can_test/ip/can_test_axi_bram_ctrl_0_bram_0/sim/can_test_axi_bram_ctrl_0_bram_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
