ğŸ“– Overview
This project implements a PMOS-enabled Sense Amplifier SRAM System featuring an innovative active-low PMOS enable mechanism for enhanced power efficiency in memory systems. The design demonstrates significant power savings (35-40%) compared to conventional NMOS-based sense amplifiers while maintaining robust performance characteristics.

âš¡ Key Features
  1) Active-Low PMOS Enable - Power-gating innovation
  2) 40mV Voltage Sensitivity - Reliable signal detection
  3) Real-time Performance Monitoring - Built-in metrics
  4) 5-State FSM Control - Robust operation management

ğŸ— Architecture
System Block Diagram
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              PMOS SRAM SYSTEM                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚   CONTROL   â”‚  â”‚   6T SRAM   â”‚  â”‚  SENSE   â”‚ â”‚
â”‚  â”‚   FSM       â”‚  â”‚   CELL      â”‚  â”‚ AMPLIFIERâ”‚ â”‚
â”‚  â”‚             â”‚  â”‚             â”‚  â”‚ (PMOS)   â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚          â”‚               â”‚               â”‚      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚ PRECHARGE   â”‚  â”‚  BITLINE    â”‚  â”‚ VOLTAGE  â”‚ â”‚
â”‚  â”‚ CIRCUIT     â”‚  â”‚  NETWORK    â”‚  â”‚ SENSING  â”‚ â”‚
â”‚  â”‚             â”‚  â”‚             â”‚  â”‚  LOGIC   â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

ğŸ›  Installation & Usage
Prerequisites
  1) Xilinx Vivado 2025.1 or later
  2) Artix-7 FPGA Board (xc7a35ticsg324-1L compatible)
  3) Verilog/SystemVerilog simulation environment


ğŸ¯ Applications
  1) Low-Power Memory Systems
  2) IoT and Edge Computing Devices
  3) Battery-Powered Embedded Systems
  4) High-Density SRAM Arrays
  5) Academic Research in Low-Power VLSI

ğŸ”® Future Work
  1) ASIC implementation in 28nm/16nm processes
  2) Integration with RISC-V processor systems
  3) Advanced power gating techniques
  4) Machine learning-based optimization
  5) 3D-stacked memory integration
