Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Nov 26 10:40:01 2025
| Host         : sogang-500TGA-500SGA running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_riscv_cache_wrapper_timing_summary_routed.rpt -pb design_riscv_cache_wrapper_timing_summary_routed.pb -rpx design_riscv_cache_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_riscv_cache_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                               135         
LUTAR-1    Warning   LUT drives async reset alert                            38          
PDRC-190   Warning   Suboptimally placed synchronized register chain         13          
TIMING-16  Warning   Large setup violation                                   1000        
TIMING-18  Warning   Missing input or output delay                           15          
TIMING-20  Warning   Non-clocked latch                                       16          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (51)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.112   -10615.998                   4156                36451        0.024        0.000                      0                36381        3.000        0.000                       0                 15315  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
BOARD_CLK_IN                                                                                {0.000 5.000}      10.000          100.000         
  clk_out1_design_riscv_cache_clk_wiz_0_0                                                   {0.000 6.250}      12.500          80.000          
  clk_out2_design_riscv_cache_clk_wiz_0_0                                                   {0.000 5.000}      10.000          100.000         
  clkfbout_design_riscv_cache_clk_wiz_0_0                                                   {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BOARD_CLK_IN                                                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_design_riscv_cache_clk_wiz_0_0                                                         2.850        0.000                      0                  875        0.029        0.000                      0                  875        5.270        0.000                       0                   519  
  clk_out2_design_riscv_cache_clk_wiz_0_0                                                        -7.112   -10594.524                   4131                30524        0.024        0.000                      0                30524        3.750        0.000                       0                 14309  
  clkfbout_design_riscv_cache_clk_wiz_0_0                                                                                                                                                                                                     7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.293        0.000                      0                  928        0.096        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_riscv_cache_clk_wiz_0_0                                                     clk_out1_design_riscv_cache_clk_wiz_0_0                                                           8.632        0.000                      0                   27                                                                        
clk_out1_design_riscv_cache_clk_wiz_0_0                                                     clk_out2_design_riscv_cache_clk_wiz_0_0                                                          -1.096      -21.473                     25                   52        0.102        0.000                      0                   25  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_design_riscv_cache_clk_wiz_0_0                                                          31.427        0.000                      0                    8                                                                        
clk_out2_design_riscv_cache_clk_wiz_0_0                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.778        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_design_riscv_cache_clk_wiz_0_0                                                     clk_out2_design_riscv_cache_clk_wiz_0_0                                                           0.682        0.000                      0                 3954        0.333        0.000                      0                 3954  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.880        0.000                      0                  100        0.309        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_out1_design_riscv_cache_clk_wiz_0_0                                                     
(none)                                                                                      clk_out2_design_riscv_cache_clk_wiz_0_0                                                     clk_out1_design_riscv_cache_clk_wiz_0_0                                                     
(none)                                                                                                                                                                                  clk_out2_design_riscv_cache_clk_wiz_0_0                                                     
(none)                                                                                      clk_out1_design_riscv_cache_clk_wiz_0_0                                                     clk_out2_design_riscv_cache_clk_wiz_0_0                                                     
(none)                                                                                      clk_out2_design_riscv_cache_clk_wiz_0_0                                                     clk_out2_design_riscv_cache_clk_wiz_0_0                                                     
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_design_riscv_cache_clk_wiz_0_0                                                     
(none)                                                                                      clk_out2_design_riscv_cache_clk_wiz_0_0                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_out1_design_riscv_cache_clk_wiz_0_0                                                                                                                                                 
(none)                                                                                      clk_out2_design_riscv_cache_clk_wiz_0_0                                                                                                                                                 
(none)                                                                                      clkfbout_design_riscv_cache_clk_wiz_0_0                                                                                                                                                 
(none)                                                                                                                                                                                  clk_out1_design_riscv_cache_clk_wiz_0_0                                                     
(none)                                                                                                                                                                                  clk_out2_design_riscv_cache_clk_wiz_0_0                                                     
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BOARD_CLK_IN
  To Clock:  BOARD_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BOARD_CLK_IN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BOARD_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_riscv_cache_clk_wiz_0_0
  To Clock:  clk_out1_design_riscv_cache_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@12.500ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 1.118ns (12.341%)  route 7.941ns (87.659%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 11.266 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.863    -0.749    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X108Y61        FDSE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDSE (Prop_fdse_C_Q)         0.518    -0.231 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.495     0.264    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X108Y63        LUT1 (Prop_lut1_I0_O)        0.124     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=28, routed)          1.013     1.401    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo_n_1
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.150     1.551 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     2.140    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     2.466 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.844     8.310    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y144        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    Y9                                                0.000    12.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.082    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.644 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.335    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.426 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    11.266    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y144        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[31]/C
                         clock pessimism              0.476    11.742    
                         clock uncertainty           -0.077    11.665    
    OLOGIC_X1Y144        FDCE (Setup_fdce_C_CE)      -0.504    11.161    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[31]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@12.500ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 1.118ns (12.527%)  route 7.807ns (87.473%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 11.266 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.863    -0.749    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X108Y61        FDSE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDSE (Prop_fdse_C_Q)         0.518    -0.231 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.495     0.264    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X108Y63        LUT1 (Prop_lut1_I0_O)        0.124     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=28, routed)          1.013     1.401    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo_n_1
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.150     1.551 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     2.140    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     2.466 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.710     8.176    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y141        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    Y9                                                0.000    12.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.082    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.644 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.335    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.426 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    11.266    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y141        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[25]/C
                         clock pessimism              0.476    11.742    
                         clock uncertainty           -0.077    11.665    
    OLOGIC_X1Y141        FDCE (Setup_fdce_C_CE)      -0.504    11.161    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[25]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@12.500ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 1.118ns (12.539%)  route 7.798ns (87.461%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 11.266 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.863    -0.749    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X108Y61        FDSE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDSE (Prop_fdse_C_Q)         0.518    -0.231 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.495     0.264    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X108Y63        LUT1 (Prop_lut1_I0_O)        0.124     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=28, routed)          1.013     1.401    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo_n_1
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.150     1.551 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     2.140    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     2.466 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.701     8.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y142        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    Y9                                                0.000    12.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.082    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.644 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.335    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.426 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    11.266    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y142        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/C
                         clock pessimism              0.476    11.742    
                         clock uncertainty           -0.077    11.665    
    OLOGIC_X1Y142        FDCE (Setup_fdce_C_CE)      -0.504    11.161    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@12.500ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 1.118ns (13.265%)  route 7.310ns (86.735%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 11.254 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.863    -0.749    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X108Y61        FDSE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDSE (Prop_fdse_C_Q)         0.518    -0.231 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.495     0.264    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X108Y63        LUT1 (Prop_lut1_I0_O)        0.124     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=28, routed)          1.013     1.401    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo_n_1
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.150     1.551 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     2.140    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     2.466 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.214     7.680    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y124        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    Y9                                                0.000    12.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.082    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.644 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.335    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.426 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.827    11.254    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y124        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[20]/C
                         clock pessimism              0.476    11.730    
                         clock uncertainty           -0.077    11.653    
    OLOGIC_X1Y124        FDCE (Setup_fdce_C_CE)      -0.504    11.149    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[20]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@12.500ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 1.118ns (13.462%)  route 7.187ns (86.538%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 11.256 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.863    -0.749    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X108Y61        FDSE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDSE (Prop_fdse_C_Q)         0.518    -0.231 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.495     0.264    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X108Y63        LUT1 (Prop_lut1_I0_O)        0.124     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=28, routed)          1.013     1.401    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo_n_1
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.150     1.551 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     2.140    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     2.466 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.090     7.556    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y121        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    Y9                                                0.000    12.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.082    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.644 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.335    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.426 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.829    11.256    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y121        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[23]/C
                         clock pessimism              0.476    11.732    
                         clock uncertainty           -0.077    11.655    
    OLOGIC_X1Y121        FDCE (Setup_fdce_C_CE)      -0.504    11.151    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[23]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@12.500ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.288ns  (logic 1.118ns (13.489%)  route 7.170ns (86.511%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 11.254 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.863    -0.749    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X108Y61        FDSE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDSE (Prop_fdse_C_Q)         0.518    -0.231 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.495     0.264    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X108Y63        LUT1 (Prop_lut1_I0_O)        0.124     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=28, routed)          1.013     1.401    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo_n_1
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.150     1.551 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     2.140    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     2.466 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.073     7.540    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y123        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    Y9                                                0.000    12.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.082    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.644 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.335    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.426 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.827    11.254    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y123        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[21]/C
                         clock pessimism              0.476    11.730    
                         clock uncertainty           -0.077    11.653    
    OLOGIC_X1Y123        FDCE (Setup_fdce_C_CE)      -0.504    11.149    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[21]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@12.500ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 1.118ns (13.738%)  route 7.020ns (86.262%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 11.256 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.863    -0.749    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X108Y61        FDSE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDSE (Prop_fdse_C_Q)         0.518    -0.231 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.495     0.264    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X108Y63        LUT1 (Prop_lut1_I0_O)        0.124     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=28, routed)          1.013     1.401    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo_n_1
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.150     1.551 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     2.140    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     2.466 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          4.924     7.390    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y122        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    Y9                                                0.000    12.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.082    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.644 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.335    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.426 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.829    11.256    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y122        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[22]/C
                         clock pessimism              0.476    11.732    
                         clock uncertainty           -0.077    11.655    
    OLOGIC_X1Y122        FDCE (Setup_fdce_C_CE)      -0.504    11.151    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[22]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@12.500ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 1.176ns (15.543%)  route 6.390ns (84.457%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 11.266 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.848    -0.764    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X111Y74        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.308 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cnt_reg[15]/Q
                         net (fo=3, routed)           1.045     0.738    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cnt_reg_n_0_[15]
    SLICE_X108Y75        LUT6 (Prop_lut6_I1_O)        0.124     0.862 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_PKTEND_N_i_7/O
                         net (fo=1, routed)           0.487     1.348    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_PKTEND_N_i_7_n_0
    SLICE_X108Y74        LUT6 (Prop_lut6_I5_O)        0.124     1.472 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_PKTEND_N_i_4/O
                         net (fo=9, routed)           0.839     2.311    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_PKTEND_N_i_4_n_0
    SLICE_X111Y69        LUT4 (Prop_lut4_I3_O)        0.118     2.429 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O[28]_i_2/O
                         net (fo=6, routed)           0.985     3.414    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O_reg[22]
    SLICE_X110Y72        LUT4 (Prop_lut4_I3_O)        0.354     3.768 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[24]_i_1/O
                         net (fo=1, routed)           3.034     6.803    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_8
    OLOGIC_X1Y142        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    Y9                                                0.000    12.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.082    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.644 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.335    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.426 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    11.266    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y142        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/C
                         clock pessimism              0.476    11.742    
                         clock uncertainty           -0.077    11.665    
    OLOGIC_X1Y142        FDCE (Setup_fdce_C_D)       -1.036    10.629    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@12.500ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 1.118ns (14.114%)  route 6.803ns (85.886%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 11.266 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.863    -0.749    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X108Y61        FDSE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDSE (Prop_fdse_C_Q)         0.518    -0.231 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.495     0.264    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X108Y63        LUT1 (Prop_lut1_I0_O)        0.124     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=28, routed)          1.013     1.401    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo_n_1
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.150     1.551 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     2.140    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     2.466 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          4.707     7.173    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y107        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    Y9                                                0.000    12.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.082    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.644 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.335    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.426 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    11.266    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y107        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[28]/C
                         clock pessimism              0.476    11.742    
                         clock uncertainty           -0.077    11.665    
    OLOGIC_X1Y107        FDCE (Setup_fdce_C_CE)      -0.504    11.161    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[28]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@12.500ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 1.118ns (14.170%)  route 6.772ns (85.830%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 11.265 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.863    -0.749    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X108Y61        FDSE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDSE (Prop_fdse_C_Q)         0.518    -0.231 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.495     0.264    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X108Y63        LUT1 (Prop_lut1_I0_O)        0.124     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=28, routed)          1.013     1.401    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo_n_1
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.150     1.551 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     2.140    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     2.466 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          4.675     7.141    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y109        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    Y9                                                0.000    12.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.082    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.644 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.335    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.426 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    11.265    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y109        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[30]/C
                         clock pessimism              0.476    11.741    
                         clock uncertainty           -0.077    11.664    
    OLOGIC_X1Y109        FDCE (Setup_fdce_C_CE)      -0.504    11.160    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[30]
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  4.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.589%)  route 0.221ns (57.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.606    -0.573    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X90Y60         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[31]/Q
                         net (fo=1, routed)           0.221    -0.187    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[31]
    RAMB18_X4Y22         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.920    -0.764    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X4Y22         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    -0.512    
    RAMB18_X4Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    -0.216    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.481%)  route 0.222ns (57.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.606    -0.573    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X90Y60         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[30]/Q
                         net (fo=1, routed)           0.222    -0.187    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[30]
    RAMB18_X4Y22         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.920    -0.764    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X4Y22         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    -0.512    
    RAMB18_X4Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    -0.216    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.481%)  route 0.222ns (57.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.607    -0.572    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X90Y59         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[19]/Q
                         net (fo=1, routed)           0.222    -0.186    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[19]
    RAMB18_X4Y22         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.920    -0.764    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X4Y22         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    -0.512    
    RAMB18_X4Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    -0.216    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.351%)  route 0.247ns (63.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.606    -0.573    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X91Y60         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[18]/Q
                         net (fo=1, routed)           0.247    -0.185    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[18]
    RAMB18_X4Y22         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.920    -0.764    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X4Y22         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    -0.512    
    RAMB18_X4Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    -0.216    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.122%)  route 0.245ns (59.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.606    -0.573    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X90Y60         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[0]/Q
                         net (fo=1, routed)           0.245    -0.164    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[0]
    RAMB18_X4Y22         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.920    -0.764    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X4Y22         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    -0.512    
    RAMB18_X4Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.296    -0.216    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.189%)  route 0.284ns (66.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.572    -0.607    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y70         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[18]/Q
                         net (fo=1, routed)           0.284    -0.182    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[18]
    RAMB18_X3Y28         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.877    -0.807    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X3Y28         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.535    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    -0.239    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.236%)  route 0.246ns (65.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.571    -0.608    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y71         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDCE (Prop_fdce_C_Q)         0.128    -0.480 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.246    -0.234    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.877    -0.807    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X3Y28         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.535    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.242    -0.293    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.219%)  route 0.246ns (65.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.572    -0.607    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y70         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[25]/Q
                         net (fo=1, routed)           0.246    -0.233    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[25]
    RAMB18_X3Y28         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.877    -0.807    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X3Y28         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.535    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.243    -0.292    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.080%)  route 0.248ns (65.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.571    -0.608    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X64Y71         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDCE (Prop_fdce_C_Q)         0.128    -0.480 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[30]/Q
                         net (fo=1, routed)           0.248    -0.232    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[30]
    RAMB18_X3Y28         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.877    -0.807    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X3Y28         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.535    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.243    -0.292    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.037%)  route 0.248ns (65.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.571    -0.608    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X64Y71         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDCE (Prop_fdce_C_Q)         0.128    -0.480 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[28]/Q
                         net (fo=1, routed)           0.248    -0.231    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[28]
    RAMB18_X3Y28         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.877    -0.807    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X3Y28         RAMB18E1                                     r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.535    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.243    -0.292    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_riscv_cache_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X4Y22     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X5Y24     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X3Y28     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y84     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/BLK_ZYNQ.u_sl_pclk/C
Min Period        n/a     FDCE/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y78     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y74     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y86     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y85     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y80     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y55     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y55     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y55     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y55     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X108Y63    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X108Y63    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y71     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y71     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y70     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y70     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y55     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y55     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y55     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y55     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X108Y63    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X108Y63    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y71     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y71     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y70     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.250       5.270      SLICE_X66Y70     design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0
  To Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0

Setup :         4131  Failing Endpoints,  Worst Slack       -7.112ns,  Total Violation   -10594.525ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.112ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.894ns  (logic 6.233ns (36.895%)  route 10.661ns (63.105%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.828    -0.783    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/axi_aclk
    RAMB18_X4Y6          RAMB18E1                                     r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.671 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/DOADO[9]
                         net (fo=1, routed)           1.086     2.757    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[9]
    SLICE_X89Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.881 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_hit_w0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.881    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0_n_14
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.282 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.282    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.510 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry__0/CO[2]
                         net (fo=10, routed)          0.478     3.988    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q_reg[0][0]
    SLICE_X87Y18         LUT4 (Prop_lut4_I2_O)        0.313     4.301 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q[31]_i_2/O
                         net (fo=112, routed)         0.478     4.779    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_8
    SLICE_X88Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.903 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_7/O
                         net (fo=5, routed)           1.019     5.923    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[29]
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.047 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6/O
                         net (fo=7, routed)           0.613     6.659    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6_n_0
    SLICE_X80Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.783 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21/O
                         net (fo=2, routed)           0.951     7.734    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.858 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9/O
                         net (fo=2, routed)           0.643     8.501    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.625 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_155/O
                         net (fo=48, routed)          0.863     9.488    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/scoreboard_r1
    SLICE_X78Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.612 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116/O
                         net (fo=1, routed)           0.000     9.612    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116_n_0
    SLICE_X78Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     9.824 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82/O
                         net (fo=1, routed)           0.000     9.824    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82_n_0
    SLICE_X78Y25         MUXF8 (Prop_muxf8_I1_O)      0.094     9.918 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45/O
                         net (fo=1, routed)           0.728    10.645    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45_n_0
    SLICE_X72Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.961 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_13/O
                         net (fo=4, routed)           0.518    11.479    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X73Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.603 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_3/O
                         net (fo=120, routed)         0.614    12.216    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q_reg[4]
    SLICE_X75Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.340 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp_1/O
                         net (fo=1, routed)           0.611    12.951    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0_repN_1
    SLICE_X69Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_13_comp_1/O
                         net (fo=1, routed)           0.000    13.075    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q_reg[8][0]
    SLICE_X69Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.499 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=28, routed)          0.435    13.934    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/O[1]
    SLICE_X70Y24         LUT2 (Prop_lut2_I1_O)        0.303    14.237 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q[7]_i_4/O
                         net (fo=16, routed)          0.749    14.986    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q_reg[0]
    SLICE_X73Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.110 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q[31]_i_2_comp_1/O
                         net (fo=1, routed)           0.877    15.987    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg_1_repN_1_alias
    SLICE_X71Y24         LUT6 (Prop_lut6_I5_O)        0.124    16.111 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[29]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.111    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_1[29]
    SLICE_X71Y24         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.538     8.465    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/axi_aclk
    SLICE_X71Y24         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[29]/C
                         clock pessimism              0.577     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X71Y24         FDCE (Setup_fdce_C_D)        0.032     8.999    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[29]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                 -7.112    

Slack (VIOLATED) :        -7.076ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.802ns  (logic 3.342ns (19.890%)  route 13.460ns (80.110%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 8.413 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.729    -0.883    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/axi_aclk
    SLICE_X65Y44         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/Q
                         net (fo=7, routed)           0.665     0.201    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]
    SLICE_X65Y43         LUT4 (Prop_lut4_I2_O)        0.299     0.500 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_2/O
                         net (fo=7, routed)           0.401     0.901    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124     1.025 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.330     1.356    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0/O
                         net (fo=18, routed)          0.716     2.196    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/S1_RVALID
    SLICE_X62Y41         LUT3 (Prop_lut3_I2_O)        0.124     2.320 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/rgrant_reg[2]_i_2__0/O
                         net (fo=2, routed)           0.285     2.605    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/rgrant_reg[2]_i_2__0_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     2.729 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RID[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.692     3.421    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/stateR_reg_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.545 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RID[3]_INST_0_i_1/O
                         net (fo=42, routed)          0.741     4.286    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/stateR_reg_2
    SLICE_X61Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.410 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RRESP[1]_INST_0/O
                         net (fo=3, routed)           0.603     5.013    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/m_axi_data_rresp[1]
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.137 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/error_q_i_2/O
                         net (fo=2, routed)           0.652     5.790    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/error_q_reg_0
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.914 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/exception_wb_q[4]_i_2/O
                         net (fo=7, routed)           0.752     6.666    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/dcache_error_w
    SLICE_X56Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.790 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/mem_addr_q[31]_i_7/O
                         net (fo=167, routed)         0.953     7.743    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/mem_addr_q1
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.867 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[31]_i_7/O
                         net (fo=25, routed)          1.304     9.171    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[31]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.295 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[15]_i_3/O
                         net (fo=1, routed)           0.000     9.295    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/writeback_mem_value_w[15]
    SLICE_X55Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     9.512 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_wb_q_reg[15]_i_1/O
                         net (fo=3, routed)           0.777    10.289    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[15]
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.299    10.588 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/sub_res_w_carry__2_i_10/O
                         net (fo=24, routed)          0.690    11.278    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/lsu_opcode_ra_operand_w[15]
    SLICE_X58Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.402 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__2_i_9/O
                         net (fo=5, routed)           0.629    12.032    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__2_i_9_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.156 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__2_i_1/O
                         net (fo=16, routed)          1.468    13.624    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[15]
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.748 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_9/O
                         net (fo=2, routed)           0.726    14.473    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_9_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.597 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_4_comp/O
                         net (fo=1, routed)           0.441    15.038    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_4_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.162 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_comp_1/O
                         net (fo=1, routed)           0.633    15.795    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.919 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.919    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/D[8]
    SLICE_X43Y34         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.486     8.413    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/axi_aclk
    SLICE_X43Y34         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[8]/C
                         clock pessimism              0.476     8.889    
                         clock uncertainty           -0.074     8.814    
    SLICE_X43Y34         FDCE (Setup_fdce_C_D)        0.029     8.843    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[8]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                         -15.919    
  -------------------------------------------------------------------
                         slack                                 -7.076    

Slack (VIOLATED) :        -7.049ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.834ns  (logic 6.052ns (35.952%)  route 10.782ns (64.048%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.828    -0.783    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/axi_aclk
    RAMB18_X4Y6          RAMB18E1                                     r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.671 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/DOADO[9]
                         net (fo=1, routed)           1.086     2.757    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[9]
    SLICE_X89Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.881 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_hit_w0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.881    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0_n_14
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.282 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.282    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.510 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry__0/CO[2]
                         net (fo=10, routed)          0.478     3.988    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q_reg[0][0]
    SLICE_X87Y18         LUT4 (Prop_lut4_I2_O)        0.313     4.301 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q[31]_i_2/O
                         net (fo=112, routed)         0.478     4.779    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_8
    SLICE_X88Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.903 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_7/O
                         net (fo=5, routed)           1.019     5.923    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[29]
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.047 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6/O
                         net (fo=7, routed)           0.613     6.659    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6_n_0
    SLICE_X80Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.783 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21/O
                         net (fo=2, routed)           0.951     7.734    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.858 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9/O
                         net (fo=2, routed)           0.643     8.501    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.625 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_155/O
                         net (fo=48, routed)          0.863     9.488    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/scoreboard_r1
    SLICE_X78Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.612 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116/O
                         net (fo=1, routed)           0.000     9.612    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116_n_0
    SLICE_X78Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     9.824 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82/O
                         net (fo=1, routed)           0.000     9.824    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82_n_0
    SLICE_X78Y25         MUXF8 (Prop_muxf8_I1_O)      0.094     9.918 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45/O
                         net (fo=1, routed)           0.728    10.645    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45_n_0
    SLICE_X72Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.961 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_13/O
                         net (fo=4, routed)           0.518    11.479    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X73Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.603 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_3/O
                         net (fo=120, routed)         0.614    12.216    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q_reg[4]
    SLICE_X75Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.340 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp_1/O
                         net (fo=1, routed)           0.611    12.951    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0_repN_1
    SLICE_X69Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_13_comp_1/O
                         net (fo=1, routed)           0.000    13.075    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q_reg[8][0]
    SLICE_X69Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.322 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q_reg[3]_i_5/O[0]
                         net (fo=14, routed)          0.524    13.846    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/O[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I1_O)        0.299    14.145 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q[3]_i_6/O
                         net (fo=19, routed)          0.768    14.913    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q_reg[15]
    SLICE_X70Y24         LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q[31]_i_4/O
                         net (fo=16, routed)          0.890    15.926    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q_reg[31]
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    16.050 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.050    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_1[31]
    SLICE_X71Y23         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.540     8.467    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/axi_aclk
    SLICE_X71Y23         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]/C
                         clock pessimism              0.577     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X71Y23         FDCE (Setup_fdce_C_D)        0.032     9.001    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                         -16.050    
  -------------------------------------------------------------------
                         slack                                 -7.049    

Slack (VIOLATED) :        -7.034ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.813ns  (logic 6.233ns (37.073%)  route 10.580ns (62.927%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.828    -0.783    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/axi_aclk
    RAMB18_X4Y6          RAMB18E1                                     r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.671 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/DOADO[9]
                         net (fo=1, routed)           1.086     2.757    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[9]
    SLICE_X89Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.881 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_hit_w0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.881    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0_n_14
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.282 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.282    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.510 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry__0/CO[2]
                         net (fo=10, routed)          0.478     3.988    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q_reg[0][0]
    SLICE_X87Y18         LUT4 (Prop_lut4_I2_O)        0.313     4.301 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q[31]_i_2/O
                         net (fo=112, routed)         0.478     4.779    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_8
    SLICE_X88Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.903 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_7/O
                         net (fo=5, routed)           1.019     5.923    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[29]
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.047 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6/O
                         net (fo=7, routed)           0.613     6.659    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6_n_0
    SLICE_X80Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.783 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21/O
                         net (fo=2, routed)           0.951     7.734    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.858 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9/O
                         net (fo=2, routed)           0.643     8.501    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.625 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_155/O
                         net (fo=48, routed)          0.863     9.488    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/scoreboard_r1
    SLICE_X78Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.612 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116/O
                         net (fo=1, routed)           0.000     9.612    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116_n_0
    SLICE_X78Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     9.824 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82/O
                         net (fo=1, routed)           0.000     9.824    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82_n_0
    SLICE_X78Y25         MUXF8 (Prop_muxf8_I1_O)      0.094     9.918 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45/O
                         net (fo=1, routed)           0.728    10.645    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45_n_0
    SLICE_X72Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.961 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_13/O
                         net (fo=4, routed)           0.518    11.479    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X73Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.603 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_3/O
                         net (fo=120, routed)         0.614    12.216    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q_reg[4]
    SLICE_X75Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.340 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp_1/O
                         net (fo=1, routed)           0.611    12.951    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0_repN_1
    SLICE_X69Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_13_comp_1/O
                         net (fo=1, routed)           0.000    13.075    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q_reg[8][0]
    SLICE_X69Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.499 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=28, routed)          0.588    14.087    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/O[1]
    SLICE_X71Y25         LUT2 (Prop_lut2_I0_O)        0.303    14.390 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_wr_q[3]_i_7/O
                         net (fo=9, routed)           0.558    14.947    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q_reg[3]
    SLICE_X73Y23         LUT6 (Prop_lut6_I1_O)        0.124    15.071 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.834    15.905    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_data_r112_out
    SLICE_X67Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.029 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q[18]_i_1/O
                         net (fo=1, routed)           0.000    16.029    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_1[18]
    SLICE_X67Y24         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.537     8.464    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/axi_aclk
    SLICE_X67Y24         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[18]/C
                         clock pessimism              0.577     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X67Y24         FDCE (Setup_fdce_C_D)        0.029     8.995    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[18]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                         -16.029    
  -------------------------------------------------------------------
                         slack                                 -7.034    

Slack (VIOLATED) :        -7.028ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.893ns  (logic 4.256ns (25.194%)  route 12.637ns (74.806%))
  Logic Levels:           21  (CARRY4=2 LUT2=3 LUT3=2 LUT4=3 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.729    -0.883    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/axi_aclk
    SLICE_X65Y44         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/Q
                         net (fo=7, routed)           0.665     0.201    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]
    SLICE_X65Y43         LUT4 (Prop_lut4_I2_O)        0.299     0.500 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_2/O
                         net (fo=7, routed)           0.401     0.901    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124     1.025 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.330     1.356    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0/O
                         net (fo=18, routed)          0.716     2.196    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/S1_RVALID
    SLICE_X62Y41         LUT3 (Prop_lut3_I2_O)        0.124     2.320 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/rgrant_reg[2]_i_2__0/O
                         net (fo=2, routed)           0.285     2.605    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/rgrant_reg[2]_i_2__0_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     2.729 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RID[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.692     3.421    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/stateR_reg_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.545 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RID[3]_INST_0_i_1/O
                         net (fo=42, routed)          0.741     4.286    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/stateR_reg_2
    SLICE_X61Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.410 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RRESP[1]_INST_0/O
                         net (fo=3, routed)           0.603     5.013    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/m_axi_data_rresp[1]
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.137 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/error_q_i_2/O
                         net (fo=2, routed)           0.652     5.790    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/error_q_reg_0
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.914 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/exception_wb_q[4]_i_2/O
                         net (fo=7, routed)           0.752     6.666    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/dcache_error_w
    SLICE_X56Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.790 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/mem_addr_q[31]_i_7/O
                         net (fo=167, routed)         0.953     7.743    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/mem_addr_q1
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.867 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[31]_i_7/O
                         net (fo=25, routed)          1.325     9.192    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[31]_i_7_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I2_O)        0.124     9.316 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[17]_i_3/O
                         net (fo=1, routed)           0.000     9.316    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/writeback_mem_value_w[17]
    SLICE_X55Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     9.533 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_wb_q_reg[17]_i_1/O
                         net (fo=3, routed)           0.781    10.314    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[17]
    SLICE_X66Y30         LUT6 (Prop_lut6_I2_O)        0.299    10.613 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/sub_res_w_carry__3_i_14/O
                         net (fo=26, routed)          0.854    11.466    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/lsu_opcode_ra_operand_w[17]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.590 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__3_i_13/O
                         net (fo=5, routed)           0.617    12.207    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__3_i_13_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.331 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__3_i_3/O
                         net (fo=17, routed)          0.717    13.048    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[17]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124    13.172 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_22/O
                         net (fo=1, routed)           0.000    13.172    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_22_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.705 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.705    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[19]_i_15_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.028 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[23]_i_24/O[1]
                         net (fo=1, routed)           0.729    14.757    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_exec/u_alu/data2[21]
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.306    15.063 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_6/O
                         net (fo=1, routed)           0.823    15.887    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_6_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124    16.011 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.011    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/D[21]
    SLICE_X50Y40         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.477     8.404    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/axi_aclk
    SLICE_X50Y40         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[21]/C
                         clock pessimism              0.577     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.077     8.983    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[21]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                         -16.011    
  -------------------------------------------------------------------
                         slack                                 -7.028    

Slack (VIOLATED) :        -7.020ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.803ns  (logic 6.052ns (36.017%)  route 10.751ns (63.983%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.828    -0.783    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/axi_aclk
    RAMB18_X4Y6          RAMB18E1                                     r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.671 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/DOADO[9]
                         net (fo=1, routed)           1.086     2.757    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[9]
    SLICE_X89Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.881 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_hit_w0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.881    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0_n_14
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.282 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.282    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.510 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry__0/CO[2]
                         net (fo=10, routed)          0.478     3.988    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q_reg[0][0]
    SLICE_X87Y18         LUT4 (Prop_lut4_I2_O)        0.313     4.301 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q[31]_i_2/O
                         net (fo=112, routed)         0.478     4.779    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_8
    SLICE_X88Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.903 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_7/O
                         net (fo=5, routed)           1.019     5.923    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[29]
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.047 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6/O
                         net (fo=7, routed)           0.613     6.659    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6_n_0
    SLICE_X80Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.783 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21/O
                         net (fo=2, routed)           0.951     7.734    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.858 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9/O
                         net (fo=2, routed)           0.643     8.501    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.625 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_155/O
                         net (fo=48, routed)          0.863     9.488    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/scoreboard_r1
    SLICE_X78Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.612 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116/O
                         net (fo=1, routed)           0.000     9.612    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116_n_0
    SLICE_X78Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     9.824 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82/O
                         net (fo=1, routed)           0.000     9.824    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82_n_0
    SLICE_X78Y25         MUXF8 (Prop_muxf8_I1_O)      0.094     9.918 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45/O
                         net (fo=1, routed)           0.728    10.645    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45_n_0
    SLICE_X72Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.961 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_13/O
                         net (fo=4, routed)           0.518    11.479    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X73Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.603 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_3/O
                         net (fo=120, routed)         0.614    12.216    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q_reg[4]
    SLICE_X75Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.340 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp_1/O
                         net (fo=1, routed)           0.611    12.951    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0_repN_1
    SLICE_X69Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_13_comp_1/O
                         net (fo=1, routed)           0.000    13.075    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q_reg[8][0]
    SLICE_X69Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.322 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q_reg[3]_i_5/O[0]
                         net (fo=14, routed)          0.524    13.846    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/O[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I1_O)        0.299    14.145 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q[3]_i_6/O
                         net (fo=19, routed)          0.931    15.076    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q_reg[15]
    SLICE_X72Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.200 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q[31]_i_2_comp_3/O
                         net (fo=1, routed)           0.696    15.896    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg_1_repN_3_alias
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    16.020 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[30]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.020    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_1[30]
    SLICE_X72Y24         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.539     8.466    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/axi_aclk
    SLICE_X72Y24         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[30]/C
                         clock pessimism              0.577     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X72Y24         FDCE (Setup_fdce_C_D)        0.032     9.000    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[30]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                         -16.020    
  -------------------------------------------------------------------
                         slack                                 -7.020    

Slack (VIOLATED) :        -6.991ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 4.142ns (24.777%)  route 12.575ns (75.223%))
  Logic Levels:           21  (CARRY4=2 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 8.413 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.729    -0.883    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/axi_aclk
    SLICE_X65Y44         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/Q
                         net (fo=7, routed)           0.665     0.201    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]
    SLICE_X65Y43         LUT4 (Prop_lut4_I2_O)        0.299     0.500 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_2/O
                         net (fo=7, routed)           0.401     0.901    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124     1.025 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.330     1.356    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0/O
                         net (fo=18, routed)          0.716     2.196    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/S1_RVALID
    SLICE_X62Y41         LUT3 (Prop_lut3_I2_O)        0.124     2.320 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/rgrant_reg[2]_i_2__0/O
                         net (fo=2, routed)           0.285     2.605    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/rgrant_reg[2]_i_2__0_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     2.729 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RID[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.692     3.421    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/stateR_reg_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.545 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RID[3]_INST_0_i_1/O
                         net (fo=42, routed)          0.741     4.286    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/stateR_reg_2
    SLICE_X61Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.410 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RRESP[1]_INST_0/O
                         net (fo=3, routed)           0.603     5.013    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/m_axi_data_rresp[1]
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.137 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/error_q_i_2/O
                         net (fo=2, routed)           0.652     5.790    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/error_q_reg_0
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.914 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/exception_wb_q[4]_i_2/O
                         net (fo=7, routed)           0.752     6.666    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/dcache_error_w
    SLICE_X56Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.790 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/mem_addr_q[31]_i_7/O
                         net (fo=167, routed)         0.953     7.743    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/mem_addr_q1
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.867 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[31]_i_7/O
                         net (fo=25, routed)          1.342     9.209    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[31]_i_7_n_0
    SLICE_X66Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.333 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[8]_i_3/O
                         net (fo=1, routed)           0.000     9.333    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/writeback_mem_value_w[8]
    SLICE_X66Y27         MUXF7 (Prop_muxf7_I1_O)      0.214     9.547 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_wb_q_reg[8]_i_1/O
                         net (fo=3, routed)           0.690    10.236    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[8]
    SLICE_X67Y27         LUT6 (Prop_lut6_I2_O)        0.297    10.533 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/sub_res_w_carry__1_i_16/O
                         net (fo=18, routed)          1.045    11.578    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/lsu_opcode_ra_operand_w[8]
    SLICE_X57Y32         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__1_i_4/O
                         net (fo=18, routed)          0.882    12.584    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/pc_d_q_reg[8]_0
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.124    12.708 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[13]_i_22/O
                         net (fo=1, routed)           0.000    12.708    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[13]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.221 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.221    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[13]_i_13_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.460 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[13]_i_7/O[2]
                         net (fo=1, routed)           0.927    14.387    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_exec/u_alu/data2[14]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.301    14.688 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[14]_i_13/O
                         net (fo=1, routed)           0.548    15.236    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[14]_i_13_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.360 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[14]_i_6/O
                         net (fo=1, routed)           0.351    15.711    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[14]_i_6_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124    15.835 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[14]_i_1/O
                         net (fo=1, routed)           0.000    15.835    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/D[14]
    SLICE_X40Y34         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.486     8.413    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/axi_aclk
    SLICE_X40Y34         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[14]/C
                         clock pessimism              0.476     8.889    
                         clock uncertainty           -0.074     8.814    
    SLICE_X40Y34         FDCE (Setup_fdce_C_D)        0.029     8.843    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                         -15.835    
  -------------------------------------------------------------------
                         slack                                 -6.991    

Slack (VIOLATED) :        -6.988ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.767ns  (logic 6.233ns (37.175%)  route 10.534ns (62.825%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.828    -0.783    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/axi_aclk
    RAMB18_X4Y6          RAMB18E1                                     r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.671 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/DOADO[9]
                         net (fo=1, routed)           1.086     2.757    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[9]
    SLICE_X89Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.881 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_hit_w0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.881    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0_n_14
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.282 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.282    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.510 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry__0/CO[2]
                         net (fo=10, routed)          0.478     3.988    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q_reg[0][0]
    SLICE_X87Y18         LUT4 (Prop_lut4_I2_O)        0.313     4.301 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q[31]_i_2/O
                         net (fo=112, routed)         0.478     4.779    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_8
    SLICE_X88Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.903 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_7/O
                         net (fo=5, routed)           1.019     5.923    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[29]
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.047 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6/O
                         net (fo=7, routed)           0.613     6.659    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6_n_0
    SLICE_X80Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.783 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21/O
                         net (fo=2, routed)           0.951     7.734    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.858 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9/O
                         net (fo=2, routed)           0.643     8.501    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.625 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_155/O
                         net (fo=48, routed)          0.863     9.488    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/scoreboard_r1
    SLICE_X78Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.612 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116/O
                         net (fo=1, routed)           0.000     9.612    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116_n_0
    SLICE_X78Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     9.824 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82/O
                         net (fo=1, routed)           0.000     9.824    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82_n_0
    SLICE_X78Y25         MUXF8 (Prop_muxf8_I1_O)      0.094     9.918 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45/O
                         net (fo=1, routed)           0.728    10.645    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45_n_0
    SLICE_X72Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.961 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_13/O
                         net (fo=4, routed)           0.518    11.479    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X73Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.603 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_3/O
                         net (fo=120, routed)         0.614    12.216    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q_reg[4]
    SLICE_X75Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.340 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp_1/O
                         net (fo=1, routed)           0.611    12.951    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0_repN_1
    SLICE_X69Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_13_comp_1/O
                         net (fo=1, routed)           0.000    13.075    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q_reg[8][0]
    SLICE_X69Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.499 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q_reg[3]_i_5/O[1]
                         net (fo=28, routed)          0.588    14.087    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/O[1]
    SLICE_X71Y25         LUT2 (Prop_lut2_I0_O)        0.303    14.390 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_wr_q[3]_i_7/O
                         net (fo=9, routed)           0.530    14.920    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q_reg[24]
    SLICE_X69Y23         LUT5 (Prop_lut5_I2_O)        0.124    15.044 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[26]_i_4/O
                         net (fo=1, routed)           0.816    15.860    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[26]_i_4_n_0
    SLICE_X71Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.984 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000    15.984    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_1[26]
    SLICE_X71Y25         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.538     8.465    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/axi_aclk
    SLICE_X71Y25         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.577     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X71Y25         FDCE (Setup_fdce_C_D)        0.029     8.996    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                         -15.984    
  -------------------------------------------------------------------
                         slack                                 -6.988    

Slack (VIOLATED) :        -6.980ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.792ns  (logic 4.491ns (26.746%)  route 12.301ns (73.254%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=3 LUT4=3 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 8.398 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.729    -0.883    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/axi_aclk
    SLICE_X65Y44         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.464 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]/Q
                         net (fo=7, routed)           0.665     0.201    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]
    SLICE_X65Y43         LUT4 (Prop_lut4_I2_O)        0.299     0.500 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_2/O
                         net (fo=7, routed)           0.401     0.901    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124     1.025 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.330     1.356    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/s_axi_rvalid_INST_0/O
                         net (fo=18, routed)          0.716     2.196    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/S1_RVALID
    SLICE_X62Y41         LUT3 (Prop_lut3_I2_O)        0.124     2.320 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/rgrant_reg[2]_i_2__0/O
                         net (fo=2, routed)           0.285     2.605    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/rgrant_reg[2]_i_2__0_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     2.729 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RID[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.692     3.421    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/stateR_reg_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.545 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RID[3]_INST_0_i_1/O
                         net (fo=42, routed)          0.741     4.286    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/stateR_reg_2
    SLICE_X61Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.410 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m1/u_axi_arbiter_stom_s3/M1_RRESP[1]_INST_0/O
                         net (fo=3, routed)           0.603     5.013    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/m_axi_data_rresp[1]
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.137 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/error_q_i_2/O
                         net (fo=2, routed)           0.652     5.790    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/error_q_reg_0
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.914 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/exception_wb_q[4]_i_2/O
                         net (fo=7, routed)           0.752     6.666    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/dcache_error_w
    SLICE_X56Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.790 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/mem_addr_q[31]_i_7/O
                         net (fo=167, routed)         0.953     7.743    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/mem_addr_q1
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.867 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[31]_i_7/O
                         net (fo=25, routed)          1.325     9.192    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[31]_i_7_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I2_O)        0.124     9.316 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/result_wb_q[17]_i_3/O
                         net (fo=1, routed)           0.000     9.316    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/writeback_mem_value_w[17]
    SLICE_X55Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     9.533 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_wb_q_reg[17]_i_1/O
                         net (fo=3, routed)           0.781    10.314    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[17]
    SLICE_X66Y30         LUT6 (Prop_lut6_I2_O)        0.299    10.613 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/sub_res_w_carry__3_i_14/O
                         net (fo=26, routed)          0.854    11.466    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/lsu_opcode_ra_operand_w[17]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.590 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__3_i_13/O
                         net (fo=5, routed)           0.617    12.207    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__3_i_13_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.331 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__3_i_3/O
                         net (fo=17, routed)          0.725    13.056    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[17]
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.180 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.180    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/result_q[16]_i_2_0[1]
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.730 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__3_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__4_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.958 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.958    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__5_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.271 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__6/O[3]
                         net (fo=2, routed)           0.806    15.077    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/data3[31]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.306    15.383 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_11/O
                         net (fo=1, routed)           0.402    15.785    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_11_n_0
    SLICE_X53Y32         LUT5 (Prop_lut5_I3_O)        0.124    15.909 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.909    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/D[0]
    SLICE_X53Y32         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.471     8.398    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/axi_aclk
    SLICE_X53Y32         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[0]/C
                         clock pessimism              0.577     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X53Y32         FDCE (Setup_fdce_C_D)        0.029     8.929    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/result_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 -6.980    

Slack (VIOLATED) :        -6.939ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.721ns  (logic 6.052ns (36.194%)  route 10.669ns (63.806%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.828    -0.783    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/axi_aclk
    RAMB18_X4Y6          RAMB18E1                                     r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.671 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/ram_reg/DOADO[9]
                         net (fo=1, routed)           1.086     2.757    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[9]
    SLICE_X89Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.881 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_hit_w0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.881    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0_n_14
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.282 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.282    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.510 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry__0/CO[2]
                         net (fo=10, routed)          0.478     3.988    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q_reg[0][0]
    SLICE_X87Y18         LUT4 (Prop_lut4_I2_O)        0.313     4.301 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/skid_buffer_q[31]_i_2/O
                         net (fo=112, routed)         0.478     4.779    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_8
    SLICE_X88Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.903 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_7/O
                         net (fo=5, routed)           1.019     5.923    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[29]
    SLICE_X83Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.047 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6/O
                         net (fo=7, routed)           0.613     6.659    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/ctrl_e1_q[5]_i_6_n_0
    SLICE_X80Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.783 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21/O
                         net (fo=2, routed)           0.951     7.734    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_21_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.858 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9/O
                         net (fo=2, routed)           0.643     8.501    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.625 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_155/O
                         net (fo=48, routed)          0.863     9.488    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/scoreboard_r1
    SLICE_X78Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.612 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116/O
                         net (fo=1, routed)           0.000     9.612    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_116_n_0
    SLICE_X78Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     9.824 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82/O
                         net (fo=1, routed)           0.000     9.824    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_82_n_0
    SLICE_X78Y25         MUXF8 (Prop_muxf8_I1_O)      0.094     9.918 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45/O
                         net (fo=1, routed)           0.728    10.645    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_45_n_0
    SLICE_X72Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.961 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_13/O
                         net (fo=4, routed)           0.518    11.479    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r3
    SLICE_X73Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.603 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_3/O
                         net (fo=120, routed)         0.614    12.216    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q_reg[4]
    SLICE_X75Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.340 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp_1/O
                         net (fo=1, routed)           0.611    12.951    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0_repN_1
    SLICE_X69Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_13_comp_1/O
                         net (fo=1, routed)           0.000    13.075    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q_reg[8][0]
    SLICE_X69Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.322 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q_reg[3]_i_5/O[0]
                         net (fo=14, routed)          0.524    13.846    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/O[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I1_O)        0.299    14.145 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q[3]_i_6/O
                         net (fo=19, routed)          0.936    15.081    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q_reg[15]
    SLICE_X72Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.205 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q[31]_i_2_comp_2/O
                         net (fo=1, routed)           0.609    15.814    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_unaligned_e2_q_reg_1_repN_2_alias
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.938 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[27]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.938    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_1[27]
    SLICE_X72Y24         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.539     8.466    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/axi_aclk
    SLICE_X72Y24         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[27]/C
                         clock pessimism              0.577     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X72Y24         FDCE (Setup_fdce_C_D)        0.031     8.999    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[27]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 -6.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.558    -0.621    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/ACLK
    SLICE_X43Y53         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/Q
                         net (fo=9, routed)           0.206    -0.273    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/ADDRD0
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.826    -0.859    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/WCLK
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.251    -0.608    
    SLICE_X42Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.298    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.558    -0.621    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/ACLK
    SLICE_X43Y53         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/Q
                         net (fo=9, routed)           0.206    -0.273    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/ADDRD0
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.826    -0.859    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/WCLK
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.251    -0.608    
    SLICE_X42Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.298    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.558    -0.621    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/ACLK
    SLICE_X43Y53         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/Q
                         net (fo=9, routed)           0.206    -0.273    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/ADDRD0
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.826    -0.859    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/WCLK
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.251    -0.608    
    SLICE_X42Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.298    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.558    -0.621    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/ACLK
    SLICE_X43Y53         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/Q
                         net (fo=9, routed)           0.206    -0.273    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/ADDRD0
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.826    -0.859    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/WCLK
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.251    -0.608    
    SLICE_X42Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.298    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.558    -0.621    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/ACLK
    SLICE_X43Y53         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/Q
                         net (fo=9, routed)           0.206    -0.273    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/ADDRD0
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.826    -0.859    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/WCLK
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.251    -0.608    
    SLICE_X42Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.298    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.558    -0.621    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/ACLK
    SLICE_X43Y53         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/Q
                         net (fo=9, routed)           0.206    -0.273    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/ADDRD0
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.826    -0.859    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/WCLK
    SLICE_X42Y53         RAMD32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.251    -0.608    
    SLICE_X42Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.298    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.558    -0.621    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/ACLK
    SLICE_X43Y53         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/Q
                         net (fo=9, routed)           0.206    -0.273    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/ADDRD0
    SLICE_X42Y53         RAMS32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.826    -0.859    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/WCLK
    SLICE_X42Y53         RAMS32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.251    -0.608    
    SLICE_X42Y53         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.298    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.558    -0.621    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/ACLK
    SLICE_X43Y53         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_tail_reg[0]/Q
                         net (fo=9, routed)           0.206    -0.273    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/ADDRD0
    SLICE_X42Y53         RAMS32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.826    -0.859    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/WCLK
    SLICE_X42Y53         RAMS32                                       r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.251    -0.608    
    SLICE_X42Y53         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.298    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/Mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.610    -0.569    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/ACLK
    SLICE_X97Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[3]/Q
                         net (fo=49, routed)          0.146    -0.281    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/ADDRD3
    SLICE_X96Y51         RAMD32                                       r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.880    -0.805    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/WCLK
    SLICE_X96Y51         RAMD32                                       r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.249    -0.556    
    SLICE_X96Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.316    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.610    -0.569    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/ACLK
    SLICE_X97Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[3]/Q
                         net (fo=49, routed)          0.146    -0.281    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/ADDRD3
    SLICE_X96Y51         RAMD32                                       r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.880    -0.805    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/WCLK
    SLICE_X96Y51         RAMD32                                       r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.249    -0.556    
    SLICE_X96Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.316    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/Mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_riscv_cache_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y16     design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y16     design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y29     design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/Mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y29     design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/Mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y25     design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_fifo_rcv_a/Mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y22     design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_fifo_snd_a/Mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16     design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15     design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19     design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16     design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_riscv_cache_clk_wiz_0_0
  To Clock:  clkfbout_design_riscv_cache_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_riscv_cache_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_riscv_cache_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 2.015ns (30.194%)  route 4.659ns (69.806%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.478     4.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.582     6.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y105        LUT4 (Prop_lut4_I1_O)        0.323     6.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.950     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X85Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     8.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I1_O)        0.152     9.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.004    10.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X83Y109        LUT3 (Prop_lut3_I1_O)        0.332    11.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.493    37.315    
                         clock uncertainty           -0.035    37.280    
    SLICE_X83Y109        FDRE (Setup_fdre_C_D)        0.029    37.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                 26.293    

Slack (MET) :             26.296ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 2.015ns (30.198%)  route 4.658ns (69.802%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.478     4.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.582     6.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y105        LUT4 (Prop_lut4_I1_O)        0.323     6.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.950     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X85Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     8.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I1_O)        0.152     9.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.003    10.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X83Y109        LUT3 (Prop_lut3_I1_O)        0.332    11.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.493    37.315    
                         clock uncertainty           -0.035    37.280    
    SLICE_X83Y109        FDRE (Setup_fdre_C_D)        0.031    37.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 26.296    

Slack (MET) :             26.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 2.015ns (31.146%)  route 4.455ns (68.854%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.478     4.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.582     6.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y105        LUT4 (Prop_lut4_I1_O)        0.323     6.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.950     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X85Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     8.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I1_O)        0.152     9.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.800    10.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y109        LUT3 (Prop_lut3_I1_O)        0.332    10.812 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.812    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.493    37.315    
                         clock uncertainty           -0.035    37.280    
    SLICE_X82Y109        FDRE (Setup_fdre_C_D)        0.077    37.357    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.357    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 26.545    

Slack (MET) :             26.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 2.015ns (31.160%)  route 4.452ns (68.840%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.478     4.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.582     6.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y105        LUT4 (Prop_lut4_I1_O)        0.323     6.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.950     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X85Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     8.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I1_O)        0.152     9.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.797    10.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y109        LUT3 (Prop_lut3_I1_O)        0.332    10.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.493    37.315    
                         clock uncertainty           -0.035    37.280    
    SLICE_X82Y109        FDRE (Setup_fdre_C_D)        0.079    37.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.359    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                 26.550    

Slack (MET) :             26.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.015ns (32.560%)  route 4.174ns (67.440%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.478     4.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.582     6.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y105        LUT4 (Prop_lut4_I1_O)        0.323     6.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.950     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X85Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     8.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I1_O)        0.152     9.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.519    10.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y109        LUT3 (Prop_lut3_I1_O)        0.332    10.531 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.493    37.315    
                         clock uncertainty           -0.035    37.280    
    SLICE_X82Y109        FDRE (Setup_fdre_C_D)        0.079    37.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.359    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                 26.828    

Slack (MET) :             26.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 2.015ns (32.607%)  route 4.165ns (67.393%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 36.823 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.478     4.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.582     6.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y105        LUT4 (Prop_lut4_I1_O)        0.323     6.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.950     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X85Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     8.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I1_O)        0.152     9.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.510    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y109        LUT3 (Prop_lut3_I1_O)        0.332    10.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.493    37.315    
                         clock uncertainty           -0.035    37.280    
    SLICE_X82Y109        FDRE (Setup_fdre_C_D)        0.081    37.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                 26.839    

Slack (MET) :             26.996ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.779ns (29.773%)  route 4.196ns (70.227%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 36.825 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.478     4.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.582     6.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y105        LUT4 (Prop_lut4_I1_O)        0.323     6.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.950     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X85Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     8.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.194     9.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y106        LUT6 (Prop_lut6_I5_O)        0.124     9.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.469    10.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X83Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.723    36.825    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.496    37.320    
                         clock uncertainty           -0.035    37.285    
    SLICE_X83Y106        FDRE (Setup_fdre_C_D)        0.029    37.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.314    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 26.996    

Slack (MET) :             27.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.015ns (33.357%)  route 4.026ns (66.643%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 36.825 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.478     4.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.582     6.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y105        LUT4 (Prop_lut4_I1_O)        0.323     6.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.950     7.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X85Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     8.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I1_O)        0.152     9.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.371    10.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y106        LUT6 (Prop_lut6_I2_O)        0.332    10.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X82Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.723    36.825    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.518    37.342    
                         clock uncertainty           -0.035    37.307    
    SLICE_X82Y106        FDRE (Setup_fdre_C_D)        0.081    37.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.388    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 27.005    

Slack (MET) :             27.247ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 0.966ns (19.126%)  route 4.085ns (80.874%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.466     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT5 (Prop_lut5_I0_O)        0.299     6.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     7.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I1_O)        0.124     8.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     8.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608     9.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.457    37.199    
                         clock uncertainty           -0.035    37.164    
    SLICE_X50Y110        FDRE (Setup_fdre_C_R)       -0.524    36.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 27.247    

Slack (MET) :             27.247ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 0.966ns (19.126%)  route 4.085ns (80.874%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.466     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT5 (Prop_lut5_I0_O)        0.299     6.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     7.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I1_O)        0.124     8.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     8.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608     9.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.457    37.199    
                         clock uncertainty           -0.035    37.164    
    SLICE_X50Y110        FDRE (Setup_fdre_C_R)       -0.524    36.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 27.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.128     1.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.074     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X34Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.391     1.635    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141     1.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X34Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.391     1.635    
    SLICE_X34Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.141     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.056     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X31Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.405     1.640    
    SLICE_X31Y94         FDCE (Hold_fdce_C_D)         0.076     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X29Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDCE (Prop_fdce_C_Q)         0.141     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X29Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X29Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.405     1.640    
    SLICE_X29Y95         FDCE (Hold_fdce_C_D)         0.075     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141     1.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X43Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.409     1.702    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.075     1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X45Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X45Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X45Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.409     1.703    
    SLICE_X45Y104        FDCE (Hold_fdce_C_D)         0.075     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X45Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.409     1.703    
    SLICE_X45Y106        FDPE (Hold_fdpe_C_D)         0.075     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.667     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141     1.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.410     1.730    
    SLICE_X83Y106        FDRE (Hold_fdre_C_D)         0.075     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.409     1.703    
    SLICE_X44Y104        FDCE (Hold_fdce_C_D)         0.076     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.058     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.409     1.703    
    SLICE_X44Y104        FDCE (Hold_fdce_C_D)         0.071     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X86Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X88Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X88Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X88Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X88Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X88Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X32Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0
  To Clock:  clk_out1_design_riscv_cache_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.632ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.764%)  route 0.819ns (64.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49                                      0.000     0.000 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.819     1.275    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X76Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X76Y49         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.275    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.446%)  route 0.643ns (60.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59                                     0.000     0.000 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X106Y59        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.643     1.062    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X106Y58        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y58        FDRE (Setup_fdre_C_D)       -0.268     9.732    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.659%)  route 0.637ns (60.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49                                      0.000     0.000 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X76Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X76Y48         FDRE (Setup_fdre_C_D)       -0.267     9.733    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.225ns  (logic 0.456ns (37.230%)  route 0.769ns (62.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59                                     0.000     0.000 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X106Y59        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.769     1.225    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y58        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)       -0.045     9.955    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.929%)  route 0.580ns (58.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71                                      0.000     0.000 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.580     0.999    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X61Y73         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y73         FDRE (Setup_fdre_C_D)       -0.270     9.730    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.047ns  (logic 0.419ns (40.029%)  route 0.628ns (59.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71                                      0.000     0.000 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.628     1.047    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X62Y70         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)       -0.218     9.782    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.166ns  (logic 0.456ns (39.115%)  route 0.710ns (60.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57                                     0.000     0.000 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.710     1.166    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X109Y57        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X109Y57        FDRE (Setup_fdre_C_D)       -0.095     9.905    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.259%)  route 0.573ns (57.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71                                      0.000     0.000 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.573     0.992    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X67Y72         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y72         FDRE (Setup_fdre_C_D)       -0.267     9.733    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.993ns  (logic 0.419ns (42.186%)  route 0.574ns (57.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56                                     0.000     0.000 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.574     0.993    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X109Y56        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X109Y56        FDRE (Setup_fdre_C_D)       -0.265     9.735    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.463%)  route 0.592ns (58.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71                                      0.000     0.000 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X62Y70         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)       -0.218     9.782    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  8.771    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_riscv_cache_clk_wiz_0_0
  To Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0

Setup :           25  Failing Endpoints,  Worst Slack       -1.096ns,  Total Violation      -21.473ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.096ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@40.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@37.500ns)
  Data Path Delay:        3.088ns  (logic 0.828ns (26.812%)  route 2.260ns (73.188%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.471 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 36.599 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     37.500    37.500 r  
    Y9                                                0.000    37.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    38.990 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.275    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    32.932 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    34.787    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.888 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.711    36.599    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.456    37.055 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/Q
                         net (fo=2, routed)           0.989    38.044    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[1]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.124    38.168 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.493    38.661    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124    38.785 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.778    39.564    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124    39.688 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[1]_i_1/O
                         net (fo=1, routed)           0.000    39.688    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[1]_i_1_n_0
    SLICE_X67Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.545    38.471    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X67Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[1]/C
                         clock pessimism              0.288    38.759    
                         clock uncertainty           -0.197    38.562    
    SLICE_X67Y51         FDCE (Setup_fdce_C_D)        0.029    38.591    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[1]
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                         -39.688    
  -------------------------------------------------------------------
                         slack                                 -1.096    

Slack (VIOLATED) :        -1.091ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@40.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@37.500ns)
  Data Path Delay:        3.085ns  (logic 0.828ns (26.838%)  route 2.257ns (73.162%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.471 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 36.599 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     37.500    37.500 r  
    Y9                                                0.000    37.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    38.990 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.275    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    32.932 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    34.787    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.888 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.711    36.599    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.456    37.055 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/Q
                         net (fo=2, routed)           0.989    38.044    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[1]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.124    38.168 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.493    38.661    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124    38.785 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.775    39.561    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124    39.685 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[6]_i_1/O
                         net (fo=1, routed)           0.000    39.685    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[6]_i_1_n_0
    SLICE_X67Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.545    38.471    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X67Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[6]/C
                         clock pessimism              0.288    38.759    
                         clock uncertainty           -0.197    38.562    
    SLICE_X67Y51         FDCE (Setup_fdce_C_D)        0.031    38.593    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[6]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                         -39.685    
  -------------------------------------------------------------------
                         slack                                 -1.091    

Slack (VIOLATED) :        -1.069ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@40.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@37.500ns)
  Data Path Delay:        3.063ns  (logic 0.828ns (27.033%)  route 2.235ns (72.967%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.471 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 36.599 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     37.500    37.500 r  
    Y9                                                0.000    37.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    38.990 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.275    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    32.932 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    34.787    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.888 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.711    36.599    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.456    37.055 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/Q
                         net (fo=2, routed)           0.989    38.044    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[1]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.124    38.168 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.493    38.661    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124    38.785 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.753    39.538    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.124    39.662 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[4]_i_1/O
                         net (fo=1, routed)           0.000    39.662    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[4]_i_1_n_0
    SLICE_X65Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.545    38.471    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X65Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[4]/C
                         clock pessimism              0.288    38.759    
                         clock uncertainty           -0.197    38.562    
    SLICE_X65Y51         FDCE (Setup_fdce_C_D)        0.031    38.593    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[4]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                         -39.662    
  -------------------------------------------------------------------
                         slack                                 -1.069    

Slack (VIOLATED) :        -1.047ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@40.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@37.500ns)
  Data Path Delay:        3.041ns  (logic 0.828ns (27.228%)  route 2.213ns (72.772%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.471 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 36.599 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     37.500    37.500 r  
    Y9                                                0.000    37.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    38.990 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.275    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    32.932 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    34.787    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.888 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.711    36.599    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.456    37.055 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/Q
                         net (fo=2, routed)           0.989    38.044    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[1]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.124    38.168 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.493    38.661    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124    38.785 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.731    39.516    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124    39.640 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[7]_i_1/O
                         net (fo=1, routed)           0.000    39.640    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[7]_i_1_n_0
    SLICE_X67Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.545    38.471    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X67Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[7]/C
                         clock pessimism              0.288    38.759    
                         clock uncertainty           -0.197    38.562    
    SLICE_X67Y51         FDCE (Setup_fdce_C_D)        0.031    38.593    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[7]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                         -39.640    
  -------------------------------------------------------------------
                         slack                                 -1.047    

Slack (VIOLATED) :        -1.009ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@40.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@37.500ns)
  Data Path Delay:        3.002ns  (logic 0.828ns (27.584%)  route 2.174ns (72.416%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 36.599 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     37.500    37.500 r  
    Y9                                                0.000    37.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    38.990 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.275    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    32.932 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    34.787    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.888 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.711    36.599    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.456    37.055 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/Q
                         net (fo=2, routed)           0.989    38.044    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[1]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.124    38.168 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.493    38.661    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124    38.785 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.692    39.477    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.124    39.601 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[9]_i_1/O
                         net (fo=1, routed)           0.000    39.601    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[9]_i_1_n_0
    SLICE_X65Y53         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.544    38.470    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X65Y53         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[9]/C
                         clock pessimism              0.288    38.758    
                         clock uncertainty           -0.197    38.561    
    SLICE_X65Y53         FDCE (Setup_fdce_C_D)        0.031    38.592    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[9]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                         -39.601    
  -------------------------------------------------------------------
                         slack                                 -1.009    

Slack (VIOLATED) :        -1.002ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@40.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@37.500ns)
  Data Path Delay:        2.993ns  (logic 0.828ns (27.666%)  route 2.165ns (72.334%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 36.599 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     37.500    37.500 r  
    Y9                                                0.000    37.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    38.990 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.275    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    32.932 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    34.787    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.888 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.711    36.599    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.456    37.055 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/Q
                         net (fo=2, routed)           0.989    38.044    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[1]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.124    38.168 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.493    38.661    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124    38.785 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.683    39.468    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I5_O)        0.124    39.592 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[12]_i_1/O
                         net (fo=1, routed)           0.000    39.592    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[12]_i_1_n_0
    SLICE_X65Y54         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.544    38.470    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X65Y54         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[12]/C
                         clock pessimism              0.288    38.758    
                         clock uncertainty           -0.197    38.561    
    SLICE_X65Y54         FDCE (Setup_fdce_C_D)        0.029    38.590    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[12]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                         -39.592    
  -------------------------------------------------------------------
                         slack                                 -1.002    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@40.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@37.500ns)
  Data Path Delay:        2.990ns  (logic 0.828ns (27.694%)  route 2.162ns (72.306%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 36.599 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     37.500    37.500 r  
    Y9                                                0.000    37.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    38.990 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.275    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    32.932 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    34.787    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.888 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.711    36.599    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.456    37.055 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/Q
                         net (fo=2, routed)           0.989    38.044    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[1]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.124    38.168 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.493    38.661    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124    38.785 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.680    39.465    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I5_O)        0.124    39.589 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[13]_i_1/O
                         net (fo=1, routed)           0.000    39.589    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[13]_i_1_n_0
    SLICE_X65Y54         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.544    38.470    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X65Y54         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[13]/C
                         clock pessimism              0.288    38.758    
                         clock uncertainty           -0.197    38.561    
    SLICE_X65Y54         FDCE (Setup_fdce_C_D)        0.031    38.592    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[13]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                         -39.589    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.964ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@40.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@37.500ns)
  Data Path Delay:        2.955ns  (logic 0.828ns (28.016%)  route 2.127ns (71.984%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.471 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 36.599 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     37.500    37.500 r  
    Y9                                                0.000    37.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    38.990 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.275    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    32.932 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    34.787    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.888 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.711    36.599    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.456    37.055 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/Q
                         net (fo=2, routed)           0.989    38.044    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[1]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.124    38.168 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.493    38.661    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124    38.785 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.645    39.431    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I5_O)        0.124    39.555 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[0]_i_1/O
                         net (fo=1, routed)           0.000    39.555    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[0]_i_1_n_0
    SLICE_X64Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.545    38.471    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X64Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[0]/C
                         clock pessimism              0.288    38.759    
                         clock uncertainty           -0.197    38.562    
    SLICE_X64Y51         FDCE (Setup_fdce_C_D)        0.029    38.591    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[0]
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                         -39.555    
  -------------------------------------------------------------------
                         slack                                 -0.964    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@40.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@37.500ns)
  Data Path Delay:        2.955ns  (logic 0.828ns (28.016%)  route 2.127ns (71.984%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.471 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 36.599 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     37.500    37.500 r  
    Y9                                                0.000    37.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    38.990 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.275    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    32.932 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    34.787    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.888 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.711    36.599    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.456    37.055 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/Q
                         net (fo=2, routed)           0.989    38.044    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[1]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.124    38.168 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.493    38.661    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124    38.785 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.645    39.431    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I5_O)        0.124    39.555 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[2]_i_1/O
                         net (fo=1, routed)           0.000    39.555    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[2]_i_1_n_0
    SLICE_X64Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.545    38.471    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X64Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[2]/C
                         clock pessimism              0.288    38.759    
                         clock uncertainty           -0.197    38.562    
    SLICE_X64Y51         FDCE (Setup_fdce_C_D)        0.032    38.594    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[2]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                         -39.555    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@40.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@37.500ns)
  Data Path Delay:        2.952ns  (logic 0.828ns (28.046%)  route 2.124ns (71.954%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.471 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 36.599 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     37.500    37.500 r  
    Y9                                                0.000    37.500 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    37.500    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    38.990 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.275    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    32.932 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    34.787    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.888 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.711    36.599    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.456    37.055 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[5]/Q
                         net (fo=2, routed)           0.989    38.044    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[1]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.124    38.168 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.493    38.661    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124    38.785 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.642    39.428    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I5_O)        0.124    39.552 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[8]_i_1/O
                         net (fo=1, routed)           0.000    39.552    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[8]_i_1_n_0
    SLICE_X64Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.545    38.471    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X64Y51         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[8]/C
                         clock pessimism              0.288    38.759    
                         clock uncertainty           -0.197    38.562    
    SLICE_X64Y51         FDCE (Setup_fdce_C_D)        0.031    38.593    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[8]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                         -39.552    
  -------------------------------------------------------------------
                         slack                                 -0.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/state_cmd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.231ns (32.411%)  route 0.482ns (67.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.602    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/Q
                         net (fo=2, routed)           0.294    -0.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[2]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.122 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.188     0.066    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.111 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/state_cmd[0]_i_1/O
                         net (fo=1, routed)           0.000     0.111    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/p_0_in__1[0]
    SLICE_X65Y58         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/state_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.849    -0.836    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X65Y58         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/state_cmd_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.197    -0.083    
    SLICE_X65Y58         FDCE (Hold_fdce_C_D)         0.092     0.009    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/state_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.397%)  route 0.529ns (69.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.602    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/Q
                         net (fo=2, routed)           0.294    -0.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[2]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.122 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.235     0.113    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X66Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.158 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_i_1/O
                         net (fo=1, routed)           0.000     0.158    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_i_1_n_0
    SLICE_X66Y59         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.849    -0.836    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X66Y59         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.197    -0.083    
    SLICE_X66Y59         FDCE (Hold_fdce_C_D)         0.121     0.038    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.276ns (29.707%)  route 0.653ns (70.293%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.602    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/Q
                         net (fo=2, routed)           0.294    -0.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[2]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.122 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.177     0.055    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.100 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.182     0.283    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.328 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_1/O
                         net (fo=1, routed)           0.000     0.328    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_1_n_0
    SLICE_X66Y59         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.849    -0.836    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X66Y59         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[31]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.197    -0.083    
    SLICE_X66Y59         FDCE (Hold_fdce_C_D)         0.120     0.037    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.276ns (29.848%)  route 0.649ns (70.152%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.602    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/Q
                         net (fo=2, routed)           0.294    -0.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[2]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.122 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.177     0.055    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.100 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.178     0.278    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[25]_i_1/O
                         net (fo=1, routed)           0.000     0.323    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[25]_i_1_n_0
    SLICE_X64Y57         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.849    -0.836    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X64Y57         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[25]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.197    -0.083    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.092     0.009    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.276ns (29.810%)  route 0.650ns (70.190%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.602    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/Q
                         net (fo=2, routed)           0.294    -0.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[2]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.122 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.177     0.055    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.100 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.179     0.279    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.324 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[26]_i_1/O
                         net (fo=1, routed)           0.000     0.324    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[26]_i_1_n_0
    SLICE_X64Y57         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.849    -0.836    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X64Y57         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[26]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.197    -0.083    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.092     0.009    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.276ns (29.842%)  route 0.649ns (70.158%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.602    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/Q
                         net (fo=2, routed)           0.294    -0.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[2]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.122 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.177     0.055    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.100 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.178     0.278    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[30]_i_1/O
                         net (fo=1, routed)           0.000     0.323    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[30]_i_1_n_0
    SLICE_X65Y58         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.849    -0.836    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X65Y58         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[30]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.197    -0.083    
    SLICE_X65Y58         FDCE (Hold_fdce_C_D)         0.091     0.008    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.276ns (27.785%)  route 0.717ns (72.215%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.602    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/Q
                         net (fo=2, routed)           0.294    -0.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[2]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.122 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.177     0.055    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.100 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.246     0.347    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.392 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[24]_i_1/O
                         net (fo=1, routed)           0.000     0.392    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[24]_i_1_n_0
    SLICE_X64Y57         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.849    -0.836    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X64Y57         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[24]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.197    -0.083    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.092     0.009    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.276ns (27.757%)  route 0.718ns (72.243%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.602    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/Q
                         net (fo=2, routed)           0.294    -0.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[2]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.122 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.177     0.055    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.100 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.247     0.348    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.393 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[23]_i_1/O
                         net (fo=1, routed)           0.000     0.393    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[23]_i_1_n_0
    SLICE_X64Y57         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.849    -0.836    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X64Y57         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[23]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.197    -0.083    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.091     0.008    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.276ns (27.560%)  route 0.725ns (72.440%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.602    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/Q
                         net (fo=2, routed)           0.294    -0.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[2]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.122 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.177     0.055    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.100 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.254     0.355    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.400 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[15]_i_1/O
                         net (fo=1, routed)           0.000     0.400    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[15]_i_1_n_0
    SLICE_X65Y56         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.850    -0.835    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X65Y56         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[15]/C
                         clock pessimism              0.556    -0.279    
                         clock uncertainty            0.197    -0.082    
    SLICE_X65Y56         FDCE (Hold_fdce_C_D)         0.092     0.010    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out1_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.276ns (27.533%)  route 0.726ns (72.467%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.602    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X67Y65         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[6]/Q
                         net (fo=2, routed)           0.294    -0.167    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/out[2]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.122 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/state_cmd[0]_i_3/O
                         net (fo=3, routed)           0.177     0.055    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD1__2
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.100 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2/O
                         net (fo=23, routed)          0.255     0.356    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[31]_i_2_n_0
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.401 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[14]_i_1/O
                         net (fo=1, routed)           0.000     0.401    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD[14]_i_1_n_0
    SLICE_X65Y56         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.850    -0.835    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/ACLK
    SLICE_X65Y56         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[14]/C
                         clock pessimism              0.556    -0.279    
                         clock uncertainty            0.197    -0.082    
    SLICE_X65Y56         FDCE (Hold_fdce_C_D)         0.091     0.009    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.427ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.306ns  (logic 0.419ns (32.080%)  route 0.887ns (67.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.887     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X41Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y104        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 31.427    

Slack (MET) :             31.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.249ns  (logic 0.478ns (38.271%)  route 0.771ns (61.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.771     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y95         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                 31.485    

Slack (MET) :             31.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.391ns  (logic 0.518ns (37.232%)  route 0.873ns (62.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X42Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.873     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y104        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                 31.516    

Slack (MET) :             31.648ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.952%)  route 0.610ns (56.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y104        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.610     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X41Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y104        FDCE (Setup_fdce_C_D)       -0.264    32.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.736    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 31.648    

Slack (MET) :             31.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.187ns  (logic 0.456ns (38.432%)  route 0.731ns (61.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X44Y104        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.731     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y104        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                 31.718    

Slack (MET) :             31.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.007%)  route 0.604ns (56.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.604     1.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X28Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y95         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 31.847    

Slack (MET) :             31.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.981ns  (logic 0.518ns (52.779%)  route 0.463ns (47.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.463     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y96         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                 31.924    

Slack (MET) :             31.941ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_riscv_cache_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.966ns  (logic 0.518ns (53.641%)  route 0.448ns (46.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.448     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X28Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y96         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                 31.941    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.778ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.803%)  route 0.583ns (58.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.583     1.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X30Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)       -0.220     9.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.886ns  (logic 0.419ns (47.272%)  route 0.467ns (52.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.467     0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y104        FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.764%)  route 0.586ns (56.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.586     1.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X29Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y95         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  8.863    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.063%)  route 0.453ns (51.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.453     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y104        FDCE (Setup_fdce_C_D)       -0.265     9.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  8.863    

Slack (MET) :             8.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.941%)  route 0.582ns (56.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X28Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.582     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  8.919    

Slack (MET) :             9.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.479%)  route 0.447ns (49.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.447     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y104        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  9.002    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.103%)  route 0.436ns (48.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.436     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X45Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y104        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.900%)  route 0.440ns (49.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X30Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)       -0.045     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  9.059    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0
  To Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 0.580ns (6.731%)  route 8.037ns (93.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.353     2.973    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.097 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/FSM_onehot_state[0]_i_2/O
                         net (fo=170, routed)         4.684     7.781    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]_0
    SLICE_X64Y43         FDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.554     8.481    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/axi_aclk
    SLICE_X64Y43         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]/C
                         clock pessimism              0.462     8.943    
                         clock uncertainty           -0.074     8.868    
    SLICE_X64Y43         FDCE (Recov_fdce_C_CLR)     -0.405     8.463    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.580ns (6.734%)  route 8.033ns (93.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.353     2.973    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.097 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/FSM_onehot_state[0]_i_2/O
                         net (fo=170, routed)         4.680     7.777    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]_0
    SLICE_X65Y43         FDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.554     8.481    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/axi_aclk
    SLICE_X65Y43         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[2]/C
                         clock pessimism              0.462     8.943    
                         clock uncertainty           -0.074     8.868    
    SLICE_X65Y43         FDCE (Recov_fdce_C_CLR)     -0.405     8.463    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[2]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.580ns (6.734%)  route 8.033ns (93.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.353     2.973    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.097 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/FSM_onehot_state[0]_i_2/O
                         net (fo=170, routed)         4.680     7.777    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]_0
    SLICE_X65Y43         FDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.554     8.481    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/axi_aclk
    SLICE_X65Y43         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[3]/C
                         clock pessimism              0.462     8.943    
                         clock uncertainty           -0.074     8.868    
    SLICE_X65Y43         FDCE (Recov_fdce_C_CLR)     -0.405     8.463    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[3]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.580ns (6.734%)  route 8.033ns (93.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.353     2.973    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.097 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/FSM_onehot_state[0]_i_2/O
                         net (fo=170, routed)         4.680     7.777    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]_0
    SLICE_X65Y43         FDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.554     8.481    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/axi_aclk
    SLICE_X65Y43         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[4]/C
                         clock pessimism              0.462     8.943    
                         clock uncertainty           -0.074     8.868    
    SLICE_X65Y43         FDCE (Recov_fdce_C_CLR)     -0.405     8.463    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[4]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rdata_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 0.580ns (6.967%)  route 7.745ns (93.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         1.524     1.144    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/axi_aresetn
    SLICE_X64Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.268 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2/O
                         net (fo=331, routed)         6.221     7.489    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0
    SLICE_X61Y43         FDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.553     8.480    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/axi_aclk
    SLICE_X61Y43         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rdata_reg[5]/C
                         clock pessimism              0.462     8.942    
                         clock uncertainty           -0.074     8.867    
    SLICE_X61Y43         FDCE (Recov_fdce_C_CLR)     -0.405     8.462    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rvalid_reg/CLR
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 0.580ns (6.967%)  route 7.745ns (93.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         1.524     1.144    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/axi_aresetn
    SLICE_X64Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.268 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2/O
                         net (fo=331, routed)         6.221     7.489    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0
    SLICE_X61Y43         FDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.553     8.480    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/axi_aclk
    SLICE_X61Y43         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rvalid_reg/C
                         clock pessimism              0.462     8.942    
                         clock uncertainty           -0.074     8.867    
    SLICE_X61Y43         FDCE (Recov_fdce_C_CLR)     -0.405     8.462    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rid_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 0.580ns (7.085%)  route 7.606ns (92.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         1.524     1.144    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/axi_aresetn
    SLICE_X64Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.268 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2/O
                         net (fo=331, routed)         6.082     7.351    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0
    SLICE_X61Y42         FDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rid_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.552     8.479    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/axi_aclk
    SLICE_X61Y42         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rid_reg[4]/C
                         clock pessimism              0.462     8.941    
                         clock uncertainty           -0.074     8.866    
    SLICE_X61Y42         FDCE (Recov_fdce_C_CLR)     -0.405     8.461    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rid_reg[4]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rid_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 0.580ns (7.085%)  route 7.606ns (92.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         1.524     1.144    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/axi_aresetn
    SLICE_X64Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.268 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2/O
                         net (fo=331, routed)         6.082     7.351    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_awready_i_2_n_0
    SLICE_X61Y42         FDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rid_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.552     8.479    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/axi_aclk
    SLICE_X61Y42         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rid_reg[5]/C
                         clock pessimism              0.462     8.941    
                         clock uncertainty           -0.074     8.866    
    SLICE_X61Y42         FDCE (Recov_fdce_C_CLR)     -0.405     8.461    design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/s_axi_rid_reg[5]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 0.580ns (7.115%)  route 7.572ns (92.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.353     2.973    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.097 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/FSM_onehot_state[0]_i_2/O
                         net (fo=170, routed)         4.220     7.317    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]_0
    SLICE_X66Y43         FDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.554     8.481    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/axi_aclk
    SLICE_X66Y43         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[1]/C
                         clock pessimism              0.462     8.943    
                         clock uncertainty           -0.074     8.868    
    SLICE_X66Y43         FDCE (Recov_fdce_C_CLR)     -0.361     8.507    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[1]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@10.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 0.580ns (7.115%)  route 7.572ns (92.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.353     2.973    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/axi_aresetn
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.097 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_write/u_fifo/FSM_onehot_state[0]_i_2/O
                         net (fo=170, routed)         4.220     7.317    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]_0
    SLICE_X66Y43         FDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.554     8.481    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/axi_aclk
    SLICE_X66Y43         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[0]/C
                         clock pessimism              0.462     8.943    
                         clock uncertainty           -0.074     8.868    
    SLICE_X66Y43         FDCE (Recov_fdce_C_CLR)     -0.319     8.549    design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[0]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  1.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.788%)  route 0.137ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.576    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137    -0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.847    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.272    -0.566    
    SLICE_X28Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.788%)  route 0.137ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.576    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137    -0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.847    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.272    -0.566    
    SLICE_X28Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.640    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.912    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.251    -0.522    
    SLICE_X41Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.640    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.912    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.251    -0.522    
    SLICE_X41Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.640    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.912    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.522    
    SLICE_X41Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.640    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.912    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.251    -0.522    
    SLICE_X41Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.640    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.912    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.251    -0.522    
    SLICE_X41Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.640    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.912    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.251    -0.522    
    SLICE_X41Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.640    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.912    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.251    -0.522    
    SLICE_X41Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns - clk_out2_design_riscv_cache_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.640    -0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.912    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.522    
    SLICE_X41Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.070ns (24.057%)  route 3.378ns (75.943%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.751     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.325     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.780     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.326     7.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.847     8.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.357    37.110    
                         clock uncertainty           -0.035    37.075    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.670    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 27.880    

Slack (MET) :             27.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.070ns (24.057%)  route 3.378ns (75.943%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.751     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.325     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.780     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.326     7.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.847     8.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.357    37.110    
                         clock uncertainty           -0.035    37.075    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.670    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 27.880    

Slack (MET) :             27.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.070ns (24.057%)  route 3.378ns (75.943%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.751     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.325     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.780     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.326     7.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.847     8.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.357    37.110    
                         clock uncertainty           -0.035    37.075    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.670    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 27.880    

Slack (MET) :             27.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.070ns (24.057%)  route 3.378ns (75.943%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.751     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.325     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.780     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.326     7.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.847     8.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.357    37.110    
                         clock uncertainty           -0.035    37.075    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.670    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 27.880    

Slack (MET) :             27.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.070ns (24.057%)  route 3.378ns (75.943%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.751     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.325     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.780     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.326     7.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.847     8.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.357    37.110    
                         clock uncertainty           -0.035    37.075    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.670    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 27.880    

Slack (MET) :             27.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.070ns (24.057%)  route 3.378ns (75.943%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.751     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.325     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.780     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.326     7.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.847     8.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.357    37.110    
                         clock uncertainty           -0.035    37.075    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.670    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 27.880    

Slack (MET) :             27.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.070ns (24.039%)  route 3.381ns (75.961%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.751     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.325     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.780     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.326     7.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.850     8.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.457    37.199    
                         clock uncertainty           -0.035    37.164    
    SLICE_X52Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.759    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 27.966    

Slack (MET) :             27.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.070ns (24.039%)  route 3.381ns (75.961%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.751     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.325     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.780     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.326     7.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.850     8.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.457    37.199    
                         clock uncertainty           -0.035    37.164    
    SLICE_X52Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.759    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 27.966    

Slack (MET) :             27.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.070ns (24.039%)  route 3.381ns (75.961%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.751     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.325     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.780     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.326     7.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.850     8.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.457    37.199    
                         clock uncertainty           -0.035    37.164    
    SLICE_X52Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.759    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 27.966    

Slack (MET) :             28.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.070ns (25.631%)  route 3.105ns (74.369%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 36.743 - 33.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.916     4.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.419     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.751     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.325     6.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.780     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.326     7.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.574     8.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641    36.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.457    37.199    
                         clock uncertainty           -0.035    37.164    
    SLICE_X51Y109        FDCE (Recov_fdce_C_CLR)     -0.405    36.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.759    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 28.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.599%)  route 0.117ns (45.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.389     1.656    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.599%)  route 0.117ns (45.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.389     1.656    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.599%)  route 0.117ns (45.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y93         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.389     1.656    
    SLICE_X30Y93         FDPE (Remov_fdpe_C_PRE)     -0.071     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.599%)  route 0.117ns (45.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y93         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.389     1.656    
    SLICE_X30Y93         FDPE (Remov_fdpe_C_PRE)     -0.071     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.503%)  route 0.176ns (55.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.844 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X42Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X42Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.375     1.737    
    SLICE_X42Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.503%)  route 0.176ns (55.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.844 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X42Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X42Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.375     1.737    
    SLICE_X42Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.242%)  route 0.171ns (54.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.171     1.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.389     1.656    
    SLICE_X31Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.242%)  route 0.171ns (54.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.171     1.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.389     1.656    
    SLICE_X31Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.242%)  route 0.171ns (54.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.171     1.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.389     1.656    
    SLICE_X31Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.242%)  route 0.171ns (54.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.171     1.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.389     1.656    
    SLICE_X31Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.388    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_riscv_cache_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.520ns (24.830%)  route 4.602ns (75.170%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.150     3.439 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           2.683     6.122    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X67Y61         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.541    -1.533    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X67Y61         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.371ns  (logic 1.520ns (28.304%)  route 3.850ns (71.696%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.150     3.439 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           1.931     5.371    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X67Y75         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.527    -1.547    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X67Y75         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.797ns  (logic 1.520ns (31.690%)  route 3.277ns (68.310%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.150     3.439 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           1.357     4.797    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X106Y61        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.683    -1.391    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X106Y61        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.491ns (25.470%)  route 1.436ns (74.530%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.788     1.235    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.044     1.279 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           0.647     1.926    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X106Y61        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.905    -0.780    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X106Y61        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.189ns  (logic 0.491ns (22.412%)  route 1.698ns (77.588%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.788     1.235    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.044     1.279 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           0.910     2.189    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X67Y75         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.834    -0.851    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X67Y75         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.509ns  (logic 0.491ns (19.558%)  route 2.018ns (80.442%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.788     1.235    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.044     1.279 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           1.230     2.509    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X67Y61         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.848    -0.837    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X67Y61         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0
  To Clock:  clk_out1_design_riscv_cache_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.431ns  (logic 0.456ns (31.856%)  route 0.975ns (68.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.864    -0.748    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X106Y60        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=32, routed)          0.975     0.684    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X109Y61        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.683    -1.391    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X109Y61        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.110%)  route 0.681ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.700    -0.912    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X60Y72         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.681     0.225    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X65Y75         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.527    -1.547    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X65Y75         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.047ns  (logic 0.518ns (49.460%)  route 0.529ns (50.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.716    -0.896    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X66Y60         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.529     0.152    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X67Y58         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.543    -1.531    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X67Y58         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.337ns (47.221%)  route 0.377ns (52.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.557    -1.516    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X75Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.337    -1.179 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.377    -0.803    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X75Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.732    -0.880    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.337ns (44.867%)  route 0.414ns (55.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.559    -1.514    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X77Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.337    -1.177 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.414    -0.763    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X76Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.733    -0.879    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.337ns (44.697%)  route 0.417ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.559    -1.514    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X77Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.337    -1.177 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.417    -0.760    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X76Y47         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.733    -0.879    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y47         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.337ns (47.738%)  route 0.369ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.611    -1.463    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X105Y58        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.337    -1.126 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.369    -0.757    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X105Y57        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.787    -0.825    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y57        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.337ns (42.428%)  route 0.457ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.523    -1.551    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X59Y74         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.337    -1.214 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.457    -0.757    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X60Y74         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.697    -0.915    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y74         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.367ns (46.999%)  route 0.414ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.559    -1.514    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X77Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.147 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.414    -0.733    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X76Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.733    -0.879    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.337ns (41.022%)  route 0.485ns (58.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.531    -1.543    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X61Y71         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.337    -1.206 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.485    -0.722    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X67Y72         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.701    -0.911    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X67Y72         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.823ns  (logic 0.337ns (40.932%)  route 0.486ns (59.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.531    -1.543    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X61Y71         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.337    -1.206 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.486    -0.720    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X61Y73         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.699    -0.913    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y73         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.797ns  (logic 0.367ns (46.064%)  route 0.430ns (53.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.557    -1.516    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X75Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.149 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.430    -0.720    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X76Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.733    -0.879    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.337ns (40.382%)  route 0.498ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.531    -1.543    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X61Y71         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.337    -1.206 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.498    -0.709    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X62Y70         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.704    -0.908    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y70         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.273ns  (logic 1.520ns (24.232%)  route 4.753ns (75.768%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.150     3.439 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           2.834     6.273    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X66Y60         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.542    -1.532    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X66Y60         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 1.520ns (27.280%)  route 4.052ns (72.720%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.150     3.439 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           2.133     5.572    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X62Y73         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.528    -1.546    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X62Y73         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 1.520ns (30.791%)  route 3.417ns (69.209%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.150     3.439 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           1.497     4.937    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X106Y60        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.684    -1.390    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X106Y60        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.775ns  (logic 1.520ns (40.266%)  route 2.255ns (59.734%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.150     3.439 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           0.336     3.775    design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aux_reset_in
    SLICE_X102Y82        FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.604    -1.470    design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X102Y82        FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 BOARD_RST_SW
                            (input port)
  Destination:            design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.465ns  (logic 1.308ns (37.750%)  route 2.157ns (62.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BOARD_RST_SW (IN)
                         net (fo=0)                   0.000     0.000    BOARD_RST_SW
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 r  BOARD_RST_SW_IBUF_inst/O
                         net (fo=1, routed)           2.157     3.465    design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X102Y81        FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.602    -1.472    design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X102Y81        FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BOARD_RST_SW
                            (input port)
  Destination:            design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.385ns (28.656%)  route 0.959ns (71.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BOARD_RST_SW (IN)
                         net (fo=0)                   0.000     0.000    BOARD_RST_SW
    P16                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  BOARD_RST_SW_IBUF_inst/O
                         net (fo=1, routed)           0.959     1.344    design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X102Y81        FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.871    -0.814    design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X102Y81        FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.491ns (34.634%)  route 0.926ns (65.366%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.788     1.235    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.044     1.279 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           0.138     1.417    design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aux_reset_in
    SLICE_X102Y82        FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.872    -0.813    design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X102Y82        FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.491ns (24.788%)  route 1.489ns (75.212%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.788     1.235    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.044     1.279 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           0.700     1.979    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X106Y60        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.905    -0.780    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X106Y60        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.491ns (21.587%)  route 1.782ns (78.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.788     1.235    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.044     1.279 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           0.994     2.273    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X62Y73         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.835    -0.850    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X62Y73         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.567ns  (logic 0.491ns (19.116%)  route 2.076ns (80.884%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 f  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.788     1.235    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I0_O)        0.044     1.279 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0/O
                         net (fo=7, routed)           1.288     2.567    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X66Y60         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.848    -0.837    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X66Y60         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_riscv_cache_clk_wiz_0_0
  To Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.456ns (33.687%)  route 0.898ns (66.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.718    -0.894    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X67Y56         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          0.898     0.460    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X67Y60         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.542    -1.532    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X67Y60         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.279%)  route 0.623ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.698    -0.914    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X67Y75         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          0.623     0.165    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X64Y75         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.527    -1.547    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X64Y75         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.796ns  (logic 0.456ns (57.260%)  route 0.340ns (42.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.863    -0.749    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y61        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.293 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.340     0.048    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X108Y60        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.684    -1.390    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X108Y60        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.337ns (45.220%)  route 0.408ns (54.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.531    -1.543    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X63Y71         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.337    -1.206 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.408    -0.798    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X63Y70         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.704    -0.908    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y70         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.771%)  route 0.386ns (51.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.531    -1.543    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X63Y71         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.386    -0.791    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X64Y69         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.706    -0.906    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y69         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.367ns (50.186%)  route 0.364ns (49.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.560    -1.513    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X83Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.146 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.364    -0.782    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X84Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.737    -0.875    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X84Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.367ns (47.381%)  route 0.408ns (52.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.559    -1.514    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X78Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.147 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.408    -0.740    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X82Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.737    -0.875    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X82Y49         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.367ns (55.829%)  route 0.290ns (44.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.683    -1.391    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y61        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.367    -1.024 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.290    -0.734    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X108Y60        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.864    -0.748    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X108Y60        FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.367ns (47.059%)  route 0.413ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.560    -1.513    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X85Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.146 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.413    -0.733    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X84Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.737    -0.875    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X84Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.824ns  (logic 0.418ns (50.698%)  route 0.406ns (49.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.532    -1.542    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X62Y70         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.406    -0.718    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X63Y69         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.705    -0.907    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y69         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.337ns (39.850%)  route 0.509ns (60.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.531    -1.543    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X63Y71         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.337    -1.206 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.509    -0.697    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X63Y70         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.704    -0.908    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y70         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.337ns (39.681%)  route 0.512ns (60.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.531    -1.543    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X63Y71         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.337    -1.206 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.512    -0.694    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y69         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.706    -0.906    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y69         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.829ns  (logic 0.337ns (40.642%)  route 0.492ns (59.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.560    -1.513    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X85Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.337    -1.176 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.492    -0.684    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X84Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.737    -0.875    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X84Y48         FDRE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0
  To Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0

Max Delay           180 Endpoints
Min Delay           180 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 2.421ns (49.906%)  route 2.430ns (50.094%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.693    -0.919    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X30Y67         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.695 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.771     1.467    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.124 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.174     3.298    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.150     3.448 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.485     3.933    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X33Y63         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.477    -1.597    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X33Y63         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.359ns  (logic 2.395ns (54.942%)  route 1.964ns (45.058%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.697    -0.915    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X30Y63         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.699 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.794     1.493    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.150 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.170     3.321    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.445 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_scnt_cmp_q_i_2/O
                         net (fo=1, routed)           0.000     3.445    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X33Y65         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.476    -1.598    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y65         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 2.500ns (59.028%)  route 1.735ns (40.972%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.689    -0.923    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X26Y67         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     0.709 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.617     1.326    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X26Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     2.070 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.118     3.189    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q
    SLICE_X33Y66         LUT2 (Prop_lut2_I1_O)        0.124     3.313 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     3.313    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X33Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.475    -1.599    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X33Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.688ns  (logic 1.738ns (47.122%)  route 1.950ns (52.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.648    -0.964    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/S_DCLK_O
    SLICE_X32Y65         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.650 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.715     1.365    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.489 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           1.235     2.725    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/cmp_reset
    SLICE_X33Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.475    -1.599    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X33Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 1.738ns (48.959%)  route 1.812ns (51.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.648    -0.964    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/S_DCLK_O
    SLICE_X32Y65         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.650 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.715     1.365    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.489 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           1.097     2.586    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/cmp_reset
    SLICE_X33Y65         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.476    -1.598    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y65         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.473ns  (logic 1.766ns (50.856%)  route 1.707ns (49.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.650    -0.962    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/S_DCLK_O
    SLICE_X32Y63         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.652 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     1.308    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.152     1.460 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.051     2.511    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X31Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.525    -1.549    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.473ns  (logic 1.766ns (50.856%)  route 1.707ns (49.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.650    -0.962    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/S_DCLK_O
    SLICE_X32Y63         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.652 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     1.308    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.152     1.460 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.051     2.511    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X31Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.525    -1.549    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.473ns  (logic 1.766ns (50.856%)  route 1.707ns (49.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.650    -0.962    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/S_DCLK_O
    SLICE_X32Y63         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.652 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     1.308    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.152     1.460 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.051     2.511    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X31Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.525    -1.549    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.473ns  (logic 1.766ns (50.856%)  route 1.707ns (49.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.650    -0.962    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/S_DCLK_O
    SLICE_X32Y63         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.652 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     1.308    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.152     1.460 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.051     2.511    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X31Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.525    -1.549    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.424ns  (logic 1.766ns (51.584%)  route 1.658ns (48.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.650    -0.962    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/S_DCLK_O
    SLICE_X32Y63         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.652 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     1.308    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.152     1.460 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.002     2.462    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X31Y62         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.524    -1.550    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y62         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.148%)  route 0.298ns (44.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.471    -1.603    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/S_DCLK_O
    SLICE_X33Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.236 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.298    -0.938    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X33Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.643    -0.969    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/DESIGN_CLK_I
    SLICE_X33Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.148%)  route 0.298ns (44.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.474    -1.600    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/S_DCLK_O
    SLICE_X33Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.367    -1.233 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.298    -0.935    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X33Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.646    -0.966    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/DESIGN_CLK_I
    SLICE_X33Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.619ns  (logic 0.337ns (54.473%)  route 0.282ns (45.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.521    -1.553    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X29Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.337    -1.216 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.282    -0.934    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[9]
    SLICE_X29Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.693    -0.919    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X29Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.063%)  route 0.336ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.472    -1.602    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/S_DCLK_O
    SLICE_X37Y68         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.337    -1.265 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336    -0.929    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X37Y68         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.644    -0.968    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/DESIGN_CLK_I
    SLICE_X37Y68         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.063%)  route 0.336ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.474    -1.600    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/DESIGN_CLK_I
    SLICE_X33Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.337    -1.263 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.336    -0.927    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X33Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.646    -0.966    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/S_DCLK_O
    SLICE_X33Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.367ns (57.727%)  route 0.269ns (42.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.521    -1.553    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X27Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.367    -1.186 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.269    -0.917    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X28Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.699    -0.913    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X28Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.418ns (61.013%)  route 0.267ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.472    -1.602    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X36Y68         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.418    -1.184 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/Q
                         net (fo=2, routed)           0.267    -0.917    u_ila_0/inst/ila_core_inst/debug_data_in[13]
    SLICE_X36Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.646    -0.966    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X36Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[13]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.689ns  (logic 0.418ns (60.638%)  route 0.271ns (39.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.472    -1.602    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X36Y68         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.418    -1.184 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/Q
                         net (fo=2, routed)           0.271    -0.913    u_ila_0/inst/ila_core_inst/debug_data_in[6]
    SLICE_X36Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.647    -0.965    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X36Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[6]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.521    -1.553    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X29Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.367    -1.186 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/Q
                         net (fo=1, routed)           0.278    -0.908    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[10]
    SLICE_X29Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.693    -0.919    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X29Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.521    -1.553    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X29Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.367    -1.186 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/Q
                         net (fo=1, routed)           0.278    -0.908    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[11]
    SLICE_X29Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.693    -0.919    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X29Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 1.344ns (64.002%)  route 0.756ns (35.998%))
  Logic Levels:           0  
  Clock Path Skew:        -5.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     4.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.756     6.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X33Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.482    -1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.807ns  (logic 0.456ns (25.240%)  route 1.351ns (74.760%))
  Logic Levels:           0  
  Clock Path Skew:        -5.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.456     4.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.351     6.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y98         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.525    -1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.807ns  (logic 0.456ns (25.240%)  route 1.351ns (74.760%))
  Logic Levels:           0  
  Clock Path Skew:        -5.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.456     4.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.351     6.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y98         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.525    -1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.518ns (29.064%)  route 1.264ns (70.936%))
  Logic Levels:           0  
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X36Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     4.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          1.264     6.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X34Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.655    -1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X34Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.951ns  (logic 1.336ns (68.474%)  route 0.615ns (31.526%))
  Logic Levels:           0  
  Clock Path Skew:        -5.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     4.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.615     6.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.482    -1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.939ns  (logic 1.314ns (67.778%)  route 0.625ns (32.222%))
  Logic Levels:           0  
  Clock Path Skew:        -5.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     4.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.625     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.482    -1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 1.309ns (67.816%)  route 0.621ns (32.184%))
  Logic Levels:           0  
  Clock Path Skew:        -5.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     4.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.621     6.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.482    -1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 1.314ns (68.107%)  route 0.615ns (31.893%))
  Logic Levels:           0  
  Clock Path Skew:        -5.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     4.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.615     6.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X33Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.482    -1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 1.309ns (67.871%)  route 0.620ns (32.129%))
  Logic Levels:           0  
  Clock Path Skew:        -5.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     4.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.620     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.482    -1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.906ns  (logic 1.343ns (70.464%)  route 0.563ns (29.536%))
  Logic Levels:           0  
  Clock Path Skew:        -5.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     4.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.563     5.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X33Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.482    -1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.642     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.148     1.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.059     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.913    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.771%)  route 0.074ns (33.229%))
  Logic Levels:           0  
  Clock Path Skew:        -2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.148     1.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.074     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X35Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.912    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.771%)  route 0.074ns (33.229%))
  Logic Levels:           0  
  Clock Path Skew:        -2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.642     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.148     1.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.074     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.913    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        -2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.128     1.831 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.116     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X38Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.913    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X38Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.844%)  route 0.119ns (48.156%))
  Logic Levels:           0  
  Clock Path Skew:        -2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.128     1.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.119     1.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[12]
    SLICE_X38Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.913    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X38Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.937%)  route 0.111ns (44.063%))
  Logic Levels:           0  
  Clock Path Skew:        -2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.111     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X38Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.913    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X38Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        -2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.111     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X38Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.913    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X38Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        -2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.112     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.913    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.140%)  route 0.157ns (48.860%))
  Logic Levels:           0  
  Clock Path Skew:        -2.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X30Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.157     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X28Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.846    -0.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.701%)  route 0.118ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        -2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X42Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDRE (Prop_fdre_C_Q)         0.148     1.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.118     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.911    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.987%)  route 1.825ns (80.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.845    -0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.825     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.987%)  route 1.825ns (80.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.845    -0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.825     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.987%)  route 1.825ns (80.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.845    -0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.825     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.987%)  route 1.825ns (80.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.845    -0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.825     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.987%)  route 1.825ns (80.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.845    -0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.825     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.987%)  route 1.825ns (80.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.845    -0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.825     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.987%)  route 1.825ns (80.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.845    -0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.825     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.987%)  route 1.825ns (80.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.845    -0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.825     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.124ns  (logic 1.317ns (61.994%)  route 0.807ns (38.006%))
  Logic Levels:           0  
  Clock Path Skew:        4.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.847    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     0.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.807     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X43Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.084ns  (logic 0.456ns (21.884%)  route 1.628ns (78.116%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.845    -0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.628     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.656     3.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.737ns  (logic 0.367ns (49.805%)  route 0.370ns (50.195%))
  Logic Levels:           0  
  Clock Path Skew:        5.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.128ns
    Source Clock Delay      (SCD):    -1.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.528    -1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.367    -1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.370    -0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X30Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.702     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X30Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.268ns
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.653    -1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X40Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.337    -1.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.285    -0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X40Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.842     4.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X40Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.653    -1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.337    -1.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.285    -0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X44Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.844     4.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X44Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.654    -1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X38Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_fdre_C_Q)         0.385    -1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.654    -1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X42Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.385    -1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X42Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.844     4.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X42Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.655    -1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X36Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.385    -1.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X36Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X36Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.697ns  (logic 0.367ns (52.636%)  route 0.330ns (47.364%))
  Logic Levels:           0  
  Clock Path Skew:        5.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.654    -1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X45Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.367    -1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.330    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X45Y106        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.697ns  (logic 0.367ns (52.636%)  route 0.330ns (47.364%))
  Logic Levels:           0  
  Clock Path Skew:        5.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.654    -1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X45Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.367    -1.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.330    -0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X45Y106        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.337ns (40.783%)  route 0.489ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        5.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.128ns
    Source Clock Delay      (SCD):    -1.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.528    -1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.337    -1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.489    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X30Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.702     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X30Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.337ns (46.690%)  route 0.385ns (53.310%))
  Logic Levels:           0  
  Clock Path Skew:        5.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.656    -1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X43Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.337    -1.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.385    -0.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_riscv_cache_clk_wiz_0_0
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.305ns  (logic 3.150ns (30.565%)  route 7.155ns (69.435%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.859    -0.753    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y67        FDPE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDPE (Prop_fdpe_C_Q)         0.518    -0.235 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/Q
                         net (fo=33, routed)          7.155     6.921    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[31].IOPAD_SL_DT/T
    E15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.632     9.552 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[31].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     9.552    SL_DT[31]
    E15                                                               r  SL_DT[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.149ns  (logic 3.136ns (30.900%)  route 7.013ns (69.100%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.859    -0.753    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y67        FDPE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDPE (Prop_fdpe_C_Q)         0.518    -0.235 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/Q
                         net (fo=33, routed)          7.013     6.778    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[24].IOPAD_SL_DT/T
    G15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.618     9.396 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[24].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     9.396    SL_DT[24]
    G15                                                               r  SL_DT[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.992ns  (logic 3.129ns (31.317%)  route 6.863ns (68.683%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.859    -0.753    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y67        FDPE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDPE (Prop_fdpe_C_Q)         0.518    -0.235 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/Q
                         net (fo=33, routed)          6.863     6.628    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[25].IOPAD_SL_DT/T
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.611     9.240 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[25].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     9.240    SL_DT[25]
    G16                                                               r  SL_DT[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.673ns  (logic 3.142ns (32.478%)  route 6.531ns (67.522%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.859    -0.753    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y67        FDPE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDPE (Prop_fdpe_C_Q)         0.518    -0.235 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/Q
                         net (fo=33, routed)          6.531     6.297    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[20].IOPAD_SL_DT/T
    B19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.624     8.920 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[20].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     8.920    SL_DT[20]
    B19                                                               r  SL_DT[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.665ns  (logic 3.136ns (32.450%)  route 6.529ns (67.550%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.859    -0.753    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y67        FDPE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDPE (Prop_fdpe_C_Q)         0.518    -0.235 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/Q
                         net (fo=33, routed)          6.529     6.294    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[23].IOPAD_SL_DT/T
    C20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.618     8.913 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[23].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     8.913    SL_DT[23]
    C20                                                               r  SL_DT[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.541ns  (logic 3.149ns (33.011%)  route 6.391ns (66.989%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.859    -0.753    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y67        FDPE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDPE (Prop_fdpe_C_Q)         0.518    -0.235 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/Q
                         net (fo=33, routed)          6.391     6.157    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[21].IOPAD_SL_DT/T
    B20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.631     8.788 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[21].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     8.788    SL_DT[21]
    B20                                                               r  SL_DT[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.386ns  (logic 3.144ns (33.502%)  route 6.241ns (66.498%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.859    -0.753    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y67        FDPE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDPE (Prop_fdpe_C_Q)         0.518    -0.235 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/Q
                         net (fo=33, routed)          6.241     6.007    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[22].IOPAD_SL_DT/T
    D20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.626     8.633 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[22].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     8.633    SL_DT[22]
    D20                                                               r  SL_DT[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/BLK_ZYNQ.u_sl_pclk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_PCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.061ns  (logic 3.060ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 fall edge)
                                                      6.250     6.250 f  
    Y9                                                0.000     6.250 f  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     6.250    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     7.740 f  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     9.025    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     1.682 f  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.537    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.638 f  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.883     5.522    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y84         ODDR                                         f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/BLK_ZYNQ.u_sl_pclk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.472     5.994 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/BLK_ZYNQ.u_sl_pclk/Q
                         net (fo=1, routed)           0.001     5.995    SL_PCLK_OBUF
    J21                  OBUF (Prop_obuf_I_O)         2.588     8.583 r  SL_PCLK_OBUF_inst/O
                         net (fo=0)                   0.000     8.583    SL_PCLK
    J21                                                               r  SL_PCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.916ns  (logic 3.109ns (34.875%)  route 5.806ns (65.125%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.859    -0.753    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y67        FDPE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDPE (Prop_fdpe_C_Q)         0.518    -0.235 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/Q
                         net (fo=33, routed)          5.806     5.572    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[29].IOPAD_SL_DT/T
    G19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.591     8.163 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[29].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     8.163    SL_DT[29]
    G19                                                               r  SL_DT[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.793ns  (logic 3.126ns (35.557%)  route 5.666ns (64.443%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.859    -0.753    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y67        FDPE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDPE (Prop_fdpe_C_Q)         0.518    -0.235 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_T_reg/Q
                         net (fo=33, routed)          5.666     5.432    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[30].IOPAD_SL_DT/T
    F19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.608     8.040 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[30].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     8.040    SL_DT[30]
    F19                                                               r  SL_DT[30] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.141ns  (logic 1.140ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.622    -0.557    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y74         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         FDCE (Prop_fdce_C_Q)         0.177    -0.380 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[0]/Q
                         net (fo=1, routed)           0.001    -0.379    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[0].IOPAD_SL_DT/I
    M19                  OBUFT (Prop_obuft_I_O)       0.963     0.585 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[0].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     0.585    SL_DT[0]
    M19                                                               r  SL_DT[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 1.146ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.622    -0.557    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y73         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y73         FDCE (Prop_fdce_C_Q)         0.177    -0.380 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[1]/Q
                         net (fo=1, routed)           0.001    -0.379    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[1].IOPAD_SL_DT/I
    M20                  OBUFT (Prop_obuft_I_O)       0.969     0.590 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[1].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     0.590    SL_DT[1]
    M20                                                               r  SL_DT[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.146ns  (logic 1.145ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.623    -0.556    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y80         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         FDCE (Prop_fdce_C_Q)         0.177    -0.379 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[12]/Q
                         net (fo=1, routed)           0.001    -0.378    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[12].IOPAD_SL_DT/I
    L21                  OBUFT (Prop_obuft_I_O)       0.968     0.591 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[12].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     0.591    SL_DT[12]
    L21                                                               r  SL_DT[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 1.148ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.622    -0.557    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y71         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y71         FDCE (Prop_fdce_C_Q)         0.177    -0.380 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.379    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[3].IOPAD_SL_DT/I
    N20                  OBUFT (Prop_obuft_I_O)       0.971     0.592 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[3].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     0.592    SL_DT[3]
    N20                                                               r  SL_DT[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.156ns  (logic 1.155ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.623    -0.556    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y79         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y79         FDCE (Prop_fdce_C_Q)         0.177    -0.379 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[13]/Q
                         net (fo=1, routed)           0.001    -0.378    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[13].IOPAD_SL_DT/I
    L22                  OBUFT (Prop_obuft_I_O)       0.978     0.600 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[13].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     0.600    SL_DT[13]
    L22                                                               r  SL_DT[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_AD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 1.157ns (99.914%)  route 0.001ns (0.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.622    -0.557    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y78         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         FDCE (Prop_fdce_C_Q)         0.177    -0.380 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD_reg[1]/Q
                         net (fo=1, routed)           0.001    -0.379    SL_AD_OBUF[1]
    K19                  OBUF (Prop_obuf_I_O)         0.980     0.601 r  SL_AD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.601    SL_AD[1]
    K19                                                               r  SL_AD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.152ns  (logic 1.151ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.630    -0.549    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y95         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[17]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         FDCE (Prop_fdce_C_Q)         0.177    -0.372 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[17]/Q
                         net (fo=1, routed)           0.001    -0.371    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[17].IOPAD_SL_DT/I
    J17                  OBUFT (Prop_obuft_I_O)       0.974     0.603 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[17].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     0.603    SL_DT[17]
    J17                                                               r  SL_DT[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 1.157ns (99.914%)  route 0.001ns (0.086%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.625    -0.554    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y81         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[19]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y81         FDCE (Prop_fdce_C_Q)         0.177    -0.377 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[19]/Q
                         net (fo=1, routed)           0.001    -0.376    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[19].IOPAD_SL_DT/I
    K21                  OBUFT (Prop_obuft_I_O)       0.980     0.605 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[19].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     0.605    SL_DT[19]
    K21                                                               r  SL_DT[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.159ns  (logic 1.158ns (99.914%)  route 0.001ns (0.086%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.625    -0.554    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y82         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[18]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         FDCE (Prop_fdce_C_Q)         0.177    -0.377 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[18]/Q
                         net (fo=1, routed)           0.001    -0.376    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[18].IOPAD_SL_DT/I
    J20                  OBUFT (Prop_obuft_I_O)       0.981     0.605 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[18].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     0.605    SL_DT[18]
    J20                                                               r  SL_DT[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SL_DT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.156ns  (logic 1.155ns (99.914%)  route 0.001ns (0.086%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.629    -0.550    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y59         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         FDCE (Prop_fdce_C_Q)         0.177    -0.373 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[5]/Q
                         net (fo=1, routed)           0.001    -0.372    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[5].IOPAD_SL_DT/I
    P18                  OBUFT (Prop_obuft_I_O)       0.978     0.607 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[5].IOPAD_SL_DT/OBUFT/O
                         net (fo=1, unset)            0.000     0.607    SL_DT[5]
    P18                                                               r  SL_DT[5] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/items_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rts_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.046ns  (logic 4.542ns (37.708%)  route 7.504ns (62.292%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.769    -0.843    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/aclk
    SLICE_X93Y72         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/items_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.419    -0.424 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/items_reg[2]/Q
                         net (fo=5, routed)           0.885     0.462    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/items_reg[4]_0[2]
    SLICE_X92Y72         LUT5 (Prop_lut5_I3_O)        0.322     0.784 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/u_fifo/uart_rts_n_INST_0/O
                         net (fo=3, routed)           6.619     7.402    uart_rts_n_OBUF
    AA9                  OBUF (Prop_obuf_I_O)         3.801    11.204 r  uart_rts_n_OBUF_inst/O
                         net (fo=0)                   0.000    11.204    uart_rts_n
    AA9                                                               r  uart_rts_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/uart_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.379ns  (logic 4.071ns (39.229%)  route 6.307ns (60.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.764    -0.848    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/aclk
    SLICE_X91Y74         FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.392 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/uart_tx_reg/Q
                         net (fo=4, routed)           6.307     5.916    uart_txd_OBUF
    AA11                 OBUF (Prop_obuf_I_O)         3.615     9.531 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     9.531    uart_txd
    AA11                                                              r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/SCL_O_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.240ns  (logic 3.639ns (39.380%)  route 5.601ns (60.620%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.783    -0.829    design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/aclk
    SLICE_X102Y64        FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/SCL_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y64        FDPE (Prop_fdpe_C_Q)         0.518    -0.311 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/SCL_O_reg/Q
                         net (fo=3, routed)           5.601     5.291    design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_scl_buf/T
    W8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.121     8.412 r  design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_scl_buf/OBUFT/O
                         net (fo=1, unset)            0.000     8.412    scl_a
    W8                                                                r  scl_a (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/SDA_O_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.157ns  (logic 3.478ns (37.979%)  route 5.679ns (62.021%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.783    -0.829    design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/aclk
    SLICE_X103Y64        FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/SDA_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y64        FDPE (Prop_fdpe_C_Q)         0.456    -0.373 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c_a/u_core_a/u_byte/SDA_O_reg/Q
                         net (fo=6, routed)           5.679     5.307    design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_sda_buf/I
    V10                  OBUFT (Prop_obuft_I_O)       3.022     8.328 r  design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_sda_buf/OBUFT/O
                         net (fo=1, unset)            0.000     8.328    sda_a
    V10                                                               r  sda_a (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.820ns  (logic 0.580ns (15.184%)  route 3.240ns (84.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         2.156     1.776    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aresetn
    SLICE_X99Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.900 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           1.084     2.984    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[0]_C_0
    SLICE_X96Y74         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.259ns  (logic 0.580ns (17.796%)  route 2.679ns (82.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         1.879     1.500    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aresetn
    SLICE_X94Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.624 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           0.800     2.424    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[10]_C_0
    SLICE_X94Y76         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.135ns  (logic 0.580ns (18.504%)  route 2.555ns (81.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         1.833     1.454    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aresetn
    SLICE_X101Y74        LUT2 (Prop_lut2_I0_O)        0.124     1.578 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[5]_LDC_i_2/O
                         net (fo=3, routed)           0.721     2.299    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[5]_C_0
    SLICE_X101Y73        LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.919ns  (logic 0.807ns (27.644%)  route 2.112ns (72.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.772    -0.840    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aclk
    SLICE_X92Y71         FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDPE (Prop_fdpe_C_Q)         0.478    -0.362 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[9]/Q
                         net (fo=7, routed)           1.368     1.006    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/Q[9]
    SLICE_X95Y76         LUT2 (Prop_lut2_I1_O)        0.329     1.335 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[9]_LDC_i_2/O
                         net (fo=3, routed)           0.744     2.080    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[9]_C_0
    SLICE_X96Y75         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.895ns  (logic 0.580ns (20.034%)  route 2.315ns (79.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         1.812     1.432    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aresetn
    SLICE_X98Y71         LUT2 (Prop_lut2_I0_O)        0.124     1.556 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.503     2.059    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_C_0
    SLICE_X98Y69         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.843ns  (logic 0.580ns (20.400%)  route 2.263ns (79.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.776    -0.836    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         1.770     1.390    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aresetn
    SLICE_X100Y73        LUT2 (Prop_lut2_I0_O)        0.124     1.514 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[4]_LDC_i_2/O
                         net (fo=3, routed)           0.494     2.007    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[4]_C_0
    SLICE_X97Y73         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[15]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.518ns  (logic 0.487ns (32.081%)  route 1.031ns (67.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.601    -1.473    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.367    -1.106 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         0.730    -0.376    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aresetn
    SLICE_X96Y79         LUT2 (Prop_lut2_I0_O)        0.120    -0.256 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[15]_LDC_i_2/O
                         net (fo=3, routed)           0.301     0.045    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[15]_C_0
    SLICE_X96Y80         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.186ns (27.043%)  route 0.502ns (72.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.598    -0.581    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aclk
    SLICE_X93Y71         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[3]/Q
                         net (fo=7, routed)           0.371    -0.069    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/Q[3]
    SLICE_X99Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.024 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.131     0.107    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[3]_C_0
    SLICE_X99Y72         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.186ns (26.031%)  route 0.529ns (73.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.598    -0.581    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aclk
    SLICE_X93Y71         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[1]/Q
                         net (fo=7, routed)           0.343    -0.096    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/Q[1]
    SLICE_X98Y71         LUT2 (Prop_lut2_I1_O)        0.045    -0.051 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.185     0.134    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_C_0
    SLICE_X98Y69         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.186ns (25.031%)  route 0.557ns (74.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.602    -0.577    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         0.429    -0.007    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aresetn
    SLICE_X96Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.128     0.167    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[8]_C_0
    SLICE_X96Y76         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.209ns (27.951%)  route 0.539ns (72.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.601    -0.578    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aclk
    SLICE_X94Y69         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.414 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[10]/Q
                         net (fo=7, routed)           0.222    -0.192    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/Q[10]
    SLICE_X94Y73         LUT2 (Prop_lut2_I1_O)        0.045    -0.147 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           0.317     0.170    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[10]_C_0
    SLICE_X94Y76         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.183ns (23.715%)  route 0.589ns (76.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.602    -0.577    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         0.270    -0.165    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aresetn
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.042    -0.123 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[14]_LDC_i_2/O
                         net (fo=3, routed)           0.319     0.195    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[14]_C_0
    SLICE_X97Y80         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.209ns (25.142%)  route 0.622ns (74.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.598    -0.581    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aclk
    SLICE_X92Y71         FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDPE (Prop_fdpe_C_Q)         0.164    -0.417 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[2]/Q
                         net (fo=7, routed)           0.432     0.015    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/Q[2]
    SLICE_X99Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.060 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[2]_LDC_i_2/O
                         net (fo=3, routed)           0.190     0.251    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[2]_C_0
    SLICE_X97Y72         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.183ns (22.036%)  route 0.647ns (77.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.602    -0.577    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         0.337    -0.098    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aresetn
    SLICE_X99Y79         LUT2 (Prop_lut2_I0_O)        0.042    -0.056 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[13]_LDC_i_2/O
                         net (fo=3, routed)           0.310     0.254    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[13]_C_0
    SLICE_X99Y79         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[13]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.189ns (22.499%)  route 0.651ns (77.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.602    -0.577    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aclk
    SLICE_X95Y68         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[11]/Q
                         net (fo=7, routed)           0.341    -0.094    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/Q[11]
    SLICE_X96Y77         LUT2 (Prop_lut2_I1_O)        0.048    -0.046 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[11]_LDC_i_2/O
                         net (fo=3, routed)           0.310     0.263    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[11]_C_0
    SLICE_X100Y77        LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.856ns  (logic 0.186ns (21.718%)  route 0.670ns (78.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.602    -0.577    design_riscv_cache_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X97Y81         FDRE                                         r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_riscv_cache_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         0.410    -0.025    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/aresetn
    SLICE_X95Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.020 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[7]_LDC_i_2/O
                         net (fo=3, routed)           0.260     0.280    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[7]_C_0
    SLICE_X96Y73         LDCE                                         f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_riscv_cache_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_riscv_cache_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_riscv_cache_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    design_riscv_cache_i/clk_wiz_0/inst/clkfbout_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.315 f  design_riscv_cache_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    design_riscv_cache_i/clk_wiz_0/inst/clkfbout_buf_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_riscv_cache_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clkfbout_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    design_riscv_cache_i/clk_wiz_0/inst/clkfbout_buf_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_riscv_cache_clk_wiz_0_0

Max Delay           436 Endpoints
Min Delay           436 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SL_FLAGC
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.075ns  (logic 1.860ns (16.790%)  route 9.215ns (83.210%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  SL_FLAGC (IN)
                         net (fo=0)                   0.000     0.000    SL_FLAGC
    N18                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  SL_FLAGC_IBUF_inst/O
                         net (fo=33, routed)          2.782     4.163    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/sl_pktend_n_reg_reg_0
    SLICE_X110Y68        LUT5 (Prop_lut5_I1_O)        0.152     4.315 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     4.905    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     5.231 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.844    11.075    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y144        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    -1.234    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y144        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[31]/C

Slack:                    inf
  Source:                 SL_FLAGC
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.941ns  (logic 1.860ns (16.996%)  route 9.081ns (83.004%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  SL_FLAGC (IN)
                         net (fo=0)                   0.000     0.000    SL_FLAGC
    N18                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  SL_FLAGC_IBUF_inst/O
                         net (fo=33, routed)          2.782     4.163    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/sl_pktend_n_reg_reg_0
    SLICE_X110Y68        LUT5 (Prop_lut5_I1_O)        0.152     4.315 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     4.905    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     5.231 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.710    10.941    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y141        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    -1.234    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y141        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[25]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.933ns  (logic 1.494ns (13.666%)  route 9.439ns (86.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I1_O)        0.124     3.413 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2/O
                         net (fo=199, routed)         7.520    10.933    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0
    OLOGIC_X1Y144        FDCE                                         f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    -1.234    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y144        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[31]/C

Slack:                    inf
  Source:                 SL_FLAGC
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.932ns  (logic 1.860ns (17.010%)  route 9.072ns (82.990%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  SL_FLAGC (IN)
                         net (fo=0)                   0.000     0.000    SL_FLAGC
    N18                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  SL_FLAGC_IBUF_inst/O
                         net (fo=33, routed)          2.782     4.163    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/sl_pktend_n_reg_reg_0
    SLICE_X110Y68        LUT5 (Prop_lut5_I1_O)        0.152     4.315 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     4.905    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     5.231 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.701    10.932    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y142        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    -1.234    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y142        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.792ns  (logic 1.494ns (13.844%)  route 9.298ns (86.156%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I1_O)        0.124     3.413 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2/O
                         net (fo=199, routed)         7.379    10.792    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0
    OLOGIC_X1Y142        FDCE                                         f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    -1.234    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y142        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[24]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.581ns  (logic 1.494ns (14.121%)  route 9.087ns (85.879%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I1_O)        0.124     3.413 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2/O
                         net (fo=199, routed)         7.167    10.581    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0
    OLOGIC_X1Y141        FDCE                                         f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.839    -1.234    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y141        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[25]/C

Slack:                    inf
  Source:                 SL_FLAGC
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.444ns  (logic 1.860ns (17.805%)  route 8.585ns (82.195%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  SL_FLAGC (IN)
                         net (fo=0)                   0.000     0.000    SL_FLAGC
    N18                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  SL_FLAGC_IBUF_inst/O
                         net (fo=33, routed)          2.782     4.163    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/sl_pktend_n_reg_reg_0
    SLICE_X110Y68        LUT5 (Prop_lut5_I1_O)        0.152     4.315 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     4.905    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     5.231 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.214    10.444    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y124        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.827    -1.246    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y124        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[20]/C

Slack:                    inf
  Source:                 SL_FLAGC
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.321ns  (logic 1.860ns (18.018%)  route 8.461ns (81.982%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  SL_FLAGC (IN)
                         net (fo=0)                   0.000     0.000    SL_FLAGC
    N18                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  SL_FLAGC_IBUF_inst/O
                         net (fo=33, routed)          2.782     4.163    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/sl_pktend_n_reg_reg_0
    SLICE_X110Y68        LUT5 (Prop_lut5_I1_O)        0.152     4.315 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3/O
                         net (fo=2, routed)           0.589     4.905    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_3_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.326     5.231 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/SL_DT_O[31]_i_1/O
                         net (fo=32, routed)          5.090    10.321    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u_n_41
    OLOGIC_X1Y121        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.829    -1.244    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    OLOGIC_X1Y121        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_O_reg[23]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.315ns  (logic 1.494ns (14.484%)  route 8.821ns (85.516%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I1_O)        0.124     3.413 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2/O
                         net (fo=199, routed)         6.902    10.315    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0
    SLICE_X64Y70         FDCE                                         f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.533    -1.541    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X64Y70         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[27]/C

Slack:                    inf
  Source:                 SL_RST_N
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.315ns  (logic 1.494ns (14.484%)  route 8.821ns (85.516%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  SL_RST_N (IN)
                         net (fo=0)                   0.000     0.000    SL_RST_N
    L17                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  SL_RST_N_IBUF_inst/O
                         net (fo=2, routed)           1.919     3.289    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_RST_N
    SLICE_X104Y82        LUT2 (Prop_lut2_I1_O)        0.124     3.413 f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2/O
                         net (fo=199, routed)         6.902    10.315    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD[1]_i_2_n_0
    SLICE_X64Y70         FDCE                                         f  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         1.533    -1.541    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X64Y70         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u2f_wr_data_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SL_DT[3]
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.426ns (48.541%)  route 0.451ns (51.459%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  SL_DT[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[3].IOPAD_SL_DT/IO
    N20                  IBUF (Prop_ibuf_I_O)         0.381     0.381 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[3].IOPAD_SL_DT/IBUF/O
                         net (fo=3, routed)           0.451     0.832    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_I[3]
    SLICE_X113Y69        LUT3 (Prop_lut3_I0_O)        0.045     0.877 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.877    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[3]_i_1_n_0
    SLICE_X113Y69        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.900    -0.785    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X113Y69        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[3]/C

Slack:                    inf
  Source:                 SL_DT[0]
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.184%)  route 0.488ns (53.816%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SL_DT[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[0].IOPAD_SL_DT/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[0].IOPAD_SL_DT/IBUF/O
                         net (fo=3, routed)           0.488     0.862    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_I[0]
    SLICE_X112Y69        LUT3 (Prop_lut3_I0_O)        0.045     0.907 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.907    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[0]_i_1_n_0
    SLICE_X112Y69        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.900    -0.785    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y69        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[0]/C

Slack:                    inf
  Source:                 SL_DT[2]
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.448ns (45.945%)  route 0.528ns (54.055%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SL_DT[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[2].IOPAD_SL_DT/IO
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[2].IOPAD_SL_DT/IBUF/O
                         net (fo=3, routed)           0.528     0.931    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_I[2]
    SLICE_X113Y69        LUT3 (Prop_lut3_I0_O)        0.045     0.976 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.976    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[2]_i_1_n_0
    SLICE_X113Y69        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.900    -0.785    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X113Y69        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[2]/C

Slack:                    inf
  Source:                 SL_DT[1]
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.424ns (42.897%)  route 0.564ns (57.103%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SL_DT[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[1].IOPAD_SL_DT/IO
    M20                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[1].IOPAD_SL_DT/IBUF/O
                         net (fo=3, routed)           0.564     0.943    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_I[1]
    SLICE_X112Y69        LUT3 (Prop_lut3_I0_O)        0.045     0.988 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.988    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[1]_i_1_n_0
    SLICE_X112Y69        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.900    -0.785    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X112Y69        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[1]/C

Slack:                    inf
  Source:                 SL_DT[13]
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.433ns (43.668%)  route 0.558ns (56.332%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  SL_DT[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[13].IOPAD_SL_DT/IO
    L22                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[13].IOPAD_SL_DT/IBUF/O
                         net (fo=3, routed)           0.558     0.946    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_I[13]
    SLICE_X107Y66        LUT6 (Prop_lut6_I0_O)        0.045     0.991 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[13]_i_1/O
                         net (fo=1, routed)           0.000     0.991    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[13]_i_1_n_0
    SLICE_X107Y66        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.900    -0.785    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X107Y66        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[13]/C

Slack:                    inf
  Source:                 SL_DT[12]
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.423ns (41.508%)  route 0.597ns (58.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  SL_DT[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[12].IOPAD_SL_DT/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[12].IOPAD_SL_DT/IBUF/O
                         net (fo=3, routed)           0.597     0.975    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_I[12]
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.045     1.020 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[12]_i_1/O
                         net (fo=1, routed)           0.000     1.020    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[12]_i_1_n_0
    SLICE_X109Y68        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.898    -0.787    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X109Y68        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[12]/C

Slack:                    inf
  Source:                 SL_DT[14]
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.515ns (50.185%)  route 0.511ns (49.815%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  SL_DT[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[14].IOPAD_SL_DT/IO
    T16                  IBUF (Prop_ibuf_I_O)         0.470     0.470 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[14].IOPAD_SL_DT/IBUF/O
                         net (fo=3, routed)           0.511     0.981    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_I[14]
    SLICE_X107Y68        LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[14]_i_1/O
                         net (fo=1, routed)           0.000     1.026    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[14]_i_1_n_0
    SLICE_X107Y68        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.898    -0.787    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X107Y68        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[14]/C

Slack:                    inf
  Source:                 SL_DT[19]
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.435ns (42.429%)  route 0.591ns (57.571%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  SL_DT[19] (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[19].IOPAD_SL_DT/IO
    K21                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[19].IOPAD_SL_DT/IBUF/O
                         net (fo=3, routed)           0.591     0.981    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_I[19]
    SLICE_X108Y73        LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[19]_i_1/O
                         net (fo=1, routed)           0.000     1.026    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[19]_i_1_n_0
    SLICE_X108Y73        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.892    -0.793    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X108Y73        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[19]/C

Slack:                    inf
  Source:                 SL_DT[5]
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.388ns (36.740%)  route 0.669ns (63.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  SL_DT[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[5].IOPAD_SL_DT/IO
    P18                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[5].IOPAD_SL_DT/IBUF/O
                         net (fo=3, routed)           0.669     1.057    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_I[5]
    SLICE_X92Y58         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.877    -0.808    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X92Y58         FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_data_reg[5]/C

Slack:                    inf
  Source:                 SL_DT[15]
                            (input port)
  Destination:            design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.509ns (48.013%)  route 0.551ns (51.987%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  SL_DT[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[15].IOPAD_SL_DT/IO
    T17                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[15].IOPAD_SL_DT/IBUF/O
                         net (fo=3, routed)           0.551     1.014    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_DT_I[15]
    SLICE_X107Y66        LUT6 (Prop_lut6_I0_O)        0.045     1.059 r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[15]_i_1/O
                         net (fo=1, routed)           0.000     1.059    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit[15]_i_1_n_0
    SLICE_X107Y66        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out1_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=517, routed)         0.900    -0.785    design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SYS_CLK
    SLICE_X107Y66        FDCE                                         r  design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/control_flit_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_riscv_cache_clk_wiz_0_0

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_cts_n
                            (input port)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.628ns  (logic 1.795ns (18.646%)  route 7.833ns (81.354%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  uart_cts_n (IN)
                         net (fo=0)                   0.000     0.000    uart_cts_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.547     1.547 f  uart_cts_n_IBUF_inst/O
                         net (fo=6, routed)           5.499     7.046    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/uart_cts_n
    SLICE_X91Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.170 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg[3]_i_1/O
                         net (fo=38, routed)          2.334     9.504    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg_0
    SLICE_X99Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.628 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[1]_P_i_1/O
                         net (fo=1, routed)           0.000     9.628    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[1]_P_i_1_n_0
    SLICE_X99Y70         FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.600    -1.474    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/aclk
    SLICE_X99Y70         FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_P/C

Slack:                    inf
  Source:                 uart_cts_n
                            (input port)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.560ns  (logic 1.795ns (18.778%)  route 7.765ns (81.222%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  uart_cts_n (IN)
                         net (fo=0)                   0.000     0.000    uart_cts_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.547     1.547 f  uart_cts_n_IBUF_inst/O
                         net (fo=6, routed)           5.499     7.046    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/uart_cts_n
    SLICE_X91Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.170 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg[3]_i_1/O
                         net (fo=38, routed)          2.266     9.436    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg_0
    SLICE_X99Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.560 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[3]_C_i_1/O
                         net (fo=1, routed)           0.000     9.560    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[3]_C_i_1_n_0
    SLICE_X99Y71         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.599    -1.475    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/aclk
    SLICE_X99Y71         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[3]_C/C

Slack:                    inf
  Source:                 uart_cts_n
                            (input port)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.502ns  (logic 1.795ns (18.894%)  route 7.707ns (81.106%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  uart_cts_n (IN)
                         net (fo=0)                   0.000     0.000    uart_cts_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.547     1.547 f  uart_cts_n_IBUF_inst/O
                         net (fo=6, routed)           5.499     7.046    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/uart_cts_n
    SLICE_X91Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.170 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg[3]_i_1/O
                         net (fo=38, routed)          2.208     9.378    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg_0
    SLICE_X100Y72        LUT3 (Prop_lut3_I1_O)        0.124     9.502 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[2]_P_i_1/O
                         net (fo=1, routed)           0.000     9.502    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[2]_P_i_1_n_0
    SLICE_X100Y72        FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.597    -1.477    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/aclk
    SLICE_X100Y72        FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[2]_P/C

Slack:                    inf
  Source:                 uart_cts_n
                            (input port)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.489ns  (logic 1.795ns (18.919%)  route 7.694ns (81.081%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  uart_cts_n (IN)
                         net (fo=0)                   0.000     0.000    uart_cts_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.547     1.547 f  uart_cts_n_IBUF_inst/O
                         net (fo=6, routed)           5.499     7.046    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/uart_cts_n
    SLICE_X91Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.170 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg[3]_i_1/O
                         net (fo=38, routed)          2.195     9.365    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg_0
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.124     9.489 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[2]_C_i_1/O
                         net (fo=1, routed)           0.000     9.489    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[2]_C_i_1_n_0
    SLICE_X101Y72        FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.597    -1.477    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/aclk
    SLICE_X101Y72        FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[2]_C/C

Slack:                    inf
  Source:                 uart_cts_n
                            (input port)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.340ns  (logic 1.795ns (19.221%)  route 7.545ns (80.779%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  uart_cts_n (IN)
                         net (fo=0)                   0.000     0.000    uart_cts_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.547     1.547 f  uart_cts_n_IBUF_inst/O
                         net (fo=6, routed)           5.499     7.046    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/uart_cts_n
    SLICE_X91Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.170 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg[3]_i_1/O
                         net (fo=38, routed)          2.046     9.216    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg_0
    SLICE_X95Y73         LUT3 (Prop_lut3_I1_O)        0.124     9.340 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[7]_C_i_1/O
                         net (fo=1, routed)           0.000     9.340    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[7]_C_i_1_n_0
    SLICE_X95Y73         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.596    -1.478    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/aclk
    SLICE_X95Y73         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[7]_C/C

Slack:                    inf
  Source:                 uart_cts_n
                            (input port)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.274ns  (logic 1.795ns (19.357%)  route 7.479ns (80.643%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  uart_cts_n (IN)
                         net (fo=0)                   0.000     0.000    uart_cts_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.547     1.547 f  uart_cts_n_IBUF_inst/O
                         net (fo=6, routed)           5.499     7.046    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/uart_cts_n
    SLICE_X91Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.170 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg[3]_i_1/O
                         net (fo=38, routed)          1.980     9.150    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.274 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[1]_C_i_1/O
                         net (fo=1, routed)           0.000     9.274    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[1]_C_i_1_n_0
    SLICE_X98Y71         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.599    -1.475    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/aclk
    SLICE_X98Y71         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[1]_C/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.237ns  (logic 6.859ns (74.257%)  route 2.378ns (25.743%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.556     5.197    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_105
    SLICE_X94Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.321 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.321    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[3]_i_25_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.854 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.854    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.971    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.088    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.214    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.331 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.331    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.448 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.565 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.565    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.682 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.682    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.799 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.799    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.122 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.811     7.933    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__3[53]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.306     8.239 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     8.239    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.789 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.789    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.903 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.903    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.237 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.237    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.609    -1.464    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.216ns  (logic 6.838ns (74.198%)  route 2.378ns (25.802%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.556     5.197    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_105
    SLICE_X94Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.321 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.321    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[3]_i_25_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.854 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.854    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.971    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.088    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.214    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.331 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.331    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.448 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.565 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.565    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.682 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.682    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.799 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.799    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.122 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.811     7.933    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__3[53]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.306     8.239 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     8.239    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.789 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.789    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.903 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.903    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.216 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.216    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.609    -1.464    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 uart_cts_n
                            (input port)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.166ns  (logic 1.795ns (19.587%)  route 7.371ns (80.413%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  uart_cts_n (IN)
                         net (fo=0)                   0.000     0.000    uart_cts_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.547     1.547 f  uart_cts_n_IBUF_inst/O
                         net (fo=6, routed)           5.499     7.046    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/uart_cts_n
    SLICE_X91Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.170 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg[3]_i_1/O
                         net (fo=38, routed)          1.872     9.042    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/width_reg_0
    SLICE_X97Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.166 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[4]_P_i_1/O
                         net (fo=1, routed)           0.000     9.166    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg[4]_P_i_1_n_0
    SLICE_X97Y74         FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.594    -1.480    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/aclk
    SLICE_X97Y74         FDPE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[4]_P/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.142ns  (logic 6.764ns (73.989%)  route 2.378ns (26.011%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.556     5.197    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_105
    SLICE_X94Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.321 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.321    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[3]_i_25_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.854 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.854    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.971    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.088    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.214    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.331 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.331    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.448 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.565 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.565    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.682 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.682    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.799 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.799    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.122 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.811     7.933    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__3[53]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.306     8.239 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     8.239    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.789 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.789    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.903 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.903    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.142 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.142    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       1.609    -1.464    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.636ns (71.068%)  route 0.259ns (28.932%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.257     0.780    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_102
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.045     0.825 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.825    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.895 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.895    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1_n_7
    SLICE_X93Y29         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.869    -0.816    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y29         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[20]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.636ns (71.068%)  route 0.259ns (28.932%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.257     0.780    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_98
    SLICE_X93Y30         LUT4 (Prop_lut4_I1_O)        0.045     0.825 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.825    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.895 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.895    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X93Y30         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.870    -0.815    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y30         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.636ns (71.068%)  route 0.259ns (28.932%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.257     0.780    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_94
    SLICE_X93Y31         LUT4 (Prop_lut4_I1_O)        0.045     0.825 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.825    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.895 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.895    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.871    -0.814    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.672ns (72.186%)  route 0.259ns (27.814%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.257     0.780    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_102
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.045     0.825 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.825    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.931 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.931    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X93Y29         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.869    -0.816    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y29         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.672ns (72.186%)  route 0.259ns (27.814%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.257     0.780    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_98
    SLICE_X93Y30         LUT4 (Prop_lut4_I1_O)        0.045     0.825 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.825    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.931 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.931    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X93Y30         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.870    -0.815    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y30         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.672ns (72.186%)  route 0.259ns (27.814%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.257     0.780    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_94
    SLICE_X93Y31         LUT4 (Prop_lut4_I1_O)        0.045     0.825 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.825    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.931 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.931    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.871    -0.814    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.629ns (66.746%)  route 0.313ns (33.254%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[6]
                         net (fo=3, routed)           0.311     0.834    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_99
    SLICE_X93Y29         LUT4 (Prop_lut4_I1_O)        0.045     0.879 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     0.879    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.942 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.942    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X93Y29         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.869    -0.816    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y29         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.629ns (66.746%)  route 0.313ns (33.254%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[10])
                                                      0.521     0.523 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[10]
                         net (fo=3, routed)           0.311     0.834    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_95
    SLICE_X93Y30         LUT4 (Prop_lut4_I1_O)        0.045     0.879 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[27]_i_6/O
                         net (fo=1, routed)           0.000     0.879    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[27]_i_6_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.942 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.942    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X93Y30         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.870    -0.815    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y30         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.629ns (66.746%)  route 0.313ns (33.254%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1                      0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[14])
                                                      0.521     0.523 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[14]
                         net (fo=3, routed)           0.311     0.834    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2_n_91
    SLICE_X93Y31         LUT4 (Prop_lut4_I1_O)        0.045     0.879 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[31]_i_5/O
                         net (fo=1, routed)           0.000     0.879    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q[31]_i_5_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.942 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.942    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.871    -0.814    design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/axi_aclk
    SLICE_X93Y31         FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_riscv_cache_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.424ns (44.426%)  route 0.530ns (55.574%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        LDCE                         0.000     0.000 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[12]_LDC/G
    SLICE_X100Y78        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_tx/division_reg_reg[12]_LDC/Q
                         net (fo=4, routed)           0.106     0.284    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt1_carry__0_i_6__0_0
    SLICE_X101Y78        LUT3 (Prop_lut3_I1_O)        0.045     0.329 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt1_carry__0_i_14__0/O
                         net (fo=2, routed)           0.106     0.436    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/division_half[11]
    SLICE_X98Y77         LUT6 (Prop_lut6_I4_O)        0.045     0.481 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt1_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     0.481    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt1_carry__0_i_6__0_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.592 f  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt1_carry__0/CO[3]
                         net (fo=16, routed)          0.318     0.909    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt1
    SLICE_X101Y79        LUT4 (Prop_lut4_I3_O)        0.045     0.954 r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.954    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt[15]_i_1__0_n_0
    SLICE_X101Y79        FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_riscv_cache_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  BOARD_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    design_riscv_cache_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_riscv_cache_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_riscv_cache_i/clk_wiz_0/inst/clk_in1_design_riscv_cache_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_riscv_cache_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_riscv_cache_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14307, routed)       0.869    -0.816    design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/aclk
    SLICE_X101Y79        FDCE                                         r  design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_rx/cnt_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 0.372ns (6.427%)  route 5.416ns (93.573%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.797     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     2.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I1_O)        0.124     4.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     5.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641     3.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 0.372ns (6.427%)  route 5.416ns (93.573%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.797     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     2.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I1_O)        0.124     4.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     5.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641     3.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 0.372ns (6.427%)  route 5.416ns (93.573%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.797     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     2.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I1_O)        0.124     4.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     5.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641     3.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 0.372ns (6.427%)  route 5.416ns (93.573%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.797     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     2.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I1_O)        0.124     4.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     5.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641     3.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 0.372ns (6.427%)  route 5.416ns (93.573%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.797     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     2.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I1_O)        0.124     4.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     5.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641     3.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 0.372ns (6.427%)  route 5.416ns (93.573%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.797     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     2.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I1_O)        0.124     4.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     5.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641     3.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 0.276ns (5.252%)  route 4.979ns (94.748%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.797     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     2.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I0_O)        0.152     4.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.756     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     3.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 0.276ns (5.252%)  route 4.979ns (94.748%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.797     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     2.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I0_O)        0.152     4.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.756     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     3.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 0.276ns (5.252%)  route 4.979ns (94.748%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.797     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     2.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I0_O)        0.152     4.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.756     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     3.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 0.276ns (5.252%)  route 4.979ns (94.748%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.797     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     2.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.426     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y109        LUT4 (Prop_lut4_I0_O)        0.152     4.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.756     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     3.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.045ns (7.193%)  route 0.581ns (92.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.581     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X85Y102        LUT5 (Prop_lut5_I1_O)        0.045     0.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[11]_i_1_n_0
    SLICE_X85Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.941     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.045ns (7.109%)  route 0.588ns (92.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.588     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X84Y102        LUT5 (Prop_lut5_I1_O)        0.045     0.633 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.000     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1_n_0
    SLICE_X84Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.941     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.045ns (6.456%)  route 0.652ns (93.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.652     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X86Y103        LUT5 (Prop_lut5_I1_O)        0.045     0.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1_n_0
    SLICE_X86Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.941     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.344%)  route 0.664ns (93.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.664     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y103        LUT5 (Prop_lut5_I3_O)        0.045     0.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1_n_0
    SLICE_X83Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.045ns (6.325%)  route 0.666ns (93.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.666     0.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X84Y102        LUT5 (Prop_lut5_I1_O)        0.045     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1_n_0
    SLICE_X84Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.941     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.000ns (0.000%)  route 0.727ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.727     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.000ns (0.000%)  route 0.727ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.727     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.000ns (0.000%)  route 0.727ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.727     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.000ns (0.000%)  route 0.727ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.727     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.000ns (0.000%)  route 0.727ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.727     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C





