Line 173: [DSPTX_RFD_Init] RFD_REG_TXF_CFG[0x%x], RFD_TXF_EN0[0x%x], RFD_REG_INTP_ON[0x%x], RFD_REG_DAC_CFG[0x%x], RFD_REG_MAIN_BIT_SEL[0x%x], RFD_REG_ET_DAC_CFG[0x%x], RFD_REG_ET_BIT_SELECT[0x%x], RFD_REG_TXF_DVALID_CLK[0x%x], RFD_TX_LTE_CLK_ON[0x%x], slca_idx/txPath_idx[%d]
Line 271: [DSPTX_RFD_SLO_Init] slca_idx/txPath_idx/spl_rate[%d], RFD_REG_TXF_CFG[0x%x][0x%x], RFD_REG_INTP_ON[0x%x][0x%x], RFD_TXF_EN0[0x%x], RFD_REG_SLO_OUT[0x%x], RFD_REG_DAC_CFG[0x%x], RFD_REG_ET_DAC_CFG[0x%x], RFD_REG_TXF_DVALID_CLK[0x%x]
Line 350: DSPTX_SetProcessTime. chip_name[0x%x], ifft_value[0x%x], rach_value[0x%x], rfd_ifft_value[0x%x], rfd_rach_value[0x%x], ifft_delay[0x%x], rach_ifft_delay[0x%x], duplex_mode/ul_bw/ul_cc_idx[%d], lpm_status[%d]
Line 407: DSPTX_SetUpdateTimingReg. SLO_MIXER_UPDATE_VAL[0x%x], CFR_UPDATE_VAL[0x%x], DPD_UPDATE_VAL[0x%x], CPX_FIR_CTRL[0x%x], ET_UPDATE_VAL[0x%x], TX_CAL_UPDATE[0x%x], DELAY_UPDATE_VAL[0x%x], spl_rate:%d, slca_idx/txPath_idx:%d
Line 723: [DAC_CTL][DSPTX_DACOnOffControl_SW] cmd[%d] front_cfg[0x%08X], dac_idx[%d], txf_idx[%d]
Line 794: [ETDAC_CTL][DSPTX_ETDACOnOffControl_SW] cmd[%d], dac_idx[%d], ul_cc_idx[%d] front_cfg[0x%08X]
Line 1059: [DSPTX_TXFOnOffControl] RFD_TXF_EN0[0x%x], RFD_TXF_DVALID_CLK[0x%x], ulX_valid_clk[0x%x], MCW_CTRLS_0_UL_FIFO_EN_x[0x%x], MCW_CTRLS_0_UL_VALID_x[0x%x], cmd[%d], slca_idx[%d], front_cfg[0x%08X], ul_cc_idx[%d]
