# 1 "arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso"
# 11 "arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 13 "arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 14 "arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pinctrl-zynqmp.h" 1
# 15 "arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso" 2

/dts-v1/;
/plugin/;

&{/} {
 si5332_0: si5332-0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <125000000>;
 };

 si5332_1: si5332-1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <25000000>;
 };

 si5332_2: si5332-2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <48000000>;
 };

 si5332_3: si5332-3 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
 };

 si5332_4: si5332-4 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
 };

 si5332_5: si5332-5 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <27000000>;
 };
};

&i2c1 {
 #address-cells = <1>;
 #size-cells = <0>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c1_default>;
 pinctrl-1 = <&pinctrl_i2c1_gpio>;
 scl-gpios = <&gpio 24 (0 | (2 | 4))>;
 sda-gpios = <&gpio 25 (0 | (2 | 4))>;




};


&psgtr {
 status = "okay";

 clocks = <&si5332_5>, <&si5332_4>, <&si5332_0>;
 clock-names = "ref0", "ref1", "ref2";
};

&zynqmp_dpsub {
 status = "okay";
 phy-names = "dp-phy0", "dp-phy1";
 phys = <&psgtr 1 6 0 0>, <&psgtr 0 6 1 0>;
 assigned-clock-rates = <27000000>, <25000000>, <300000000>;
};

&zynqmp_dpdma {
 status = "okay";
 assigned-clock-rates = <600000000>;
};

&usb0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usb0_default>;
 phy-names = "usb3-phy";
 phys = <&psgtr 2 4 0 1>;
};

&dwc3_0 {
 status = "okay";
 dr_mode = "host";
 snps,usb3_lpm_capable;
 maximum-speed = "super-speed";
};

&sdhci1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sdhci1_default>;





 no-1-8-v;
 disable-wp;
 xlnx,mio-bank = <1>;
 clk-phase-sd-hs = <126>, <60>;
 clk-phase-uhs-sdr25 = <120>, <60>;
 clk-phase-uhs-ddr50 = <126>, <48>;
 assigned-clock-rates = <187498123>;
 bus-width = <4>;
};

&gem3 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_gem3_default>;
 phy-handle = <&phy0>;
 phy-mode = "rgmii-id";
 assigned-clock-rates = <250000000>;

 mdio: mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  phy0: ethernet-phy@1 {
   #phy-cells = <1>;
   reg = <1>;
   compatible = "ethernet-phy-id2000.a231";
   ti,rx-internal-delay = <0x8>;
   ti,tx-internal-delay = <0xa>;
   ti,fifo-depth = <0x01>;
   ti,dp83867-rxctrl-strap-quirk;
   reset-assert-us = <100>;
   reset-deassert-us = <280>;
   reset-gpios = <&gpio 38 1>;
  };
 };
};

&pinctrl0 {
 status = "okay";

 pinctrl_uart1_default: uart1-default {
  conf {
   groups = "uart1_9_grp";
   slew-rate = <1>;
   power-source = <1>;
   drive-strength = <12>;
  };

  conf-rx {
   pins = "MIO37";
   bias-high-impedance;
  };

  conf-tx {
   pins = "MIO36";
   bias-disable;
  };

  mux {
   groups = "uart1_9_grp";
   function = "uart1";
  };
 };

 pinctrl_i2c1_default: i2c1-default {
  conf {
   groups = "i2c1_6_grp";
   bias-pull-up;
   slew-rate = <1>;
   power-source = <1>;
  };

  mux {
   groups = "i2c1_6_grp";
   function = "i2c1";
  };
 };

 pinctrl_i2c1_gpio: i2c1-gpio {
  conf {
   groups = "gpio0_24_grp", "gpio0_25_grp";
   slew-rate = <1>;
   power-source = <1>;
  };

  mux {
   groups = "gpio0_24_grp", "gpio0_25_grp";
   function = "gpio0";
  };
 };

 pinctrl_gem3_default: gem3-default {
  conf {
   groups = "ethernet3_0_grp";
   slew-rate = <1>;
   power-source = <1>;
  };

  conf-rx {
   pins = "MIO70", "MIO72", "MIO74";
   bias-high-impedance;
   low-power-disable;
  };

  conf-bootstrap {
   pins = "MIO71", "MIO73", "MIO75";
   bias-disable;
   low-power-disable;
  };

  conf-tx {
   pins = "MIO64", "MIO65", "MIO66",
    "MIO67", "MIO68", "MIO69";
   bias-disable;
   low-power-enable;
  };

  conf-mdio {
   groups = "mdio3_0_grp";
   slew-rate = <1>;
   power-source = <1>;
   bias-disable;
  };

  mux-mdio {
   function = "mdio3";
   groups = "mdio3_0_grp";
  };

  mux {
   function = "ethernet3";
   groups = "ethernet3_0_grp";
  };
 };

 pinctrl_usb0_default: usb0-default {
  conf {
   groups = "usb0_0_grp";
   power-source = <1>;
  };

  conf-rx {
   pins = "MIO52", "MIO53", "MIO55";
   bias-high-impedance;
   drive-strength = <12>;
   slew-rate = <0>;
  };

  conf-tx {
   pins = "MIO54", "MIO56", "MIO57", "MIO58", "MIO59",
   "MIO60", "MIO61", "MIO62", "MIO63";
   bias-disable;
   drive-strength = <4>;
   slew-rate = <1>;
  };

  mux {
   groups = "usb0_0_grp";
   function = "usb0";
  };
 };

 pinctrl_sdhci1_default: sdhci1-default {
  conf {
   groups = "sdio1_0_grp";
   slew-rate = <1>;
   power-source = <1>;
   bias-disable;
  };

  conf-cd {
   groups = "sdio1_cd_0_grp";
   bias-high-impedance;
   bias-pull-up;
   slew-rate = <1>;
   power-source = <1>;
  };

  mux-cd {
   groups = "sdio1_cd_0_grp";
   function = "sdio1_cd";
  };

  mux {
   groups = "sdio1_0_grp";
   function = "sdio1";
  };
 };
};

&uart1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1_default>;
};
