<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p980" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_980{left:514px;bottom:68px;letter-spacing:0.12px;}
#t2_980{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_980{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_980{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_980{left:359px;bottom:546px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_980{left:69px;bottom:384px;letter-spacing:0.13px;}
#t7_980{left:69px;bottom:360px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t8_980{left:69px;bottom:343px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_980{left:69px;bottom:326px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_980{left:69px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_980{left:69px;bottom:285px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_980{left:69px;bottom:268px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_980{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#te_980{left:69px;bottom:227px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_980{left:69px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tg_980{left:69px;bottom:186px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#th_980{left:69px;bottom:163px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#ti_980{left:69px;bottom:146px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#tj_980{left:69px;bottom:129px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_980{left:74px;bottom:1030px;letter-spacing:-0.12px;}
#tl_980{left:74px;bottom:1013px;letter-spacing:-0.14px;}
#tm_980{left:373px;bottom:1030px;}
#tn_980{left:424px;bottom:1030px;letter-spacing:-0.11px;}
#to_980{left:497px;bottom:1030px;letter-spacing:-0.17px;}
#tp_980{left:497px;bottom:1013px;letter-spacing:-0.17px;}
#tq_980{left:577px;bottom:1030px;letter-spacing:-0.13px;}
#tr_980{left:577px;bottom:1013px;letter-spacing:-0.11px;}
#ts_980{left:577px;bottom:996px;letter-spacing:-0.11px;}
#tt_980{left:577px;bottom:979px;letter-spacing:-0.11px;}
#tu_980{left:74px;bottom:956px;letter-spacing:-0.12px;}
#tv_980{left:74px;bottom:940px;letter-spacing:-0.13px;}
#tw_980{left:373px;bottom:956px;}
#tx_980{left:424px;bottom:956px;letter-spacing:-0.11px;}
#ty_980{left:497px;bottom:956px;letter-spacing:-0.18px;}
#tz_980{left:577px;bottom:956px;letter-spacing:-0.13px;}
#t10_980{left:577px;bottom:940px;letter-spacing:-0.12px;}
#t11_980{left:577px;bottom:923px;letter-spacing:-0.11px;}
#t12_980{left:577px;bottom:906px;letter-spacing:-0.11px;}
#t13_980{left:74px;bottom:883px;letter-spacing:-0.12px;}
#t14_980{left:74px;bottom:866px;letter-spacing:-0.14px;}
#t15_980{left:373px;bottom:883px;}
#t16_980{left:424px;bottom:883px;letter-spacing:-0.11px;}
#t17_980{left:497px;bottom:883px;letter-spacing:-0.17px;}
#t18_980{left:497px;bottom:866px;letter-spacing:-0.17px;}
#t19_980{left:577px;bottom:883px;letter-spacing:-0.13px;}
#t1a_980{left:577px;bottom:866px;letter-spacing:-0.12px;}
#t1b_980{left:577px;bottom:849px;letter-spacing:-0.11px;}
#t1c_980{left:577px;bottom:833px;letter-spacing:-0.11px;}
#t1d_980{left:74px;bottom:810px;letter-spacing:-0.12px;}
#t1e_980{left:74px;bottom:793px;letter-spacing:-0.14px;}
#t1f_980{left:373px;bottom:810px;}
#t1g_980{left:424px;bottom:810px;letter-spacing:-0.11px;}
#t1h_980{left:497px;bottom:810px;letter-spacing:-0.17px;}
#t1i_980{left:497px;bottom:793px;letter-spacing:-0.17px;}
#t1j_980{left:577px;bottom:810px;letter-spacing:-0.13px;}
#t1k_980{left:577px;bottom:793px;letter-spacing:-0.11px;}
#t1l_980{left:577px;bottom:776px;letter-spacing:-0.11px;}
#t1m_980{left:577px;bottom:759px;letter-spacing:-0.11px;}
#t1n_980{left:74px;bottom:736px;letter-spacing:-0.12px;}
#t1o_980{left:74px;bottom:719px;letter-spacing:-0.14px;}
#t1p_980{left:373px;bottom:736px;}
#t1q_980{left:424px;bottom:736px;letter-spacing:-0.11px;}
#t1r_980{left:497px;bottom:736px;letter-spacing:-0.18px;}
#t1s_980{left:577px;bottom:736px;letter-spacing:-0.13px;}
#t1t_980{left:577px;bottom:719px;letter-spacing:-0.12px;}
#t1u_980{left:577px;bottom:703px;letter-spacing:-0.11px;}
#t1v_980{left:577px;bottom:686px;letter-spacing:-0.11px;}
#t1w_980{left:70px;bottom:657px;letter-spacing:-0.14px;}
#t1x_980{left:69px;bottom:638px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#t1y_980{left:646px;bottom:645px;}
#t1z_980{left:660px;bottom:638px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t20_980{left:84px;bottom:621px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_980{left:84px;bottom:604px;letter-spacing:-0.11px;}
#t22_980{left:212px;bottom:611px;}
#t23_980{left:226px;bottom:604px;letter-spacing:-0.12px;}
#t24_980{left:83px;bottom:525px;letter-spacing:-0.13px;}
#t25_980{left:154px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t26_980{left:283px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t27_980{left:434px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t28_980{left:587px;bottom:525px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t29_980{left:740px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2a_980{left:98px;bottom:500px;}
#t2b_980{left:178px;bottom:500px;letter-spacing:-0.15px;}
#t2c_980{left:267px;bottom:500px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_980{left:425px;bottom:500px;letter-spacing:-0.12px;}
#t2e_980{left:608px;bottom:500px;letter-spacing:-0.15px;}
#t2f_980{left:761px;bottom:500px;letter-spacing:-0.12px;}
#t2g_980{left:98px;bottom:476px;}
#t2h_980{left:178px;bottom:476px;letter-spacing:-0.17px;}
#t2i_980{left:272px;bottom:476px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2j_980{left:430px;bottom:476px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2k_980{left:578px;bottom:476px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2l_980{left:761px;bottom:476px;letter-spacing:-0.12px;}
#t2m_980{left:98px;bottom:452px;}
#t2n_980{left:179px;bottom:452px;letter-spacing:-0.1px;}
#t2o_980{left:272px;bottom:452px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2p_980{left:427px;bottom:452px;letter-spacing:-0.11px;}
#t2q_980{left:578px;bottom:452px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_980{left:761px;bottom:452px;letter-spacing:-0.12px;}
#t2s_980{left:98px;bottom:427px;}
#t2t_980{left:163px;bottom:427px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2u_980{left:272px;bottom:427px;letter-spacing:-0.13px;}
#t2v_980{left:426px;bottom:427px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2w_980{left:578px;bottom:427px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_980{left:761px;bottom:427px;letter-spacing:-0.12px;}
#t2y_980{left:74px;bottom:1083px;letter-spacing:-0.14px;}
#t2z_980{left:74px;bottom:1068px;letter-spacing:-0.12px;}
#t30_980{left:373px;bottom:1083px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t31_980{left:424px;bottom:1083px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t32_980{left:424px;bottom:1068px;letter-spacing:-0.13px;}
#t33_980{left:424px;bottom:1053px;letter-spacing:-0.15px;}
#t34_980{left:497px;bottom:1083px;letter-spacing:-0.12px;}
#t35_980{left:497px;bottom:1068px;letter-spacing:-0.12px;}
#t36_980{left:497px;bottom:1053px;letter-spacing:-0.12px;}
#t37_980{left:577px;bottom:1083px;letter-spacing:-0.12px;}

.s1_980{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_980{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_980{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_980{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_980{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s6_980{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_980{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s8_980{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts980" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg980Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg980" style="-webkit-user-select: none;"><object width="935" height="1210" data="980/980.svg" type="image/svg+xml" id="pdf980" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_980" class="t s1_980">PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal </span>
<span id="t2_980" class="t s2_980">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_980" class="t s1_980">4-246 </span><span id="t4_980" class="t s1_980">Vol. 2B </span>
<span id="t5_980" class="t s3_980">Instruction Operand Encoding </span>
<span id="t6_980" class="t s3_980">Description </span>
<span id="t7_980" class="t s4_980">Performs a SIMD compare for equality of the packed bytes, words, or doublewords in the destination operand (first </span>
<span id="t8_980" class="t s4_980">operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data </span>
<span id="t9_980" class="t s4_980">element in the destination operand is set to all 1s; otherwise, it is set to all 0s. </span>
<span id="ta_980" class="t s4_980">The (V)PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the </span>
<span id="tb_980" class="t s4_980">(V)PCMPEQW instruction compares the corresponding words in the destination and source operands; and the </span>
<span id="tc_980" class="t s4_980">(V)PCMPEQD instruction compares the corresponding doublewords in the destination and source operands. </span>
<span id="td_980" class="t s4_980">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="te_980" class="t s4_980">access additional registers (XMM8-XMM15). </span>
<span id="tf_980" class="t s4_980">Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The </span>
<span id="tg_980" class="t s4_980">destination operand can be an MMX technology register. </span>
<span id="th_980" class="t s4_980">128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The </span>
<span id="ti_980" class="t s4_980">first source and destination operands are XMM registers. Bits (MAXVL-1:128) of the corresponding YMM destination </span>
<span id="tj_980" class="t s4_980">register remain unchanged. </span>
<span id="tk_980" class="t s5_980">EVEX.256.66.0F.WIG 74 /r </span>
<span id="tl_980" class="t s5_980">VPCMPEQB k1 {k2}, ymm2, ymm3 /m256 </span>
<span id="tm_980" class="t s5_980">D </span><span id="tn_980" class="t s5_980">V/V </span><span id="to_980" class="t s5_980">AVX512VL </span>
<span id="tp_980" class="t s5_980">AVX512BW </span>
<span id="tq_980" class="t s5_980">Compare packed bytes in ymm3/m256 and </span>
<span id="tr_980" class="t s5_980">ymm2 for equality and set vector mask k1 to </span>
<span id="ts_980" class="t s5_980">reflect the zero/nonzero status of each </span>
<span id="tt_980" class="t s5_980">element of the result, under writemask. </span>
<span id="tu_980" class="t s5_980">EVEX.512.66.0F.WIG 74 /r </span>
<span id="tv_980" class="t s5_980">VPCMPEQB k1 {k2}, zmm2, zmm3 /m512 </span>
<span id="tw_980" class="t s5_980">D </span><span id="tx_980" class="t s5_980">V/V </span><span id="ty_980" class="t s5_980">AVX512BW </span><span id="tz_980" class="t s5_980">Compare packed bytes in zmm3/m512 and </span>
<span id="t10_980" class="t s5_980">zmm2 for equality and set vector mask k1 to </span>
<span id="t11_980" class="t s5_980">reflect the zero/nonzero status of each </span>
<span id="t12_980" class="t s5_980">element of the result, under writemask. </span>
<span id="t13_980" class="t s5_980">EVEX.128.66.0F.WIG 75 /r </span>
<span id="t14_980" class="t s5_980">VPCMPEQW k1 {k2}, xmm2, xmm3 /m128 </span>
<span id="t15_980" class="t s5_980">D </span><span id="t16_980" class="t s5_980">V/V </span><span id="t17_980" class="t s5_980">AVX512VL </span>
<span id="t18_980" class="t s5_980">AVX512BW </span>
<span id="t19_980" class="t s5_980">Compare packed words in xmm3/m128 and </span>
<span id="t1a_980" class="t s5_980">xmm2 for equality and set vector mask k1 to </span>
<span id="t1b_980" class="t s5_980">reflect the zero/nonzero status of each </span>
<span id="t1c_980" class="t s5_980">element of the result, under writemask. </span>
<span id="t1d_980" class="t s5_980">EVEX.256.66.0F.WIG 75 /r </span>
<span id="t1e_980" class="t s5_980">VPCMPEQW k1 {k2}, ymm2, ymm3 /m256 </span>
<span id="t1f_980" class="t s5_980">D </span><span id="t1g_980" class="t s5_980">V/V </span><span id="t1h_980" class="t s5_980">AVX512VL </span>
<span id="t1i_980" class="t s5_980">AVX512BW </span>
<span id="t1j_980" class="t s5_980">Compare packed words in ymm3/m256 and </span>
<span id="t1k_980" class="t s5_980">ymm2 for equality and set vector mask k1 to </span>
<span id="t1l_980" class="t s5_980">reflect the zero/nonzero status of each </span>
<span id="t1m_980" class="t s5_980">element of the result, under writemask. </span>
<span id="t1n_980" class="t s5_980">EVEX.512.66.0F.WIG 75 /r </span>
<span id="t1o_980" class="t s5_980">VPCMPEQW k1 {k2}, zmm2, zmm3 /m512 </span>
<span id="t1p_980" class="t s5_980">D </span><span id="t1q_980" class="t s5_980">V/V </span><span id="t1r_980" class="t s5_980">AVX512BW </span><span id="t1s_980" class="t s5_980">Compare packed words in zmm3/m512 and </span>
<span id="t1t_980" class="t s5_980">zmm2 for equality and set vector mask k1 to </span>
<span id="t1u_980" class="t s5_980">reflect the zero/nonzero status of each </span>
<span id="t1v_980" class="t s5_980">element of the result, under writemask. </span>
<span id="t1w_980" class="t s6_980">NOTES: </span>
<span id="t1x_980" class="t s5_980">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t1y_980" class="t s7_980">® </span>
<span id="t1z_980" class="t s5_980">64 and IA-32 Architectures Soft- </span>
<span id="t20_980" class="t s5_980">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="t21_980" class="t s5_980">Registers,” in the Intel </span>
<span id="t22_980" class="t s7_980">® </span>
<span id="t23_980" class="t s5_980">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t24_980" class="t s8_980">Op/En </span><span id="t25_980" class="t s8_980">Tuple Type </span><span id="t26_980" class="t s8_980">Operand 1 </span><span id="t27_980" class="t s8_980">Operand 2 </span><span id="t28_980" class="t s8_980">Operand 3 </span><span id="t29_980" class="t s8_980">Operand 4 </span>
<span id="t2a_980" class="t s5_980">A </span><span id="t2b_980" class="t s5_980">N/A </span><span id="t2c_980" class="t s5_980">ModRM:reg (r, w) </span><span id="t2d_980" class="t s5_980">ModRM:r/m (r) </span><span id="t2e_980" class="t s5_980">N/A </span><span id="t2f_980" class="t s5_980">N/A </span>
<span id="t2g_980" class="t s5_980">B </span><span id="t2h_980" class="t s5_980">N/A </span><span id="t2i_980" class="t s5_980">ModRM:reg (w) </span><span id="t2j_980" class="t s5_980">VEX.vvvv (r) </span><span id="t2k_980" class="t s5_980">ModRM:r/m (r) </span><span id="t2l_980" class="t s5_980">N/A </span>
<span id="t2m_980" class="t s5_980">C </span><span id="t2n_980" class="t s5_980">Full </span><span id="t2o_980" class="t s5_980">ModRM:reg (w) </span><span id="t2p_980" class="t s5_980">EVEX.vvvv (r) </span><span id="t2q_980" class="t s5_980">ModRM:r/m (r) </span><span id="t2r_980" class="t s5_980">N/A </span>
<span id="t2s_980" class="t s5_980">D </span><span id="t2t_980" class="t s5_980">Full Mem </span><span id="t2u_980" class="t s5_980">ModRM:reg (w) </span><span id="t2v_980" class="t s5_980">EVEX.vvvv (r) </span><span id="t2w_980" class="t s5_980">ModRM:r/m (r) </span><span id="t2x_980" class="t s5_980">N/A </span>
<span id="t2y_980" class="t s8_980">Opcode/ </span>
<span id="t2z_980" class="t s8_980">Instruction </span>
<span id="t30_980" class="t s8_980">Op/ En </span><span id="t31_980" class="t s8_980">64/32 bit </span>
<span id="t32_980" class="t s8_980">Mode </span>
<span id="t33_980" class="t s8_980">Support </span>
<span id="t34_980" class="t s8_980">CPUID </span>
<span id="t35_980" class="t s8_980">Feature </span>
<span id="t36_980" class="t s8_980">Flag </span>
<span id="t37_980" class="t s8_980">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
