

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct 16 13:38:22 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  5140262942|  5140262942|  51.403 sec|  51.403 sec|  5140262943|  5140262943|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |                  |       |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |     Instance     | Module|     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |grp_conv1_fu_406  |conv1  |  3196574540|  3196574540|  31.966 sec|  31.966 sec|  3196574540|  3196574540|       no|
        |grp_conv2_fu_432  |conv2  |  1654450628|  1654450628|  16.545 sec|  16.545 sec|  1654450628|  1654450628|       no|
        |grp_conv3_fu_472  |conv3  |   276687941|   276687941|   2.767 sec|   2.767 sec|   276687941|   276687941|       no|
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  8323200|  8323200|         2|          -|          -|  4161600|        no|
        |- Loop 2  |  4161600|  4161600|         2|          -|          -|  2080800|        no|
        |- Loop 3  |    65025|    65025|         1|          -|          -|    65025|        no|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     262|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |     2588|    24|    6704|   14484|    0|
|Memory           |    11120|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1454|    -|
|Register         |        -|     -|     324|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |    13708|    24|    7028|   16200|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |     4759|     1|       3|      13|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_conv1_fu_406                     |conv1                           |      886|   0|  3563|  7215|    0|
    |grp_conv2_fu_432                     |conv2                           |     1236|  10|  1897|  4098|    0|
    |grp_conv3_fu_472                     |conv3                           |      466|   9|   889|  2822|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U120  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U122     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U121   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                |                                |     2588|  24|  6704| 14484|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------------------------------+-----------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |                           Memory                          |                                 Module                                | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------+-----------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W  |      926|  0|   0|    0|  520200|   32|     1|     16646400|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U     |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W   |      464|  0|   0|    0|  260100|   32|     1|      8323200|
    +-----------------------------------------------------------+-----------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                                                      |                                                                       |    11120|  0|   0|    0| 6242400|  512|    16|    199756800|
    +-----------------------------------------------------------+-----------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_62_fu_520_p2    |         +|   0|  0|  29|          22|           1|
    |empty_64_fu_584_p2    |         +|   0|  0|  28|          21|           1|
    |empty_66_fu_643_p2    |         +|   0|  0|  23|          16|           1|
    |next_mul4_fu_593_p2   |         +|   0|  0|  50|          43|          22|
    |next_mul_fu_541_p2    |         +|   0|  0|  52|          45|          23|
    |exitcond1_fu_637_p2   |      icmp|   0|  0|  23|          16|          10|
    |exitcond52_fu_578_p2  |      icmp|   0|  0|  28|          21|          15|
    |exitcond63_fu_514_p2  |      icmp|   0|  0|  29|          22|          16|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 262|         206|          89|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |                               Name                               | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                         |  65|         12|    1|         12|
    |empty_63_fu_154                                                   |   9|          2|   21|         42|
    |empty_65_fu_158                                                   |   9|          2|   16|         32|
    |empty_fu_146                                                      |   9|          2|   22|         44|
    |grp_fu_739_ce                                                     |  20|          4|    1|          4|
    |grp_fu_739_p0                                                     |  20|          4|   32|        128|
    |grp_fu_739_p1                                                     |  20|          4|   32|        128|
    |grp_fu_743_ce                                                     |  20|          4|    1|          4|
    |grp_fu_743_p0                                                     |  20|          4|   32|        128|
    |grp_fu_743_p1                                                     |  20|          4|   32|        128|
    |grp_fu_747_ce                                                     |  20|          4|    1|          4|
    |grp_fu_747_opcode                                                 |  20|          4|    5|         20|
    |grp_fu_747_p0                                                     |  20|          4|   32|        128|
    |grp_fu_747_p1                                                     |  20|          4|   32|        128|
    |output_ftmap_address0                                             |  14|          3|   16|         48|
    |output_ftmap_ce0                                                  |  14|          3|    1|          3|
    |output_ftmap_d0                                                   |  14|          3|   32|         96|
    |output_ftmap_we0                                                  |  14|          3|    1|          3|
    |phi_mul3_fu_150                                                   |   9|          2|   43|         86|
    |phi_mul_fu_142                                                    |   9|          2|   45|         90|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0  |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0       |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0        |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0       |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0   |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0   |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0   |  20|          4|   19|         76|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0        |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0         |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0        |  14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0     |  20|          4|   18|         72|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0          |  20|          4|    1|          4|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0           |  14|          3|   32|         96|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0          |  14|          3|    1|          3|
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                             |1454|        298| 1238|       4088|
    +------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  11|   0|   11|          0|
    |empty_62_reg_681               |  22|   0|   22|          0|
    |empty_63_fu_154                |  21|   0|   21|          0|
    |empty_64_reg_711               |  21|   0|   21|          0|
    |empty_65_fu_158                |  16|   0|   16|          0|
    |empty_67_reg_734               |  32|   0|   32|          0|
    |empty_fu_146                   |  22|   0|   22|          0|
    |grp_conv1_fu_406_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_fu_432_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv3_fu_472_ap_start_reg  |   1|   0|    1|          0|
    |next_mul4_reg_716              |  43|   0|   43|          0|
    |next_mul_reg_686               |  45|   0|   45|          0|
    |phi_mul3_fu_150                |  43|   0|   43|          0|
    |phi_mul_fu_142                 |  45|   0|   45|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 324|   0|  324|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
|conv2_weights_address0  |  out|   11|   ap_memory|  conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|  conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|  conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|   conv2_biases|         array|
|conv3_weights_address0  |  out|   10|   ap_memory|  conv3_weights|         array|
|conv3_weights_ce0       |  out|    1|   ap_memory|  conv3_weights|         array|
|conv3_weights_q0        |   in|   32|   ap_memory|  conv3_weights|         array|
|conv3_biases            |   in|   32|     ap_none|   conv3_biases|       pointer|
|output_ftmap_address0   |  out|   16|   ap_memory|   output_ftmap|         array|
|output_ftmap_ce0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_we0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_d0         |  out|   32|   ap_memory|   output_ftmap|         array|
|output_ftmap_q0         |   in|   32|   ap_memory|   output_ftmap|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 6 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 12 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 13 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_26" [src/srcnn.cpp:5]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_25, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln23 = store i22 0, i22 %empty" [src/srcnn.cpp:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln23 = store i45 0, i45 %phi_mul" [src/srcnn.cpp:23]   --->   Operation 32 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln23 = br void %memset.loop4" [src/srcnn.cpp:23]   --->   Operation 33 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_load = load i22 %empty"   --->   Operation 34 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.91ns)   --->   "%exitcond63 = icmp_eq  i22 %p_load, i22 4161600"   --->   Operation 35 'icmp' 'exitcond63' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.91ns)   --->   "%empty_62 = add i22 %p_load, i22 1"   --->   Operation 36 'add' 'empty_62' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond63, void %memset.loop4.split, void %memset.loop2.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul_load = load i45 %phi_mul"   --->   Operation 38 'load' 'phi_mul_load' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4161600, i64 4161600, i64 4161600"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext = zext i22 %p_load"   --->   Operation 40 'zext' 'zext' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.06ns)   --->   "%next_mul = add i45 %phi_mul_load, i45 4227266"   --->   Operation 41 'add' 'next_mul' <Predicate = (!exitcond63)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i3 @_ssdm_op_PartSelect.i3.i45.i32.i32, i45 %phi_mul_load, i32 41, i32 43"   --->   Operation 42 'partselect' 'p_cast1' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext"   --->   Operation 43 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext"   --->   Operation 44 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext"   --->   Operation 45 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext"   --->   Operation 46 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext"   --->   Operation 47 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext"   --->   Operation 48 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext"   --->   Operation 49 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext"   --->   Operation 50 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i3 %p_cast1, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 51 'switch' 'switch_ln0' <Predicate = (!exitcond63)> <Delay = 0.73>
ST_2 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22"   --->   Operation 52 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 6)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21"   --->   Operation 54 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 5)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20"   --->   Operation 56 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 4)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19"   --->   Operation 58 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 3)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18"   --->   Operation 60 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17"   --->   Operation 62 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16"   --->   Operation 64 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 0)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23"   --->   Operation 66 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 7)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%phi_mul3 = alloca i32 1"   --->   Operation 68 'alloca' 'phi_mul3' <Predicate = (exitcond63)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty_63 = alloca i32 1"   --->   Operation 69 'alloca' 'empty_63' <Predicate = (exitcond63)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i21 0, i21 %empty_63"   --->   Operation 70 'store' 'store_ln0' <Predicate = (exitcond63)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i43 0, i43 %phi_mul3"   --->   Operation 71 'store' 'store_ln0' <Predicate = (exitcond63)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop2"   --->   Operation 72 'br' 'br_ln0' <Predicate = (exitcond63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %empty_62, i22 %empty"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i45 %next_mul, i45 %phi_mul"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop4"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.14>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_load11 = load i21 %empty_63"   --->   Operation 76 'load' 'p_load11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.90ns)   --->   "%exitcond52 = icmp_eq  i21 %p_load11, i21 2080800"   --->   Operation 77 'icmp' 'exitcond52' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.90ns)   --->   "%empty_64 = add i21 %p_load11, i21 1"   --->   Operation 78 'add' 'empty_64' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond52, void %memset.loop2.split, void %memset.loop.preheader"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul3_load = load i43 %phi_mul3"   --->   Operation 80 'load' 'phi_mul3_load' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2080800, i64 2080800, i64 2080800"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.05ns)   --->   "%next_mul4 = add i43 %phi_mul3_load, i43 2113633"   --->   Operation 82 'add' 'next_mul4' <Predicate = (!exitcond52)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %phi_mul3_load, i32 39, i32 41"   --->   Operation 83 'partselect' 'p_cast4' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_cast = zext i21 %p_load11"   --->   Operation 84 'zext' 'p_cast' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %p_cast"   --->   Operation 85 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %p_cast"   --->   Operation 86 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %p_cast"   --->   Operation 87 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %p_cast"   --->   Operation 88 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %p_cast"   --->   Operation 89 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %p_cast"   --->   Operation 90 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %p_cast"   --->   Operation 91 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %p_cast"   --->   Operation 92 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i3 %p_cast4, void %.case.717, i3 0, void %.case.010, i3 1, void %.case.111, i3 2, void %.case.212, i3 3, void %.case.313, i3 4, void %.case.414, i3 5, void %.case.515, i3 6, void %.case.616"   --->   Operation 93 'switch' 'switch_ln0' <Predicate = (!exitcond52)> <Delay = 0.73>
ST_4 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28"   --->   Operation 94 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 6)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27"   --->   Operation 96 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 5)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26"   --->   Operation 98 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 99 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 4)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25"   --->   Operation 100 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 3)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31"   --->   Operation 102 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 2)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30"   --->   Operation 104 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 1)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24"   --->   Operation 106 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 0)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29"   --->   Operation 108 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 109 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 7)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%empty_65 = alloca i32 1"   --->   Operation 110 'alloca' 'empty_65' <Predicate = (exitcond52)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %empty_65"   --->   Operation 111 'store' 'store_ln0' <Predicate = (exitcond52)> <Delay = 0.42>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 112 'br' 'br_ln0' <Predicate = (exitcond52)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.42>
ST_5 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln0 = store i21 %empty_64, i21 %empty_63"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln0 = store i43 %next_mul4, i43 %phi_mul3"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop2"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.09>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%p_load12 = load i16 %empty_65"   --->   Operation 116 'load' 'p_load12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.85ns)   --->   "%exitcond1 = icmp_eq  i16 %p_load12, i16 65025"   --->   Operation 117 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.85ns)   --->   "%empty_66 = add i16 %p_load12, i16 1"   --->   Operation 118 'add' 'empty_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %memset.loop.split, void %split"   --->   Operation 119 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65025, i64 65025, i64 65025"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%p_cast5 = zext i16 %p_load12"   --->   Operation 121 'zext' 'p_cast5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %p_cast5"   --->   Operation 122 'getelementptr' 'output_ftmap_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_ftmap_addr"   --->   Operation 123 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_6 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 %empty_66, i16 %empty_65"   --->   Operation 124 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 0.42>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 125 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln28 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/srcnn.cpp:28]   --->   Operation 126 'call' 'call_ln28' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln28 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/srcnn.cpp:28]   --->   Operation 127 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln31 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" [src/srcnn.cpp:31]   --->   Operation 128 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln31 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" [src/srcnn.cpp:31]   --->   Operation 129 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 130 'read' 'conv3_biases_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%empty_67 = bitcast i32 %conv3_biases_read"   --->   Operation 131 'bitcast' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln34 = call void @conv3, i32 %conv3_weights, i32 %empty_67, i32 %output_ftmap, i32 %input_fm_buffer, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i32 %output_fm_buffer_0" [src/srcnn.cpp:34]   --->   Operation 132 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln34 = call void @conv3, i32 %conv3_weights, i32 %empty_67, i32 %output_ftmap, i32 %input_fm_buffer, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i32 %output_fm_buffer_0" [src/srcnn.cpp:34]   --->   Operation 133 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [src/srcnn.cpp:36]   --->   Operation 134 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                                                 (alloca           ) [ 011100000000]
empty                                                   (alloca           ) [ 011100000000]
spectopmodule_ln5                                       (spectopmodule    ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
store_ln23                                              (store            ) [ 000000000000]
store_ln23                                              (store            ) [ 000000000000]
br_ln23                                                 (br               ) [ 000000000000]
p_load                                                  (load             ) [ 000000000000]
exitcond63                                              (icmp             ) [ 001100000000]
empty_62                                                (add              ) [ 000100000000]
br_ln0                                                  (br               ) [ 000000000000]
phi_mul_load                                            (load             ) [ 000000000000]
speclooptripcount_ln0                                   (speclooptripcount) [ 000000000000]
zext                                                    (zext             ) [ 000000000000]
next_mul                                                (add              ) [ 000100000000]
p_cast1                                                 (partselect       ) [ 001100000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23 (getelementptr    ) [ 000000000000]
switch_ln0                                              (switch           ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
phi_mul3                                                (alloca           ) [ 001111000000]
empty_63                                                (alloca           ) [ 001111000000]
store_ln0                                               (store            ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
p_load11                                                (load             ) [ 000000000000]
exitcond52                                              (icmp             ) [ 000011000000]
empty_64                                                (add              ) [ 000001000000]
br_ln0                                                  (br               ) [ 000000000000]
phi_mul3_load                                           (load             ) [ 000000000000]
speclooptripcount_ln0                                   (speclooptripcount) [ 000000000000]
next_mul4                                               (add              ) [ 000001000000]
p_cast4                                                 (partselect       ) [ 000011000000]
p_cast                                                  (zext             ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 (getelementptr    ) [ 000000000000]
switch_ln0                                              (switch           ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
empty_65                                                (alloca           ) [ 000011100000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
p_load12                                                (load             ) [ 000000000000]
exitcond1                                               (icmp             ) [ 000000100000]
empty_66                                                (add              ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
speclooptripcount_ln0                                   (speclooptripcount) [ 000000000000]
p_cast5                                                 (zext             ) [ 000000000000]
output_ftmap_addr                                       (getelementptr    ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
call_ln28                                               (call             ) [ 000000000000]
call_ln31                                               (call             ) [ 000000000000]
conv3_biases_read                                       (read             ) [ 000000000000]
empty_67                                                (bitcast          ) [ 000000000001]
call_ln34                                               (call             ) [ 000000000000]
ret_ln36                                                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="phi_mul_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="phi_mul3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul3/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_63_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_63/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_65_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_65/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv3_biases_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="22" slack="0"/>
<pin id="172" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="22" slack="0"/>
<pin id="179" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="22" slack="0"/>
<pin id="186" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="22" slack="0"/>
<pin id="193" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="22" slack="0"/>
<pin id="200" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="22" slack="0"/>
<pin id="207" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="22" slack="0"/>
<pin id="214" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="22" slack="0"/>
<pin id="221" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="19" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="19" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="19" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="19" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="19" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln0_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="19" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="19" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="19" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="21" slack="0"/>
<pin id="284" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="21" slack="0"/>
<pin id="291" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="21" slack="0"/>
<pin id="298" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="21" slack="0"/>
<pin id="305" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="21" slack="0"/>
<pin id="312" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="21" slack="0"/>
<pin id="319" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="21" slack="0"/>
<pin id="326" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="21" slack="0"/>
<pin id="333" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln0_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="18" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln0_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="18" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln0_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="18" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln0_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="18" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln0_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="18" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln0_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="18" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln0_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="18" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln0_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="18" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="output_ftmap_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="16" slack="0"/>
<pin id="396" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_ftmap_addr/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln0_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_conv1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="0" index="3" bw="32" slack="0"/>
<pin id="411" dir="0" index="4" bw="32" slack="0"/>
<pin id="412" dir="0" index="5" bw="32" slack="0"/>
<pin id="413" dir="0" index="6" bw="32" slack="0"/>
<pin id="414" dir="0" index="7" bw="32" slack="0"/>
<pin id="415" dir="0" index="8" bw="32" slack="0"/>
<pin id="416" dir="0" index="9" bw="32" slack="0"/>
<pin id="417" dir="0" index="10" bw="32" slack="0"/>
<pin id="418" dir="0" index="11" bw="32" slack="0"/>
<pin id="419" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_conv2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="0" index="3" bw="32" slack="0"/>
<pin id="437" dir="0" index="4" bw="32" slack="0"/>
<pin id="438" dir="0" index="5" bw="32" slack="0"/>
<pin id="439" dir="0" index="6" bw="32" slack="0"/>
<pin id="440" dir="0" index="7" bw="32" slack="0"/>
<pin id="441" dir="0" index="8" bw="32" slack="0"/>
<pin id="442" dir="0" index="9" bw="32" slack="0"/>
<pin id="443" dir="0" index="10" bw="32" slack="0"/>
<pin id="444" dir="0" index="11" bw="32" slack="0"/>
<pin id="445" dir="0" index="12" bw="32" slack="0"/>
<pin id="446" dir="0" index="13" bw="32" slack="0"/>
<pin id="447" dir="0" index="14" bw="32" slack="0"/>
<pin id="448" dir="0" index="15" bw="32" slack="0"/>
<pin id="449" dir="0" index="16" bw="32" slack="0"/>
<pin id="450" dir="0" index="17" bw="32" slack="0"/>
<pin id="451" dir="0" index="18" bw="32" slack="0"/>
<pin id="452" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_conv3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="0" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="0" index="2" bw="32" slack="0"/>
<pin id="476" dir="0" index="3" bw="32" slack="0"/>
<pin id="477" dir="0" index="4" bw="32" slack="0"/>
<pin id="478" dir="0" index="5" bw="32" slack="0"/>
<pin id="479" dir="0" index="6" bw="32" slack="0"/>
<pin id="480" dir="0" index="7" bw="32" slack="0"/>
<pin id="481" dir="0" index="8" bw="32" slack="0"/>
<pin id="482" dir="0" index="9" bw="32" slack="0"/>
<pin id="483" dir="0" index="10" bw="32" slack="0"/>
<pin id="484" dir="0" index="11" bw="32" slack="0"/>
<pin id="485" dir="0" index="12" bw="32" slack="0"/>
<pin id="486" dir="0" index="13" bw="32" slack="0"/>
<pin id="487" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln23_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="22" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln23_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="45" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="22" slack="1"/>
<pin id="513" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="exitcond63_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="22" slack="0"/>
<pin id="516" dir="0" index="1" bw="22" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond63/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="empty_62_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="22" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_62/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="phi_mul_load_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="45" slack="1"/>
<pin id="528" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="22" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="next_mul_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="45" slack="0"/>
<pin id="543" dir="0" index="1" bw="24" slack="0"/>
<pin id="544" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_cast1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="0" index="1" bw="45" slack="0"/>
<pin id="550" dir="0" index="2" bw="7" slack="0"/>
<pin id="551" dir="0" index="3" bw="7" slack="0"/>
<pin id="552" dir="1" index="4" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln0_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="21" slack="0"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln0_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="43" slack="0"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln0_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="22" slack="1"/>
<pin id="569" dir="0" index="1" bw="22" slack="2"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln0_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="45" slack="1"/>
<pin id="573" dir="0" index="1" bw="45" slack="2"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_load11_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="21" slack="1"/>
<pin id="577" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load11/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="exitcond52_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="21" slack="0"/>
<pin id="580" dir="0" index="1" bw="21" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond52/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="empty_64_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="21" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_64/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="phi_mul3_load_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="43" slack="1"/>
<pin id="592" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul3_load/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="next_mul4_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="43" slack="0"/>
<pin id="595" dir="0" index="1" bw="23" slack="0"/>
<pin id="596" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_cast4_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="0"/>
<pin id="601" dir="0" index="1" bw="43" slack="0"/>
<pin id="602" dir="0" index="2" bw="7" slack="0"/>
<pin id="603" dir="0" index="3" bw="7" slack="0"/>
<pin id="604" dir="1" index="4" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_cast_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="21" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln0_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln0_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="21" slack="1"/>
<pin id="628" dir="0" index="1" bw="21" slack="2"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln0_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="43" slack="1"/>
<pin id="632" dir="0" index="1" bw="43" slack="2"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_load12_load_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="1"/>
<pin id="636" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="exitcond1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="16" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="empty_66_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_66/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="p_cast5_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="store_ln0_store_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="16" slack="1"/>
<pin id="657" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="empty_67_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_67/10 "/>
</bind>
</comp>

<comp id="664" class="1005" name="phi_mul_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="45" slack="0"/>
<pin id="666" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="671" class="1005" name="empty_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="22" slack="0"/>
<pin id="673" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="681" class="1005" name="empty_62_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="22" slack="1"/>
<pin id="683" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="empty_62 "/>
</bind>
</comp>

<comp id="686" class="1005" name="next_mul_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="45" slack="1"/>
<pin id="688" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="694" class="1005" name="phi_mul3_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="43" slack="0"/>
<pin id="696" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="empty_63_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="21" slack="0"/>
<pin id="703" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="empty_63 "/>
</bind>
</comp>

<comp id="711" class="1005" name="empty_64_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="21" slack="1"/>
<pin id="713" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="716" class="1005" name="next_mul4_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="43" slack="1"/>
<pin id="718" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="724" class="1005" name="empty_65_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty_65 "/>
</bind>
</comp>

<comp id="734" class="1005" name="empty_67_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_67 "/>
</bind>
</comp>

<comp id="739" class="1004" name="grp_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="741" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="742" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add3/20 add51_1/34 add51_2/48 add51_3/62 add51_4/76 add51_5/90 add51_6/104 add51_7/118 add/135 add2/17 add51_1/41 add51_2/65 add/80 add1/22 add51_1/26 add51_2/30 add51_3/34 add51_4/38 add51_5/42 add51_6/46 add51_7/50 add/61 "/>
</bind>
</comp>

<comp id="743" class="1004" name="grp_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="745" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="746" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/17 mul44_1/31 mul44_2/45 mul44_3/59 mul44_4/73 mul44_5/87 mul44_6/101 mul44_7/115 mul/14 mul44_1/38 mul44_2/62 mul/19 mul44_1/23 mul44_2/27 mul44_3/31 mul44_4/35 mul44_5/39 mul44_6/43 mul44_7/47 "/>
</bind>
</comp>

<comp id="747" class="1004" name="grp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="749" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="750" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/140 tmp_4/85 tmp_2/65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="138" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="92" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="92" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="92" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="92" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="92" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="92" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="92" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="92" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="108" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="210" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="108" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="203" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="108" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="196" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="108" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="189" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="108" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="182" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="108" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="175" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="108" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="168" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="108" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="217" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="92" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="92" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="92" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="92" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="92" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="92" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="92" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="92" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="108" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="308" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="108" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="301" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="108" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="294" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="108" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="287" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="369"><net_src comp="108" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="329" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="376"><net_src comp="108" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="322" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="383"><net_src comp="108" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="280" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="390"><net_src comp="108" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="315" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="397"><net_src comp="14" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="92" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="420"><net_src comp="134" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="421"><net_src comp="0" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="422"><net_src comp="2" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="423"><net_src comp="4" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="424"><net_src comp="16" pin="0"/><net_sink comp="406" pin=4"/></net>

<net id="425"><net_src comp="18" pin="0"/><net_sink comp="406" pin=5"/></net>

<net id="426"><net_src comp="20" pin="0"/><net_sink comp="406" pin=6"/></net>

<net id="427"><net_src comp="22" pin="0"/><net_sink comp="406" pin=7"/></net>

<net id="428"><net_src comp="24" pin="0"/><net_sink comp="406" pin=8"/></net>

<net id="429"><net_src comp="26" pin="0"/><net_sink comp="406" pin=9"/></net>

<net id="430"><net_src comp="28" pin="0"/><net_sink comp="406" pin=10"/></net>

<net id="431"><net_src comp="30" pin="0"/><net_sink comp="406" pin=11"/></net>

<net id="453"><net_src comp="136" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="454"><net_src comp="6" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="455"><net_src comp="8" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="456"><net_src comp="16" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="457"><net_src comp="18" pin="0"/><net_sink comp="432" pin=4"/></net>

<net id="458"><net_src comp="20" pin="0"/><net_sink comp="432" pin=5"/></net>

<net id="459"><net_src comp="22" pin="0"/><net_sink comp="432" pin=6"/></net>

<net id="460"><net_src comp="24" pin="0"/><net_sink comp="432" pin=7"/></net>

<net id="461"><net_src comp="26" pin="0"/><net_sink comp="432" pin=8"/></net>

<net id="462"><net_src comp="28" pin="0"/><net_sink comp="432" pin=9"/></net>

<net id="463"><net_src comp="30" pin="0"/><net_sink comp="432" pin=10"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="432" pin=11"/></net>

<net id="465"><net_src comp="34" pin="0"/><net_sink comp="432" pin=12"/></net>

<net id="466"><net_src comp="36" pin="0"/><net_sink comp="432" pin=13"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="432" pin=14"/></net>

<net id="468"><net_src comp="40" pin="0"/><net_sink comp="432" pin=15"/></net>

<net id="469"><net_src comp="42" pin="0"/><net_sink comp="432" pin=16"/></net>

<net id="470"><net_src comp="44" pin="0"/><net_sink comp="432" pin=17"/></net>

<net id="471"><net_src comp="46" pin="0"/><net_sink comp="432" pin=18"/></net>

<net id="488"><net_src comp="140" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="489"><net_src comp="10" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="490"><net_src comp="14" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="472" pin=4"/></net>

<net id="492"><net_src comp="32" pin="0"/><net_sink comp="472" pin=5"/></net>

<net id="493"><net_src comp="34" pin="0"/><net_sink comp="472" pin=6"/></net>

<net id="494"><net_src comp="36" pin="0"/><net_sink comp="472" pin=7"/></net>

<net id="495"><net_src comp="38" pin="0"/><net_sink comp="472" pin=8"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="472" pin=9"/></net>

<net id="497"><net_src comp="42" pin="0"/><net_sink comp="472" pin=10"/></net>

<net id="498"><net_src comp="44" pin="0"/><net_sink comp="472" pin=11"/></net>

<net id="499"><net_src comp="46" pin="0"/><net_sink comp="472" pin=12"/></net>

<net id="500"><net_src comp="50" pin="0"/><net_sink comp="472" pin=13"/></net>

<net id="505"><net_src comp="72" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="518"><net_src comp="511" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="76" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="511" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="78" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="511" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="540"><net_src comp="529" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="545"><net_src comp="526" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="84" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="526" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="88" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="90" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="561"><net_src comp="110" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="112" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="582"><net_src comp="575" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="114" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="575" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="116" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="120" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="605"><net_src comp="122" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="590" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="124" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="88" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="612"><net_src comp="575" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="616"><net_src comp="609" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="618"><net_src comp="609" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="620"><net_src comp="609" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="625"><net_src comp="126" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="128" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="634" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="130" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="634" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="658"><net_src comp="643" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="162" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="667"><net_src comp="142" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="674"><net_src comp="146" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="684"><net_src comp="520" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="689"><net_src comp="541" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="697"><net_src comp="150" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="704"><net_src comp="154" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="714"><net_src comp="584" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="719"><net_src comp="593" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="727"><net_src comp="158" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="737"><net_src comp="659" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="472" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_ftmap | {6 10 11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15 | {2 6 7 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14 | {2 6 7 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {2 6 7 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {2 6 7 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {2 6 7 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 | {2 6 7 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 | {2 6 7 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 | {2 6 7 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 | {4 8 9 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 | {4 8 9 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f | {4 8 9 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 | {4 8 9 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 | {4 8 9 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 | {4 8 9 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 | {4 8 9 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 | {4 8 9 }
	Port: input_fm_buffer | {10 11 }
	Port: output_fm_buffer_0 | {10 11 }
 - Input state : 
	Port: srcnn : input_ftmap | {6 7 }
	Port: srcnn : conv1_weights | {6 7 }
	Port: srcnn : conv1_biases | {6 7 }
	Port: srcnn : conv2_weights | {8 9 }
	Port: srcnn : conv2_biases | {8 9 }
	Port: srcnn : conv3_weights | {10 11 }
	Port: srcnn : conv3_biases | {10 }
	Port: srcnn : output_ftmap | {10 11 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15 | {6 7 8 9 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14 | {6 7 8 9 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {6 7 8 9 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {6 7 8 9 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {6 7 8 9 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 | {6 7 8 9 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 | {6 7 8 9 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 | {6 7 8 9 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 | {8 9 10 11 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 | {8 9 10 11 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f | {8 9 10 11 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 | {8 9 10 11 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 | {8 9 10 11 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 | {8 9 10 11 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 | {8 9 10 11 }
	Port: srcnn : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 | {8 9 10 11 }
	Port: srcnn : input_fm_buffer | {10 11 }
	Port: srcnn : output_fm_buffer_0 | {10 11 }
  - Chain level:
	State 1
		store_ln23 : 1
		store_ln23 : 1
	State 2
		exitcond63 : 1
		empty_62 : 1
		br_ln0 : 2
		zext : 1
		next_mul : 1
		p_cast1 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23 : 2
		switch_ln0 : 2
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 1
		store_ln0 : 1
	State 3
	State 4
		exitcond52 : 1
		empty_64 : 1
		br_ln0 : 2
		next_mul4 : 1
		p_cast4 : 1
		p_cast : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 : 2
		switch_ln0 : 2
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 1
	State 5
	State 6
		exitcond1 : 1
		empty_66 : 1
		br_ln0 : 2
		p_cast5 : 1
		output_ftmap_addr : 2
		store_ln0 : 3
		store_ln0 : 2
	State 7
	State 8
	State 9
	State 10
		call_ln34 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |        grp_conv1_fu_406       |   886   |    5    | 32.4132 |   4964  |   6192  |    0    |
|   call   |        grp_conv2_fu_432       |   1236  |    15   |   21.5  |   2912  |   3473  |    0    |
|          |        grp_conv3_fu_472       |    0    |    14   |  15.247 |   2009  |   2842  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_739          |    0    |    2    |    0    |   227   |   214   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |           grp_fu_743          |    0    |    3    |    0    |   128   |   135   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |        empty_62_fu_520        |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        next_mul_fu_541        |    0    |    0    |    0    |    0    |    52   |    0    |
|    add   |        empty_64_fu_584        |    0    |    0    |    0    |    0    |    28   |    0    |
|          |        next_mul4_fu_593       |    0    |    0    |    0    |    0    |    50   |    0    |
|          |        empty_66_fu_643        |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       exitcond63_fu_514       |    0    |    0    |    0    |    0    |    29   |    0    |
|   icmp   |       exitcond52_fu_578       |    0    |    0    |    0    |    0    |    28   |    0    |
|          |        exitcond1_fu_637       |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   read   | conv3_biases_read_read_fu_162 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          zext_fu_529          |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |         p_cast_fu_609         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         p_cast5_fu_649        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|         p_cast1_fu_547        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         p_cast4_fu_599        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_747          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |   2122  |    39   | 69.1602 |  10240  |  13118  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------------------------------------------+--------+--------+--------+--------+
|                                                       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------------------------------------------+--------+--------+--------+--------+
|                    input_fm_buffer                    |   450  |    0   |    0   |    0   |
|                   output_fm_buffer_0                  |   16   |    0   |    0   |    0   |
|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f |   464  |    0   |    0   |    0   |
| srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|   464  |    0   |    0   |    0   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10|   926  |    0   |    0   |    0   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|   926  |    0   |    0   |    0   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|   926  |    0   |    0   |    0   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|   926  |    0   |    0   |    0   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14|   926  |    0   |    0   |    0   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15|   926  |    0   |    0   |    0   |
| srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|   464  |    0   |    0   |    0   |
| srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|   464  |    0   |    0   |    0   |
| srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|   464  |    0   |    0   |    0   |
| srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|   464  |    0   |    0   |    0   |
| srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|   464  |    0   |    0   |    0   |
| srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|   464  |    0   |    0   |    0   |
| srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8|   926  |    0   |    0   |    0   |
| srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9|   926  |    0   |    0   |    0   |
+-------------------------------------------------------+--------+--------+--------+--------+
|                         Total                         |  11586 |    0   |    0   |    0   |
+-------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| empty_62_reg_681|   22   |
| empty_63_reg_701|   21   |
| empty_64_reg_711|   21   |
| empty_65_reg_724|   16   |
| empty_67_reg_734|   32   |
|  empty_reg_671  |   22   |
|next_mul4_reg_716|   43   |
| next_mul_reg_686|   45   |
| phi_mul3_reg_694|   43   |
| phi_mul_reg_664 |   45   |
+-----------------+--------+
|      Total      |   310  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_conv3_fu_472 |  p2  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |  2122  |   39   |   69   |  10240 |  13118 |    0   |
|   Memory  |  11586 |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   310  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  13708 |   39   |   69   |  10550 |  13127 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
