###############################################################################
# Created by write_sdc
# Thu Sep 21 21:16:21 2023
###############################################################################
current_design mac
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 20.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[0]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[100]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[101]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[102]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[103]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[104]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[105]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[106]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[107]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[108]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[109]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[10]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[110]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[111]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[112]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[113]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[114]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[115]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[116]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[117]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[118]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[119]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[11]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[120]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[121]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[122]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[123]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[124]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[125]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[126]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[127]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[128]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[129]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[12]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[130]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[131]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[132]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[133]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[134]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[135]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[136]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[137]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[138]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[139]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[13]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[140]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[141]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[142]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[143]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[144]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[145]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[146]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[147]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[148]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[149]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[14]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[150]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[151]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[152]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[153]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[154]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[155]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[156]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[157]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[158]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[159]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[15]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[160]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[161]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[162]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[163]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[164]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[165]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[166]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[167]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[168]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[169]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[16]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[170]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[171]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[172]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[173]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[174]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[175]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[176]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[177]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[178]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[179]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[17]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[180]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[181]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[182]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[183]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[184]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[185]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[186]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[187]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[188]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[189]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[18]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[190]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[191]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[192]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[193]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[194]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[195]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[196]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[197]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[198]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[199]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[19]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[1]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[200]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[201]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[202]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[203]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[204]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[205]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[206]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[207]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[208]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[209]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[20]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[210]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[211]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[212]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[213]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[214]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[215]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[216]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[217]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[218]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[219]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[21]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[220]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[221]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[222]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[223]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[224]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[225]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[226]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[227]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[228]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[229]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[22]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[230]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[231]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[232]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[233]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[234]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[235]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[236]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[237]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[238]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[239]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[23]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[240]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[241]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[242]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[243]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[244]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[245]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[246]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[247]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[248]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[249]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[24]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[250]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[251]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[252]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[253]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[254]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[255]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[25]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[26]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[27]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[28]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[29]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[2]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[30]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[31]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[32]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[33]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[34]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[35]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[36]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[37]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[38]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[39]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[3]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[40]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[41]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[42]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[43]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[44]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[45]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[46]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[47]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[48]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[49]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[4]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[50]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[51]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[52]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[53]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[54]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[55]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[56]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[57]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[58]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[59]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[5]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[60]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[61]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[62]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[63]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[64]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[65]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[66]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[67]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[68]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[69]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[6]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[70]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[71]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[72]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[73]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[74]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[75]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[76]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[77]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[78]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[79]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[7]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[80]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[81]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[82]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[83]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[84]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[85]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[86]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[87]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[88]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[89]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[8]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[90]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[91]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[92]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[93]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[94]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[95]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[96]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[97]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[98]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[99]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[9]}]
set_input_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[0]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[10]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[11]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[12]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[13]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[14]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[15]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[16]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[17]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[18]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[19]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[1]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[20]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[21]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[22]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[23]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[24]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[25]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[26]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[27]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[2]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[3]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[4]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[5]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[6]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[7]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[8]}]
set_output_delay 4.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {data_out[27]}]
set_load -pin_load 0.0334 [get_ports {data_out[26]}]
set_load -pin_load 0.0334 [get_ports {data_out[25]}]
set_load -pin_load 0.0334 [get_ports {data_out[24]}]
set_load -pin_load 0.0334 [get_ports {data_out[23]}]
set_load -pin_load 0.0334 [get_ports {data_out[22]}]
set_load -pin_load 0.0334 [get_ports {data_out[21]}]
set_load -pin_load 0.0334 [get_ports {data_out[20]}]
set_load -pin_load 0.0334 [get_ports {data_out[19]}]
set_load -pin_load 0.0334 [get_ports {data_out[18]}]
set_load -pin_load 0.0334 [get_ports {data_out[17]}]
set_load -pin_load 0.0334 [get_ports {data_out[16]}]
set_load -pin_load 0.0334 [get_ports {data_out[15]}]
set_load -pin_load 0.0334 [get_ports {data_out[14]}]
set_load -pin_load 0.0334 [get_ports {data_out[13]}]
set_load -pin_load 0.0334 [get_ports {data_out[12]}]
set_load -pin_load 0.0334 [get_ports {data_out[11]}]
set_load -pin_load 0.0334 [get_ports {data_out[10]}]
set_load -pin_load 0.0334 [get_ports {data_out[9]}]
set_load -pin_load 0.0334 [get_ports {data_out[8]}]
set_load -pin_load 0.0334 [get_ports {data_out[7]}]
set_load -pin_load 0.0334 [get_ports {data_out[6]}]
set_load -pin_load 0.0334 [get_ports {data_out[5]}]
set_load -pin_load 0.0334 [get_ports {data_out[4]}]
set_load -pin_load 0.0334 [get_ports {data_out[3]}]
set_load -pin_load 0.0334 [get_ports {data_out[2]}]
set_load -pin_load 0.0334 [get_ports {data_out[1]}]
set_load -pin_load 0.0334 [get_ports {data_out[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[255]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[254]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[253]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[252]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[251]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[250]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[249]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[248]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[247]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[246]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[245]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[244]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[243]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[242]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[241]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[240]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[239]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[238]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[237]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[236]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[235]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[234]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[233]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[232]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[231]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[230]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[229]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[228]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[227]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[226]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[225]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[224]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[223]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[222]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[221]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[220]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[219]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[218]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[217]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[216]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[215]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[214]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[213]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[212]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[211]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[210]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[209]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[208]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[207]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[206]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[205]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[204]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[203]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[202]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[201]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[200]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[199]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[198]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[197]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[196]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[195]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[194]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[193]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[192]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[191]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[190]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[189]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[188]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[187]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[186]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[185]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[184]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[183]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[182]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[181]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[180]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[179]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[178]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[177]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[176]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[175]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[174]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[173]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[172]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[171]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[170]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[169]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[168]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[167]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[166]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[165]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[164]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[163]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[162]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[161]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[160]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[159]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[158]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[157]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[156]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[155]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[154]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[153]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[152]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[151]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[150]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[149]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[148]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[147]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[146]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[145]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[144]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[143]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[142]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[141]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[140]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[139]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[138]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[137]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[136]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[135]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[134]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[133]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[132]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[131]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[130]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[129]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[128]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_fanout 10.0000 [current_design]
