                    ISSUE     EXE            MEM            WB        COMMIT    
Ld F1 0(R1)         [1]       [2, 2]         [3, 7]         [8]       [9]
Mult.d F2 F1 F0     [2]       [9, 23]        []             [24]      [25]
Add.d F3 F3 F2      [3]       [25, 27]       []             [28]      [29]
Mult.d F2 F1 F1     [4]       [9, 23]        []             [25]      [30]
Ld F1 0(R1)         [5]       [6, 6]         [7, 11]        [12]      [31]
Addi R1 R1 4        [6]       [7, 7]         []             [9]       [32]
Add.d F4 F2 F4      [7]       [26, 28]       []             [29]      [33]
Addi R1 R1 8        [8]       [9, 9]         []             [10]      [34]
Ld F1 0(R1)         [9]       [11, 11]       [12, 16]       [17]      [35]
Mult.d F2 F1 F0     [10]      [18, 32]       []             [33]      [36]
Add.d F3 F3 F2      [11]      [34, 36]       []             [37]      [38]
Mult.d F2 F1 F1     [12]      [18, 32]       []             [34]      [39]
Ld F1 0(R1)         [13]      [14, 14]       [15, 19]       [20]      [40]
Mult.d F2 F1 F0     [18]      [21, 35]       []             [36]      [41]
Add.d F3 F3 F2      [25]      [38, 40]       []             [41]      [42]
Mult.d F2 F1 F1     [26]      [27, 41]       []             [42]      [43]
Add.d F4 F2 F4      [27]      [43, 45]       []             [46]      [47]
