#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Oct 18 18:15:49 2025
# Process ID         : 2339583
# Current directory  : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1
# Command line       : vivado
# Log file           : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/vivado.log
# Journal file       : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/vivado.jou
# Running On         : ieng6-309.ucsd.edu
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.1
# Processor Detail   : Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz
# CPU Frequency      : 2194.843 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 67426 MB
# Swap memory        : 1023 MB
# Total Virtual      : 68450 MB
# Available Virtual  : 64555 MB
#-----------------------------------------------------------
start_gui
create_project mul_lab1 /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1 -part xc7z020clg400-1
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul.comp/hls/impl/ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:mul:1.0 mul_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/mul_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins mul_0/s_axi_control]
make_wrapper -files [get_files /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/lab1/mul_lab1/mul_lab1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
