{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566878514928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566878514929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 23:01:54 2019 " "Processing started: Mon Aug 26 23:01:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566878514929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566878514929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566878514929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566878515134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566878515134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/sensa_boton.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566878529507 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/sensa_boton.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566878529507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566878529507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Practica2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica2.bdf" "" { Schematic "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/Practica2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566878529508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566878529508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algoritmo_carta_asm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file algoritmo_carta_asm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carta_asm_2-Behavioral " "Found design unit 1: carta_asm_2-Behavioral" {  } { { "algoritmo_carta_asm.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/algoritmo_carta_asm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566878529509 ""} { "Info" "ISGN_ENTITY_NAME" "1 carta_asm_2 " "Found entity 1: carta_asm_2" {  } { { "algoritmo_carta_asm.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/algoritmo_carta_asm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566878529509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566878529509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566878529510 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566878529510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566878529510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica2 " "Elaborating entity \"Practica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566878529564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carta_asm_2 carta_asm_2:inst " "Elaborating entity \"carta_asm_2\" for hierarchy \"carta_asm_2:inst\"" {  } { { "Practica2.bdf" "inst" { Schematic "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/Practica2.bdf" { { -24 328 544 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566878529566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst2 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst2\"" {  } { { "Practica2.bdf" "inst2" { Schematic "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/Practica2.bdf" { { -160 96 256 -80 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566878529568 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sensa_boton.vhd(18) " "VHDL Process Statement warning at sensa_boton.vhd(18): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/sensa_boton.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566878529569 "|Practica2|sensa_boton:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst1 " "Elaborating entity \"divider\" for hierarchy \"divider:inst1\"" {  } { { "Practica2.bdf" "inst1" { Schematic "/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica2/Practica2.bdf" { { -24 120 264 56 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566878529570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566878530160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566878530685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566878530685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566878530769 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566878530769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566878530769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566878530769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "964 " "Peak virtual memory: 964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566878530778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 23:02:10 2019 " "Processing ended: Mon Aug 26 23:02:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566878530778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566878530778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566878530778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566878530778 ""}
