0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.sim/sim_1/synth/func/xsim/dbu_tb_func_synth.v,1590635522,verilog,,D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sim_1/new/dbu_tb.v,,ALU;control_unit;cpu_multicycle;cpu_top;dbu;dist_mem_512x32;dist_mem_512x32__dist_mem_gen_v8_0_13;dist_mem_512x32__dist_mem_gen_v8_0_13_synth;dist_mem_512x32__dpram;edge_taker;edge_taker_0;edge_taker_1;glbl;register_file,,,,,,,,
D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sim_1/new/dbu_tb.v,1590633462,verilog,,,,dbu_tb,,,,,,,,
D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sim_1/new/tb.v,1590605449,verilog,,,,tb,,,,,,,,
D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sources_1/imports/new/nixietube.v,1590595410,verilog,,D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sim_1/new/dbu_tb.v,,nixietube,,,,,,,,
D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sources_1/new/alu_control.v,1590605160,verilog,,D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sources_1/imports/new/control_unit.v,,alu_control,,,,,,,,
