// Generated by CIRCT 42e53322a
module bsg_mux_width_p8_els_p8(	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:2:3
  input  [63:0] data_i,	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:2:41
  input  [2:0]  sel_i,	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:2:59
  output [7:0]  data_o	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:2:76
);

  wire _GEN;	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:154:12
  wire _GEN_0;	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:153:12
  wire _GEN_1;	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:151:12
  wire _GEN_2;	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:150:12
  wire _GEN_3;	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:148:12
  wire _GEN_4;	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:147:12
  wire _GEN_5;	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:145:12
  wire N7;	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:144:12
  wire N2 = ~(sel_i[0]) & ~(sel_i[1]);	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:132:12, :133:12, :134:12, :135:12, :136:12
  wire N3 = ~(sel_i[0]) & sel_i[1];	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:132:12, :133:12, :135:12, :138:12
  wire N4 = sel_i[0] & ~(sel_i[1]);	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:132:12, :133:12, :134:12, :140:12
  wire N5 = sel_i[0] & sel_i[1];	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:132:12, :133:12, :141:12
  assign N7 = N2 & ~(sel_i[2]);	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:136:12, :142:12, :143:12, :144:12
  assign _GEN_5 = N2 & sel_i[2];	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:136:12, :142:12, :145:12
  assign _GEN_4 = N4 & ~(sel_i[2]);	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:140:12, :142:12, :143:12, :147:12
  assign _GEN_3 = N4 & sel_i[2];	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:140:12, :142:12, :148:12
  assign _GEN_2 = N3 & ~(sel_i[2]);	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:138:12, :142:12, :143:12, :150:12
  assign _GEN_1 = N3 & sel_i[2];	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:138:12, :142:12, :151:12
  assign _GEN_0 = N5 & ~(sel_i[2]);	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:141:12, :142:12, :143:12, :153:12
  assign _GEN = N5 & sel_i[2];	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:141:12, :142:12, :154:12
  assign data_o =
    {N7
       ? data_i[7]
       : _GEN_4
           ? data_i[15]
           : _GEN_2
               ? data_i[23]
               : _GEN_0
                   ? data_i[31]
                   : _GEN_5
                       ? data_i[39]
                       : _GEN_3 ? data_i[47] : _GEN_1 ? data_i[55] : _GEN & data_i[63],
     N7
       ? data_i[6]
       : _GEN_4
           ? data_i[14]
           : _GEN_2
               ? data_i[22]
               : _GEN_0
                   ? data_i[30]
                   : _GEN_5
                       ? data_i[38]
                       : _GEN_3 ? data_i[46] : _GEN_1 ? data_i[54] : _GEN & data_i[62],
     N7
       ? data_i[5]
       : _GEN_4
           ? data_i[13]
           : _GEN_2
               ? data_i[21]
               : _GEN_0
                   ? data_i[29]
                   : _GEN_5
                       ? data_i[37]
                       : _GEN_3 ? data_i[45] : _GEN_1 ? data_i[53] : _GEN & data_i[61],
     N7
       ? data_i[4]
       : _GEN_4
           ? data_i[12]
           : _GEN_2
               ? data_i[20]
               : _GEN_0
                   ? data_i[28]
                   : _GEN_5
                       ? data_i[36]
                       : _GEN_3 ? data_i[44] : _GEN_1 ? data_i[52] : _GEN & data_i[60],
     N7
       ? data_i[3]
       : _GEN_4
           ? data_i[11]
           : _GEN_2
               ? data_i[19]
               : _GEN_0
                   ? data_i[27]
                   : _GEN_5
                       ? data_i[35]
                       : _GEN_3 ? data_i[43] : _GEN_1 ? data_i[51] : _GEN & data_i[59],
     N7
       ? data_i[2]
       : _GEN_4
           ? data_i[10]
           : _GEN_2
               ? data_i[18]
               : _GEN_0
                   ? data_i[26]
                   : _GEN_5
                       ? data_i[34]
                       : _GEN_3 ? data_i[42] : _GEN_1 ? data_i[50] : _GEN & data_i[58],
     N7
       ? data_i[1]
       : _GEN_4
           ? data_i[9]
           : _GEN_2
               ? data_i[17]
               : _GEN_0
                   ? data_i[25]
                   : _GEN_5
                       ? data_i[33]
                       : _GEN_3 ? data_i[41] : _GEN_1 ? data_i[49] : _GEN & data_i[57],
     N7
       ? data_i[0]
       : _GEN_4
           ? data_i[8]
           : _GEN_2
               ? data_i[16]
               : _GEN_0
                   ? data_i[24]
                   : _GEN_5
                       ? data_i[32]
                       : _GEN_3 ? data_i[40] : _GEN_1 ? data_i[48] : _GEN & data_i[56]};	// /tmp/tmp.uFnT5rkg7J/11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :71:11, :72:11, :73:11, :74:11, :75:11, :76:11, :77:11, :78:11, :79:11, :80:11, :81:11, :82:11, :83:11, :84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11, :95:11, :96:11, :97:11, :98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :104:12, :105:12, :106:12, :107:12, :108:12, :109:12, :110:12, :111:12, :112:12, :113:12, :114:12, :115:12, :116:12, :117:12, :118:12, :119:12, :120:12, :121:12, :122:12, :123:12, :124:12, :125:12, :126:12, :127:12, :128:12, :129:12, :130:12, :131:12, :144:12, :145:12, :147:12, :148:12, :150:12, :151:12, :153:12, :154:12, :155:12, :156:5
endmodule

