5 16 fd01 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (inline2.vcd) 2 -o (inline2.cdd) 2 -v (inline2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 inline2.v 8 37 1 
2 1 15 15 15 110015 5 1 100c 0 0 1 1 clock
2 2 15 15 15 90015 8 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 15 15 15 18001c 2 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 4 32 32 32 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
1 clock 1 10 107000a 1 0 0 0 1 17 0 1 0 1 1 0
1 a 2 11 30f000a 1 1 0 1 1 0 4 19 0 f 0 0 0 c c 0
1 wen 3 12 7000a 1 0 0 0 1 17 0 1 0 1 0 0
1 c 4 13 7000a 1 0 1 0 2 17 0 3 0 0 0 0
4 2 1 3 0 2
4 3 6 2 0 2
4 4 1 0 0 4
3 1 main.u$0 "main.u$0" 0 inline2.v 15 17 1 
2 5 16 16 16 160016 1 0 1004 0 0 32 48 0 0
2 6 16 16 16 140017 1 23 1010 0 5 2 18 0 3 0 0 0 0 a
2 7 16 16 16 100010 1 1 1008 0 0 2 1 c
2 8 16 16 16 a0010 2 1a 1028 6 7 2 18 0 3 2 1 0 0
2 9 16 16 16 a000c 2 1 100c 0 0 1 1 wen
2 10 16 16 16 a0017 2 19 1028 8 9 2 18 0 3 2 1 0 0
2 11 16 16 16 40004 0 0 1400 0 0 32 48 0 0
2 12 16 16 16 20005 0 23 1410 0 11 2 18 0 3 0 0 0 0 a
2 13 16 16 16 20017 2 38 3a 10 12
4 13 11 0 0 13
3 1 main.u$1 "main.u$1" 0 inline2.v 19 30 1 
3 1 main.u$2 "main.u$2" 0 inline2.v 32 35 1 
2 14 33 33 33 9000c 1 0 21004 0 0 1 16 0 0
2 15 33 33 33 10005 0 1 1410 0 0 1 1 clock
2 16 33 33 33 1000c 1 37 16 14 15
2 17 34 34 34 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 18 34 34 34 b000b 1 0 1008 0 0 32 48 2 0
2 19 34 34 34 9000c 9 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 34 34 34 17001b 4 1 101c 0 0 1 1 clock
2 21 34 34 34 16001b 4 1b 102c 20 0 1 18 0 1 1 1 0 0
2 22 34 34 34 e0012 0 1 1410 0 0 1 1 clock
2 23 34 34 34 e001b 4 37 3e 21 22
4 16 11 17 17 16
4 17 0 0 19 16
4 19 0 23 0 16
4 23 6 19 19 16
