
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1609853                       # Simulator instruction rate (inst/s)
host_mem_usage                              201535572                       # Number of bytes of host memory used
host_op_rate                                  1815245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5337.45                       # Real time elapsed on the host
host_tick_rate                              200631378                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8592514468                       # Number of instructions simulated
sim_ops                                    9688783542                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   63                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   41                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                   76                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1262168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2524226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                149976893                       # Number of branches fetched
system.switch_cpus0.committedInsts          869717298                       # Number of instructions committed
system.switch_cpus0.committedOps            990381908                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles        2568011241                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    244572306                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    236353903                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts    118208811                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           18562389                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    822358993                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           822358993                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1403543664                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    709269036                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          194715859                       # Number of load instructions
system.switch_cpus0.num_mem_refs            341586050                       # number of memory refs
system.switch_cpus0.num_store_insts         146870191                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses    152570399                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts           152570399                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads    190237565                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes    111904417                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        543547881     54.88%     54.88% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        18543689      1.87%     56.76% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       17085504      1.73%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       11300540      1.14%     59.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        4651114      0.47%     60.09% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      15409685      1.56%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc     18544902      1.87%     63.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        2595258      0.26%     63.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc      16090084      1.62%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         1027264      0.10%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       194715859     19.66%     85.17% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      146870191     14.83%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         990381971                       # Class of executed instruction
system.switch_cpus1.Branches                135120173                       # Number of branches fetched
system.switch_cpus1.committedInsts          904506790                       # Number of instructions committed
system.switch_cpus1.committedOps           1007661443                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2568011240                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles        2568011240                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    260206641                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    254752108                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts    115340700                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           10955757                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    862127810                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           862127810                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1366989080                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    796740945                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          213720222                       # Number of load instructions
system.switch_cpus1.num_mem_refs            299989635                       # number of memory refs
system.switch_cpus1.num_store_insts          86269413                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses     90291974                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts            90291974                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads    118057154                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes     71486132                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        612658061     60.80%     60.80% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        35458760      3.52%     64.32% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           681761      0.07%     64.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       11334687      1.12%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        7499954      0.74%     66.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3085823      0.31%     66.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      10227114      1.01%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc     12306086      1.22%     68.80% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1721493      0.17%     68.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc      12016329      1.19%     70.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     70.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu          681781      0.07%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       213720222     21.21%     91.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       86269413      8.56%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1007661484                       # Class of executed instruction
system.switch_cpus2.Branches                174977599                       # Number of branches fetched
system.switch_cpus2.committedInsts          886851027                       # Number of instructions committed
system.switch_cpus2.committedOps           1006900504                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles        2568011241                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    271155012                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    261283841                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts    140598958                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           19827953                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    813927159                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           813927159                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1375154253                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    716897759                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          199098970                       # Number of load instructions
system.switch_cpus2.num_mem_refs            334256058                       # number of memory refs
system.switch_cpus2.num_store_insts         135157088                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses    157194621                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts           157194621                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads    211152659                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes    125700686                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        564780684     56.09%     56.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         3716985      0.37%     56.46% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     56.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       20523457      2.04%     58.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       13573222      1.35%     59.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        5586956      0.55%     60.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      18508757      1.84%     62.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc     22275200      2.21%     64.45% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        3117567      0.31%     64.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc      19327837      1.92%     66.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         1233857      0.12%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       199098970     19.77%     86.58% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      135157088     13.42%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1006900580                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests          213                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           22                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7337902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          447                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14675804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            469                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1244208                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       581826                       # Transaction distribution
system.membus.trans_dist::CleanEvict           680233                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17959                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17959                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1244208                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1895721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1890672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3786393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3786393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    118192512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    117838592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    236031104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               236031104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1262167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1262167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1262167                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4186410926                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4172362676                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11995904110                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.data     24860928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     31321472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data     24705920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          80888320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     37304192                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       37304192                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       194226                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       244699                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       193015                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             631940                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       291439                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            291439                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.data     23215838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     29248876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data     23071087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             75535801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      34835710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            34835710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      34835710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     23215838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     29248876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data     23071087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           110371511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    582878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples    388283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    489248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples    385862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000625063788                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        32583                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        32583                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2456765                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            550639                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     631940                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    291439                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1263880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  582878                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   487                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            80597                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            74377                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            75954                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            82012                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            84561                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            85943                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            81296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            78746                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            73873                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            65724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           71040                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           75478                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           79751                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           81093                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           84837                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           88111                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            35882                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            29770                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            30626                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            35378                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            37910                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            42320                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            40874                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            39640                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            34536                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            27852                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           31698                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           35422                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           39982                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           37862                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           40166                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           42931                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 27457195790                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                6316965000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            51145814540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21732.90                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40482.90                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  698363                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 264884                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                55.28                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.44                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1263880                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              582878                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 621015                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 622221                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  10642                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9427                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     48                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     40                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 30188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 30287                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 32634                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 32659                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 32659                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 32658                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 32670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 32661                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 32644                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 32640                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 32645                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 32649                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 32659                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 32708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 32662                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 32584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 32583                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 32583                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    88                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       882995                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   133.816712                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   126.667663                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    67.375633                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        62342      7.06%      7.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       791117     89.59%     96.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        11949      1.35%     98.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         5351      0.61%     98.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4679      0.53%     99.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3802      0.43%     99.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         3730      0.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       882995                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        32583                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     38.774054                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    36.795988                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.411161                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            30      0.09%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          205      0.63%      0.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          754      2.31%      3.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         1761      5.40%      8.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         2807      8.61%     17.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3751     11.51%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4271     13.11%     41.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         4299     13.19%     54.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3778     11.60%     66.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3286     10.09%     76.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2466      7.57%     84.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1833      5.63%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1257      3.86%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          804      2.47%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          526      1.61%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          327      1.00%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          187      0.57%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          104      0.32%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           61      0.19%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           39      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           15      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            8      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        32583                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        32583                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.888132                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.878344                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.579647                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2309      7.09%      7.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              79      0.24%      7.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           29630     90.94%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              83      0.25%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             479      1.47%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        32583                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              80857152                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  31168                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               37302336                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               80888320                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            37304192                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       75.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       34.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    75.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    34.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.86                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070857147584                       # Total gap between requests
system.mem_ctrls0.avgGap                   1159715.73                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     24850112                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     31311872                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data     24695168                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     37302336                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 23205737.482824455947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 29239911.744776103646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 23061046.392959799618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 34833976.471096470952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data       388452                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       489398                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data       386030                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       582878                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  16321488650                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  18578847596                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  16245478294                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24738484499554                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     42016.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     37962.66                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     42083.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  42441959.55                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3087785820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1641197085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4426135980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1516143780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    296030919300                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    161919836160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      553154686605                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       516.551493                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 417969524367                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 617132843357                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3216798480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1709768940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4594490040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1526328000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    306098384700                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    153443038080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      555121476720                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       518.388137                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 395848303989                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 639254063735                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.data     24706560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     31311872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data     24650624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          80669056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     37169536                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       37169536                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       193020                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       244624                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       192583                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             630227                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       290387                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            290387                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.data     23071685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     29239912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data     23019450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             75331046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      34709964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            34709964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      34709964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     23071685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     29239912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data     23019450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           110041010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    580774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples    385876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    489122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples    385030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000600575880                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        32484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        32484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2450728                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            548675                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     630227                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    290387                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1260454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  580774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            80544                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            74545                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            75544                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            80930                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            84563                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            86513                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            80791                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            78614                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            73951                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            65584                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           70592                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           74950                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           79377                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           80670                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           84600                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           88260                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            35806                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            29834                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            30320                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            34548                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            38338                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            42308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            40674                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            39208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            35320                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            27780                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           31882                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           34696                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           39384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           37716                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           40208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           42725                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 27296763618                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                6300140000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            50922288618                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21663.62                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40413.62                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  696685                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 263931                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                55.29                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.44                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1260454                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              580774                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 619601                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 620841                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  10358                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9109                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     63                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     56                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 30001                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 30090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 32516                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 32556                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 32556                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 32538                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 32548                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 32545                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 32540                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 32547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 32535                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 32537                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 32572                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 32597                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 32542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 32484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 32484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 32484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    86                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       880159                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   133.850361                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   126.672383                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    67.582292                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        62219      7.07%      7.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       788431     89.58%     96.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        11962      1.36%     98.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         5284      0.60%     98.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4644      0.53%     99.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3810      0.43%     99.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         3794      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       880159                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        32484                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     38.788080                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    36.798062                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.503778                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            26      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          194      0.60%      0.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          712      2.19%      2.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1751      5.39%      8.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2871      8.84%     17.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3798     11.69%     28.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         4326     13.32%     42.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         4221     12.99%     55.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         3724     11.46%     66.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3218      9.91%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2483      7.64%     84.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1736      5.34%     89.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1254      3.86%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          824      2.54%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          551      1.70%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          325      1.00%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          219      0.67%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           98      0.30%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           75      0.23%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           24      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           16      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           16      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           14      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            6      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        32484                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        32484                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.877940                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.868078                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.580842                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2399      7.39%      7.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              79      0.24%      7.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           29514     90.86%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              78      0.24%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             410      1.26%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        32484                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              80641792                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  27264                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               37167808                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               80669056                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            37169536                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       75.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       34.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    75.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    34.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.86                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070857314384                       # Total gap between requests
system.mem_ctrls1.avgGap                   1163199.03                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     24696064                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     31303808                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data     24641920                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     37167808                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 23061883.103103585541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 29232381.353482034057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 23011321.904414821416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 34708350.419508077204                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data       386040                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       489248                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data       385166                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       580774                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  16221211322                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  18540073148                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  16161004148                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24730481208756                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     42019.51                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     37895.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     41958.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  42581935.85                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3078296760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1636153530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4412405760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1512291420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    295787943690                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    162125826240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      553085585880                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       516.486964                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 418503205180                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 616599162544                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3206038500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1704049875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4584194160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1519207920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    305473843110                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    153968518560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      554988520605                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       518.263979                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 397215347294                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 637887020430                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1982756274                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    886851104                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2869607378                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1982756274                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    886851104                       # number of overall hits
system.cpu2.icache.overall_hits::total     2869607378                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          869                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           869                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          869                       # number of overall misses
system.cpu2.icache.overall_misses::total          869                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu2.inst   1982757143                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    886851104                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2869608247                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1982757143                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    886851104                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2869608247                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu2.icache.writebacks::total              245                       # number of writebacks
system.cpu2.icache.replacements                   245                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1982756274                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    886851104                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2869607378                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          869                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          869                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1982757143                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    886851104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2869608247                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.882102                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2869608247                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              869                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         3302195.911392                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   623.882102                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999811                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999811                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses     111914722502                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses    111914722502                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    668262567                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    311332788                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       979595355                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    668262567                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    311332788                       # number of overall hits
system.cpu2.dcache.overall_hits::total      979595355                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4653212                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1947190                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6600402                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4653212                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1947190                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6600402                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  53566267092                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  53566267092                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  53566267092                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  53566267092                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    672915779                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    313279978                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    986195757                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    672915779                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    313279978                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    986195757                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.006915                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.006215                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006693                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.006915                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.006215                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006693                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 27509.522487                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8115.606760                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 27509.522487                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8115.606760                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2994344                       # number of writebacks
system.cpu2.dcache.writebacks::total          2994344                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1947190                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1947190                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1947190                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1947190                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  51942310632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  51942310632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  51942310632                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  51942310632                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.006215                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001974                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.006215                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001974                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26675.522487                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26675.522487                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26675.522487                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26675.522487                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6600278                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    380660924                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    187281669                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      567942593                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3901019                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1946381                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5847400                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  53523358209                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  53523358209                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    384561943                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    189228050                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    573789993                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.010144                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.010286                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010191                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 27498.911163                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9153.360162                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1946381                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1946381                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  51900076455                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51900076455                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010286                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003392                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26664.911163                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26664.911163                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    287601643                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    124051119                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     411652762                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       752193                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data          809                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       753002                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     42908883                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     42908883                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    288353836                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    124051928                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    412405764                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.002609                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001826                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 53039.410383                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total    56.983757                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data          809                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          809                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     42234177                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     42234177                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 52205.410383                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 52205.410383                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     22466546                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     11105126                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     33571672                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           98                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data           34                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data       375717                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       375717                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     22466644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     11105160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     33571804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 11050.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  2846.340909                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data           34                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data       347361                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       347361                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10216.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10216.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     22466644                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     11105160                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     33571804                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     22466644                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     11105160                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     33571804                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1053339365                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6600534                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           159.583962                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   148.818754                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   107.180558                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.581323                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.418674                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      33713460214                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     33713460214                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1949091886                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    869717362                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2818809248                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1949091886                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    869717362                       # number of overall hits
system.cpu0.icache.overall_hits::total     2818809248                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          886                       # number of overall misses
system.cpu0.icache.overall_misses::total          886                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu0.inst   1949092772                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    869717362                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2818810134                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1949092772                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    869717362                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2818810134                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          262                       # number of writebacks
system.cpu0.icache.writebacks::total              262                       # number of writebacks
system.cpu0.icache.replacements                   262                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1949091886                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    869717362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2818809248                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1949092772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    869717362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2818810134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.952106                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2818810134                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              886                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3181501.279910                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   623.952106                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999923                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     109933596112                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    109933596112                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    729843505                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    322505516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1052349021                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    729843505                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    322505516                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1052349021                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6833277                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2739511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9572788                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6833277                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      2739511                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9572788                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  62367060849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  62367060849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  62367060849                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  62367060849                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    736676782                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    325245027                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1061921809                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    736676782                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    325245027                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1061921809                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009276                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.008423                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009015                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009276                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.008423                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009015                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 22765.763981                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  6515.036252                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 22765.763981                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  6515.036252                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4021383                       # number of writebacks
system.cpu0.dcache.writebacks::total          4021383                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2739511                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2739511                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2739511                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2739511                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  60082308675                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60082308675                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  60082308675                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60082308675                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008423                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002580                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008423                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002580                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 21931.763981                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21931.763981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 21931.763981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21931.763981                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9574648                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    415604239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    184882395                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      600486634                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6165495                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2738195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8903690                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  62318856900                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  62318856900                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    421769734                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    187620590                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    609390324                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.014618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.014594                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014611                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 22759.101123                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  6999.216830                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2738195                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2738195                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  60035202270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  60035202270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.014594                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004493                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 21925.101123                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21925.101123                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    314239266                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    137623121                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     451862387                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       667782                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         1316                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       669098                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     48203949                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     48203949                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    314907048                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    137624437                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    452531485                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002121                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001479                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 36629.140578                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total    72.043182                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         1316                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1316                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     47106405                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     47106405                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 35795.140578                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35795.140578                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     19717861                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data      9245653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     28963514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2015                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          101                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2116                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      2300589                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2300589                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     19719876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data      9245754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     28965630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000102                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000073                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 22778.108911                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  1087.234877                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      2216355                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2216355                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 21944.108911                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21944.108911                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     19719876                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data      9245754                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     28965630                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     19719876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data      9245754                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     28965630                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1119853069                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9574904                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           116.957107                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   144.252775                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   111.746544                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.563487                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.436510                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      35844873112                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     35844873112                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204364                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    904506832                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2904711196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204364                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    904506832                       # number of overall hits
system.cpu1.icache.overall_hits::total     2904711196                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           874                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          874                       # number of overall misses
system.cpu1.icache.overall_misses::total          874                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    904506832                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2904712070                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    904506832                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2904712070                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu1.icache.writebacks::total              250                       # number of writebacks
system.cpu1.icache.replacements                   250                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    904506832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2904711196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    904506832                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2904712070                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.933965                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2904712070                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              874                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3323469.187643                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   623.933965                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     113283771604                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    113283771604                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    633374898                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    286547969                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       919922867                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    633374898                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    286547969                       # number of overall hits
system.cpu1.dcache.overall_hits::total      919922867                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6166974                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2651035                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8818009                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6166974                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2651035                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8818009                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  67903308807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  67903308807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  67903308807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  67903308807                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    639541872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    289199004                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    928740876                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    639541872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    289199004                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    928740876                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.009167                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009495                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.009167                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009495                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 25613.886202                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7700.526140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 25613.886202                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7700.526140                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2511955                       # number of writebacks
system.cpu1.dcache.writebacks::total          2511955                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2651035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2651035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2651035                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2651035                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  65692345617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  65692345617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  65692345617                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  65692345617                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009167                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002854                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009167                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002854                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 24779.886202                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24779.886202                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 24779.886202                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24779.886202                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8817857                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    453489019                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    206422901                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      659911920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5828617                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2603574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8432191                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  65948440329                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  65948440329                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    209026475                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    668344111                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.012690                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012456                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012617                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 25329.965781                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7821.032556                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2603574                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2603574                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  63777059613                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63777059613                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012456                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003896                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 24495.965781                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24495.965781                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    179885879                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     80125068                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     260010947                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       338357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        47461                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       385818                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1954868478                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1954868478                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     80172529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    260396765                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001877                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000592                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 41188.944144                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  5066.815125                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        47461                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        47461                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1915286004                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1915286004                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000182                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 40354.944144                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40354.944144                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     13495618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data      6136261                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     19631879                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           31                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       339855                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       339855                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data      6136292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     19631983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 10963.064516                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  3267.836538                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           31                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       314001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       314001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10129.064516                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10129.064516                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     13495691                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data      6136292                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     19631983                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data      6136292                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     19631983                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          968004842                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8818113                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           109.774602                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   136.734719                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   119.264593                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.534120                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.465877                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      30984973057                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     30984973057                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      2352366                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      2161743                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      1561626                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6075735                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      2352366                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      2161743                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      1561626                       # number of overall hits
system.l2.overall_hits::total                 6075735                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.data       387246                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       489323                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       385598                       # number of demand (read+write) misses
system.l2.demand_misses::total                1262167                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.data       387246                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       489323                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       385598                       # number of overall misses
system.l2.overall_misses::total               1262167                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.data  35985309402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  43436229540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  35824515036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     115246053978                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  35985309402                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  43436229540                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  35824515036                       # number of overall miss cycles
system.l2.overall_miss_latency::total    115246053978                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.data      2739612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      2651066                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      1947224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7337902                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      2739612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      2651066                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      1947224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7337902                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.141351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.184576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.198024                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172007                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.141351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.184576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.198024                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172007                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.data 92926.226228                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 88768.011191                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 92906.381869                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91308.086789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 92926.226228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 88768.011191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 92906.381869                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91308.086789                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              581826                       # number of writebacks
system.l2.writebacks::total                    581826                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.data       387246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       489323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       385598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1262167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       387246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       489323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       385598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1262167                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  32670930731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  39249759228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  32524629462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104445319421                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  32670930731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  39249759228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  32524629462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104445319421                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.141351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.184576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.198024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172007                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.141351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.184576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.198024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172007                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 84367.380763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 80212.373479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 84348.542944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82750.792424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 84367.380763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 80212.373479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 84348.542944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82750.792424                       # average overall mshr miss latency
system.l2.replacements                        1262291                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2408241                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2408241                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2408241                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2408241                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          237                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           237                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data          865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        30411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data          351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31627                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data          451                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        17050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data          458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17959                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     37882365                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   1588783344                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data     38145492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1664811201                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        47461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data          809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             49586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.342705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.359242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.566131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.362179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 83996.374723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 93183.773842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 83287.100437                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92700.662676                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data          451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        17050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data          458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     34032922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1442745352                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data     34232287                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1511010561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.342705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.359242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.566131                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.362179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 75461.024390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84618.495718                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 74742.984716                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84136.675817                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2351501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      2131332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      1561275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6044108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       386795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       472273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       385140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1244208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  35947427037                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  41847446196                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  35786369544                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 113581242777                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2738296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      2603605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1946415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7288316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.141254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.181392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.197871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.170713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 92936.638367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 88608.593326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 92917.820907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91287.986235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       386795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       472273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       385140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1244208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  32636897809                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  37807013876                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  32490397175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102934308860                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.141254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.181392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.197871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.170713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 84377.765506                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 80053.303653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 84359.965662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82730.788469                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    33538813                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1295059                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.897517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.914800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1264.968577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1118.448338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      854.432126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  9620.264706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 11166.134826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  8727.836627                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.038604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.026075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.293587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.340763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.266352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1005                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10706                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 236071747                       # Number of tag accesses
system.l2.tags.data_accesses                236071747                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7288316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2990067                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5610126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            49586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           49586                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7288316                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8218836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7953198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5841672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22013706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    478942336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    423790592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    344773376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1247506304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1262291                       # Total snoops (count)
system.tol2bus.snoopTraffic                  74473728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8600193                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000082                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009326                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8599511     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    660      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     22      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8600193                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10136756256                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5712337292                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        5527906496                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        4060327704                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
