Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:12:52 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.636        0.000                      0                 1642        0.042        0.000                      0                 1642        3.225        0.000                       0                   725  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.636        0.000                      0                 1642        0.042        0.000                      0                 1642        3.225        0.000                       0                   725  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.701ns (21.583%)  route 2.547ns (78.417%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X30Y62         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.361     0.492    fsm7/cond_computed4_out
    SLICE_X31Y62         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.612 f  fsm7/out[3]_i_3/O
                         net (fo=18, routed)          0.253     0.865    fsm2/out_reg[31]_1
    SLICE_X29Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.013 f  fsm2/quotient_msk[31]_i_3/O
                         net (fo=40, routed)          0.278     1.291    div_pipe0/out_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     1.353 r  div_pipe0/quotient_msk[31]_i_1/O
                         net (fo=164, routed)         0.753     2.106    A_i_j_1/start
    SLICE_X33Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.283 r  A_i_j_1/done_i_1/O
                         net (fo=3, routed)           0.499     2.782    div_pipe0/done_reg_0
    SLICE_X29Y51         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.880 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.403     3.283    div_pipe0/out[31]_i_1_n_0
    SLICE_X31Y49         FDRE                                         r  div_pipe0/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X31Y49         FDRE                                         r  div_pipe0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y49         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.701ns (21.622%)  route 2.541ns (78.378%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X30Y62         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.361     0.492    fsm7/cond_computed4_out
    SLICE_X31Y62         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.612 f  fsm7/out[3]_i_3/O
                         net (fo=18, routed)          0.253     0.865    fsm2/out_reg[31]_1
    SLICE_X29Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.013 f  fsm2/quotient_msk[31]_i_3/O
                         net (fo=40, routed)          0.278     1.291    div_pipe0/out_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     1.353 r  div_pipe0/quotient_msk[31]_i_1/O
                         net (fo=164, routed)         0.753     2.106    A_i_j_1/start
    SLICE_X33Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.283 r  A_i_j_1/done_i_1/O
                         net (fo=3, routed)           0.499     2.782    div_pipe0/done_reg_0
    SLICE_X29Y51         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.880 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.397     3.277    div_pipe0/out[31]_i_1_n_0
    SLICE_X31Y52         FDRE                                         r  div_pipe0/out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X31Y52         FDRE                                         r  div_pipe0/out_reg[13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y52         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.701ns (21.622%)  route 2.541ns (78.378%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X30Y62         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.361     0.492    fsm7/cond_computed4_out
    SLICE_X31Y62         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.612 f  fsm7/out[3]_i_3/O
                         net (fo=18, routed)          0.253     0.865    fsm2/out_reg[31]_1
    SLICE_X29Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.013 f  fsm2/quotient_msk[31]_i_3/O
                         net (fo=40, routed)          0.278     1.291    div_pipe0/out_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     1.353 r  div_pipe0/quotient_msk[31]_i_1/O
                         net (fo=164, routed)         0.753     2.106    A_i_j_1/start
    SLICE_X33Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.283 r  A_i_j_1/done_i_1/O
                         net (fo=3, routed)           0.499     2.782    div_pipe0/done_reg_0
    SLICE_X29Y51         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.880 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.397     3.277    div_pipe0/out[31]_i_1_n_0
    SLICE_X31Y52         FDRE                                         r  div_pipe0/out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X31Y52         FDRE                                         r  div_pipe0/out_reg[14]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y52         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[14]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.701ns (21.622%)  route 2.541ns (78.378%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X30Y62         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.361     0.492    fsm7/cond_computed4_out
    SLICE_X31Y62         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.612 f  fsm7/out[3]_i_3/O
                         net (fo=18, routed)          0.253     0.865    fsm2/out_reg[31]_1
    SLICE_X29Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.013 f  fsm2/quotient_msk[31]_i_3/O
                         net (fo=40, routed)          0.278     1.291    div_pipe0/out_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     1.353 r  div_pipe0/quotient_msk[31]_i_1/O
                         net (fo=164, routed)         0.753     2.106    A_i_j_1/start
    SLICE_X33Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.283 r  A_i_j_1/done_i_1/O
                         net (fo=3, routed)           0.499     2.782    div_pipe0/done_reg_0
    SLICE_X29Y51         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.880 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.397     3.277    div_pipe0/out[31]_i_1_n_0
    SLICE_X31Y52         FDRE                                         r  div_pipe0/out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X31Y52         FDRE                                         r  div_pipe0/out_reg[15]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y52         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.701ns (21.622%)  route 2.541ns (78.378%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X30Y62         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.361     0.492    fsm7/cond_computed4_out
    SLICE_X31Y62         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.612 f  fsm7/out[3]_i_3/O
                         net (fo=18, routed)          0.253     0.865    fsm2/out_reg[31]_1
    SLICE_X29Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.013 f  fsm2/quotient_msk[31]_i_3/O
                         net (fo=40, routed)          0.278     1.291    div_pipe0/out_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     1.353 r  div_pipe0/quotient_msk[31]_i_1/O
                         net (fo=164, routed)         0.753     2.106    A_i_j_1/start
    SLICE_X33Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.283 r  A_i_j_1/done_i_1/O
                         net (fo=3, routed)           0.499     2.782    div_pipe0/done_reg_0
    SLICE_X29Y51         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.880 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.397     3.277    div_pipe0/out[31]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  div_pipe0/out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X31Y50         FDRE                                         r  div_pipe0/out_reg[18]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y50         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.701ns (21.622%)  route 2.541ns (78.378%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X30Y62         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.361     0.492    fsm7/cond_computed4_out
    SLICE_X31Y62         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.612 f  fsm7/out[3]_i_3/O
                         net (fo=18, routed)          0.253     0.865    fsm2/out_reg[31]_1
    SLICE_X29Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.013 f  fsm2/quotient_msk[31]_i_3/O
                         net (fo=40, routed)          0.278     1.291    div_pipe0/out_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     1.353 r  div_pipe0/quotient_msk[31]_i_1/O
                         net (fo=164, routed)         0.753     2.106    A_i_j_1/start
    SLICE_X33Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.283 r  A_i_j_1/done_i_1/O
                         net (fo=3, routed)           0.499     2.782    div_pipe0/done_reg_0
    SLICE_X29Y51         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.880 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.397     3.277    div_pipe0/out[31]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  div_pipe0/out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X31Y50         FDRE                                         r  div_pipe0/out_reg[19]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y50         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.701ns (21.622%)  route 2.541ns (78.378%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X30Y62         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.361     0.492    fsm7/cond_computed4_out
    SLICE_X31Y62         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.612 f  fsm7/out[3]_i_3/O
                         net (fo=18, routed)          0.253     0.865    fsm2/out_reg[31]_1
    SLICE_X29Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.013 f  fsm2/quotient_msk[31]_i_3/O
                         net (fo=40, routed)          0.278     1.291    div_pipe0/out_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     1.353 r  div_pipe0/quotient_msk[31]_i_1/O
                         net (fo=164, routed)         0.753     2.106    A_i_j_1/start
    SLICE_X33Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.283 r  A_i_j_1/done_i_1/O
                         net (fo=3, routed)           0.499     2.782    div_pipe0/done_reg_0
    SLICE_X29Y51         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.880 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.397     3.277    div_pipe0/out[31]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  div_pipe0/out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X31Y50         FDRE                                         r  div_pipe0/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y50         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.701ns (21.622%)  route 2.541ns (78.378%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X30Y62         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.361     0.492    fsm7/cond_computed4_out
    SLICE_X31Y62         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.612 f  fsm7/out[3]_i_3/O
                         net (fo=18, routed)          0.253     0.865    fsm2/out_reg[31]_1
    SLICE_X29Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.013 f  fsm2/quotient_msk[31]_i_3/O
                         net (fo=40, routed)          0.278     1.291    div_pipe0/out_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     1.353 r  div_pipe0/quotient_msk[31]_i_1/O
                         net (fo=164, routed)         0.753     2.106    A_i_j_1/start
    SLICE_X33Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.283 r  A_i_j_1/done_i_1/O
                         net (fo=3, routed)           0.499     2.782    div_pipe0/done_reg_0
    SLICE_X29Y51         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.880 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.397     3.277    div_pipe0/out[31]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  div_pipe0/out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X31Y50         FDRE                                         r  div_pipe0/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y50         FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.701ns (21.622%)  route 2.541ns (78.378%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X30Y62         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.361     0.492    fsm7/cond_computed4_out
    SLICE_X31Y62         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.612 f  fsm7/out[3]_i_3/O
                         net (fo=18, routed)          0.253     0.865    fsm2/out_reg[31]_1
    SLICE_X29Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.013 f  fsm2/quotient_msk[31]_i_3/O
                         net (fo=40, routed)          0.278     1.291    div_pipe0/out_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     1.353 r  div_pipe0/quotient_msk[31]_i_1/O
                         net (fo=164, routed)         0.753     2.106    A_i_j_1/start
    SLICE_X33Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.283 r  A_i_j_1/done_i_1/O
                         net (fo=3, routed)           0.499     2.782    div_pipe0/done_reg_0
    SLICE_X29Y51         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.880 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.397     3.277    div_pipe0/out[31]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  div_pipe0/out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X31Y50         FDRE                                         r  div_pipe0/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y50         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.701ns (21.622%)  route 2.541ns (78.378%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X30Y62         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_computed4/out_reg[0]/Q
                         net (fo=5, routed)           0.361     0.492    fsm7/cond_computed4_out
    SLICE_X31Y62         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     0.612 f  fsm7/out[3]_i_3/O
                         net (fo=18, routed)          0.253     0.865    fsm2/out_reg[31]_1
    SLICE_X29Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     1.013 f  fsm2/quotient_msk[31]_i_3/O
                         net (fo=40, routed)          0.278     1.291    div_pipe0/out_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     1.353 r  div_pipe0/quotient_msk[31]_i_1/O
                         net (fo=164, routed)         0.753     2.106    A_i_j_1/start
    SLICE_X33Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.283 r  A_i_j_1/done_i_1/O
                         net (fo=3, routed)           0.499     2.782    div_pipe0/done_reg_0
    SLICE_X29Y51         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.880 r  div_pipe0/out[31]_i_1/O
                         net (fo=32, routed)          0.397     3.277    div_pipe0/out[31]_i_1_n_0
    SLICE_X31Y52         FDRE                                         r  div_pipe0/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X31Y52         FDRE                                         r  div_pipe0/out_reg[8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y52         FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  3.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X30Y53         FDRE                                         r  div_pipe0/quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[7]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[7]
    SLICE_X30Y53         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[7]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[7]_i_1_n_0
    SLICE_X30Y53         FDRE                                         r  div_pipe0/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X30Y53         FDRE                                         r  div_pipe0/quotient_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y53         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X29Y42         FDRE                                         r  mult_pipe0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[31]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read0_0/Q[31]
    SLICE_X30Y42         FDRE                                         r  bin_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X30Y42         FDRE                                         r  bin_read0_0/out_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y42         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X30Y53         FDRE                                         r  div_pipe0/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[10]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[10]
    SLICE_X30Y53         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[10]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[10]_i_1_n_0
    SLICE_X30Y53         FDRE                                         r  div_pipe0/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X30Y53         FDRE                                         r  div_pipe0/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y53         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X32Y51         FDRE                                         r  div_pipe0/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[16]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[16]
    SLICE_X32Y51         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[16]_i_1_n_0
    SLICE_X32Y51         FDRE                                         r  div_pipe0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X32Y51         FDRE                                         r  div_pipe0/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y51         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X30Y51         FDRE                                         r  div_pipe0/quotient_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[17]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[17]
    SLICE_X30Y51         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[17]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[17]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  div_pipe0/quotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X30Y51         FDRE                                         r  div_pipe0/quotient_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y51         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X32Y51         FDRE                                         r  div_pipe0/quotient_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[22]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[22]
    SLICE_X32Y51         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[22]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[22]_i_1_n_0
    SLICE_X32Y51         FDRE                                         r  div_pipe0/quotient_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X32Y51         FDRE                                         r  div_pipe0/quotient_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y51         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X30Y50         FDRE                                         r  div_pipe0/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[25]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[25]
    SLICE_X30Y50         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[25]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[25]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  div_pipe0/quotient_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X30Y50         FDRE                                         r  div_pipe0/quotient_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y50         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X30Y51         FDRE                                         r  div_pipe0/quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[3]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[3]
    SLICE_X30Y51         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[3]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[3]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  div_pipe0/quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X30Y51         FDRE                                         r  div_pipe0/quotient_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y51         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    mult_pipe1/clk
    SLICE_X32Y46         FDRE                                         r  mult_pipe1/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe1/out_reg[7]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read2_0/Q[7]
    SLICE_X31Y46         FDRE                                         r  bin_read2_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.019     0.019    bin_read2_0/clk
    SLICE_X31Y46         FDRE                                         r  bin_read2_0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y46         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X32Y45         FDRE                                         r  mult_pipe1/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.058     0.111    mult_pipe1/p_1_in[7]
    SLICE_X32Y46         FDRE                                         r  mult_pipe1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    mult_pipe1/clk
    SLICE_X32Y46         FDRE                                         r  mult_pipe1/out_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y46         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y15  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y17  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y19  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X30Y56   A_i_j_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y50   mult_pipe1/out_reg[26]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y50   mult_pipe1/out_reg[27]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y50   mult_pipe1/out_reg[28]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y50   mult_pipe1/out_reg[29]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y47   mult_pipe1/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y56   A_i_j_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y56   A_i_j_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[26]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[27]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[28]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[29]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y47   mult_pipe1/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[30]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[31]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y47   mult_pipe1/out_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y56   A_i_j_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y56   A_i_j_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[26]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[26]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[27]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[27]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[28]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[28]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[29]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y50   mult_pipe1/out_reg[29]/C



