+ source ./sh_scripts/set_proj_env.sh
++ source /tools/Xilinx/Vitis/2021.1/settings64.sh
+++ source /tools/Xilinx/DocNav/.settings64-DocNav.sh
++++ '[' -n /tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin ']'
++++ export PATH=/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin
++++ PATH=/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin
+++ source /tools/Xilinx/Vivado/2021.1/.settings64-Vivado.sh
++++ export XILINX_VIVADO=/tools/Xilinx/Vivado/2021.1
++++ XILINX_VIVADO=/tools/Xilinx/Vivado/2021.1
++++ '[' -n /tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin ']'
++++ export PATH=/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin
++++ PATH=/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin
+++ source /tools/Xilinx/Vitis/2021.1/.settings64-Vitis.sh
++++ export XILINX_VITIS=/tools/Xilinx/Vitis/2021.1
++++ XILINX_VITIS=/tools/Xilinx/Vitis/2021.1
++++ '[' -n /tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin ']'
++++ export PATH=/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin
++++ PATH=/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin
+++ source /tools/Xilinx/Model_Composer/2021.1/.settings64-Model_Composer.sh
++++ '[' -n /tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin ']'
++++ export PATH=/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin
++++ PATH=/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin
+++ source /tools/Xilinx/Vitis_HLS/2021.1/.settings64-Vitis_HLS.sh
++++ export XILINX_HLS=/tools/Xilinx/Vitis_HLS/2021.1
++++ XILINX_HLS=/tools/Xilinx/Vitis_HLS/2021.1
++++ '[' -n /tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin ']'
++++ export PATH=/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin
++++ PATH=/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/DocNav:/home/conda/anaconda3/condabin:/home/danieleb/silexica/path:/usr/bin:/usr/local/bin:/sbin:/usr/local/cuda/bin:/home/conda/anaconda3/bin:/bin:/usr/bin

++ export WRK_DIR=/media/danieleb/DATA/tmp
++ WRK_DIR=/media/danieleb/DATA/tmp
++ export VITIS_AI_PATH=/media/danieleb/DATA/Vitis-AI-1.4.1
++ VITIS_AI_PATH=/media/danieleb/DATA/Vitis-AI-1.4.1
++ export MPSOCDPU_PRE_POST_PL_ACC=/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files
++ MPSOCDPU_PRE_POST_PL_ACC=/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files
++ export TRD_HOME=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/
++ TRD_HOME=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/
++ export VITIS_SYSROOTS=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux
++ VITIS_SYSROOTS=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux
++ export VITIS_PLATFORM=xilinx_zcu102_base_202110_1
++ VITIS_PLATFORM=xilinx_zcu102_base_202110_1
++ export VITIS_PLATFORM_DIR=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1
++ VITIS_PLATFORM_DIR=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1
++ export VITIS_PLATFORM_PATH=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm
++ VITIS_PLATFORM_PATH=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm
++ export SDX_PLATFORM=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm
++ SDX_PLATFORM=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm
++ error=0
++ '[' -d /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/ ']'
++ echo 'TRD_HOME=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/ exists'
TRD_HOME=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/ exists
++ '[' -d /media/danieleb/DATA/Vitis-AI-1.4.1 ']'
++ echo 'VITIS_AI_PATH=/media/danieleb/DATA/Vitis-AI-1.4.1 exists'
VITIS_AI_PATH=/media/danieleb/DATA/Vitis-AI-1.4.1 exists
++ '[' -d /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files ']'
++ echo 'MPSOCDPU_PRE_POST_PL_ACC=/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files exists'
MPSOCDPU_PRE_POST_PL_ACC=/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files exists
++ '[' -d /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux ']'
++ echo 'VITIS_SYSROOTS=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux exists'
VITIS_SYSROOTS=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux exists
++ '[' -f /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm ']'
++ echo 'VITIS_PLATFORM_PATH=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm exists'
VITIS_PLATFORM_PATH=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm exists
++ '[' 0 ']'
++ echo '0 variables not set correctly'
0 variables not set correctly
++ rm -rf 0
+ bash -x ./sh_scripts/run_hls_projects.sh
+ bash /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/sh_scripts/clean_files.sh

CLEANING HLS PREPROC files
unlink: cannot unlink './preproc/hls/src/ap_bmp.cpp': No such file or directory
unlink: cannot unlink './preproc/hls/src/ap_bmp.h': No such file or directory
unlink: cannot unlink './preproc/hls/src/dpupreproc_main.cpp': No such file or directory
unlink: cannot unlink './preproc/hls/src/dpupreproc_ref.cpp': No such file or directory
unlink: cannot unlink './preproc/hls/src/dpupreproc_tb.cpp': No such file or directory
unlink: cannot unlink './preproc/hls/src/dpupreproc_tb.h': No such file or directory
rm: cannot remove './preproc/hls/src/*~': No such file or directory
rm: cannot remove './preproc/hls/*~': No such file or directory
rm: cannot remove './preproc/hls/*.log': No such file or directory
CLEANING VITIS PREPROC files
unlink: cannot unlink './preproc/vitis/host/ap_bmp.cpp': No such file or directory
unlink: cannot unlink './preproc/vitis/host/ap_bmp.h': No such file or directory
unlink: cannot unlink './preproc/vitis/host/dpupreproc_ref.cpp': No such file or directory
unlink: cannot unlink './preproc/vitis/host/dpupreproc_tb.cpp': No such file or directory
unlink: cannot unlink './preproc/vitis/host/dpupreproc_tb.h': No such file or directory
unlink: cannot unlink './preproc/vitis/kernels/dpupreproc_vhls.cpp': No such file or directory
unlink: cannot unlink './preproc/vitis/kernels/dpupreproc_defines.h': No such file or directory
rm: cannot remove './preproc/vitis/*~': No such file or directory
rm: cannot remove './preproc/vitis/host/*~': No such file or directory
rm: cannot remove './preproc/vitis/kernels/*~': No such file or directory
CLEANING HLS POSTPROC files
unlink: cannot unlink './postproc/hls/src/dpupostproc_main.cpp': No such file or directory
unlink: cannot unlink './postproc/hls/src/dpupostproc_ref.cpp': No such file or directory
unlink: cannot unlink './postproc/hls/src/dpupostproc_tb.cpp': No such file or directory
unlink: cannot unlink './postproc/hls/src/dpupostproc_tb.h': No such file or directory
unlink: cannot unlink './postproc/hls/src/luts.h': No such file or directory
rm: cannot remove './postproc/hls/src/*~': No such file or directory
rm: cannot remove './postproc/hls/*~': No such file or directory
rm: cannot remove './postproc/hls/*.log': No such file or directory
CLEANING VITIS POSTPROC files
unlink: cannot unlink './postproc/vitis/host/dpupostproc_ref.cpp': No such file or directory
unlink: cannot unlink './postproc/vitis/host/dpupostproc_tb.cpp': No such file or directory
unlink: cannot unlink './postproc/vitis/host/dpupostproc_tb.h': No such file or directory
unlink: cannot unlink './postproc/vitis/host/luts.h': No such file or directory
unlink: cannot unlink './postproc/vitis/kernels/dpupostproc_vhls.cpp': No such file or directory
unlink: cannot unlink './postproc/vitis/kernels/dpupostproc_defines.h': No such file or directory
unlink: cannot unlink './postproc/vitis/kernels/luts.h': No such file or directory
rm: cannot remove './postproc/vitis/*~': No such file or directory
rm: cannot remove './postproc/vitis/host/*~': No such file or directory
rm: cannot remove './postproc/vitis/kernels/*~': No such file or directory
CLEANING MAKEFILE FLOW HOST APPS files
rm -f ./preproc/data_pre/*.bmp    ./preproc/src/*.c*   ./preproc/src/*.h* ./preproc/*.tcl
rm -f ./postproc/data_post/*.bin  ./postproc/src/*.c* ./postproc/src/*.h* ./postproc/*.tcl
touch ./postproc/data_post/dummy.txt ./postproc/src/dummy.txt
touch ./preproc/data_pre/dummy.txt ./preproc/src/dummy.txt
make clean -C preproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/preproc'
rm -f host_preproc_xrt src/ap_bmp.o src/dpupreproc_ref.o src/dpupreproc_tb.o src/host_preproc_xrt.o
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/preproc'
make clean -C postproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/postproc'
rm -f host_postproc_xrt src/dpupostproc_ref.o src/dpupostproc_tb.o src/host_postproc_xrt.o
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/postproc'
make clean -C pre2dpu2post
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/pre2dpu2post'
rm -f host_pre2dpu2post_xrt src/common.o src/hw_pre2dpu2post.o src/main_mt.o
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/pre2dpu2post'
CLEANING MAKEFILE FLOW IP files
rm -f -rf build
rm -f -rf *.xo *.xclbin *.xclbin.info *.xclbin.link_summary *.xo.compile_summary _x
rm -f -rf *.dat *.pb xsim.dir *.xml *.ltx *.csv *.json *.protoinst *.wdb *.wcfg
find -name "*.log" -delete
find -name "*.jou" -delete
make clean -C vhls_dpupreproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc'
rm -f *.log *.xo
rm -rf ./vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/impl/ip/.Xil/*
rm -rf HLS vhls_dpupreproc_prj
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc'
make clean -C vhls_dpupostproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc'
rm -f *.log *.xo
rm -rf ./vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/impl/ip/.Xil/*
rm -rf HLS vhls_dpupostproc_prj
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc'
rm -f ./vhls_dpupreproc/data_pre/*.bmp    ./vhls_dpupreproc/src/*.c*  ./vhls_dpupreproc/src/*.h*  ./vhls_dpupreproc/*.tcl
rm -f ./vhls_dpupostproc/data_post/*bin   ./vhls_dpupostproc/src/*.c* ./vhls_dpupostproc/src/*.h* ./vhls_dpupostproc/*.tcl
touch ./vhls_dpupostproc/data_post/dummy.txt ./vhls_dpupostproc/src/dummy.txt
touch ./vhls_dpupreproc/data_pre/dummy.txt   ./vhls_dpupreproc/src/dummy.txt
+ rm -r '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/vhls*'
rm: cannot remove '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/vhls*': No such file or directory
+ rm -r '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/vhls*'
rm: cannot remove '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/vhls*': No such file or directory
+ bash /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/sh_scripts/prepare_files.sh

PREPARE PRE_PROC FILES FOR HLS PROJECT with soft links
PREPARE PRE_PROC FILES FOR VITIS HOST with soft links
PREPARE PRE_PROC FILES FOR VITIS KERNELS with soft links
PREPARE POST_PROC FILES FOR HLS PROJECT with soft links
PREPARE POST_PROC FILES FOR VITIS HOST with soft links
PREPARE POST_PROC FILES FOR VITIS KERNELS with soft links
make prepare_preproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps'
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/data_pre/inp_000.bmp  		 ./preproc/data_pre/inp_000.bmp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/ap_bmp.cpp                ./preproc/src/ap_bmp.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/ap_bmp.h                  ./preproc/src/ap_bmp.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/dpupreproc_main.cpp       ./preproc/src/dpupreproc_main.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/dpupreproc_ref.cpp        ./preproc/src/dpupreproc_ref.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/dpupreproc_tb.cpp         ./preproc/src/dpupreproc_tb.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/dpupreproc_tb.h           ./preproc/src/dpupreproc_tb.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/vitis/host/host_preproc_xrt.cpp      ./preproc/src/host_preproc_xrt.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/vitis/host/dpupreproc_defines.h      ./preproc/src/dpupreproc_defines.h
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps'
make prepare_postproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps'
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/data_post/post_int8_din.bin     ./postproc/data_post/post_int8_din.bin
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/dpupostproc_main.cpp     ./postproc/src/dpupostproc_main.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/dpupostproc_ref.cpp      ./postproc/src/dpupostproc_ref.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/dpupostproc_tb.cpp       ./postproc/src/dpupostproc_tb.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/dpupostproc_tb.h         ./postproc/src/dpupostproc_tb.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/luts.h                   ./postproc/src/luts.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/lut_exp.h                ./postproc/src/lut_exp.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/vitis/host/host_postproc_xrt.cpp    ./postproc/src/host_postproc_xrt.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/vitis/host/dpupostproc_defines.h    ./postproc/src/dpupostproc_defines.h
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps'
+ cd /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls

+ vitis_hls -f hls_script.tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
Sourcing Tcl script '/home/danieleb/.Xilinx/HLS_init.tcl'
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'danieleb' on host 'Prec5820Tow' (Linux_x86_64 version 4.15.0-162-generic) on Mon Nov 29 16:42:08 CET 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls'
Sourcing Tcl script 'hls_script.tcl'
*** tool: vitis_hls is version: 2021.1 ***
INFO: [HLS 200-1510] Running: open_project vhls_dpupreproc_prj 
INFO: [HLS 200-10] Creating and opening project '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/vhls_dpupreproc_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dpupreproc_m_axi 
INFO: [HLS 200-1510] Running: add_files src/dpupreproc_vhls.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding design file 'src/dpupreproc_vhls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupreproc_ref.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupreproc_ref.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupreproc_tb.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupreproc_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupreproc_main.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupreproc_main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/ap_bmp.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/ap_bmp.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb data_pre 
INFO: [HLS 200-10] Adding test bench file 'data_pre' to the project
INFO: [HLS 200-1510] Running: open_solution solution_hls_dpupreproc_m_axi -flow_target vitis 
INFO: [HLS 200-10] Creating and opening solution '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output ./hls_dpupreproc_m_axi.xo -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/ap_bmp.cpp in debug mode
   Compiling ../../../../src/dpupreproc_main.cpp in debug mode
   Compiling ../../../../src/dpupreproc_tb.cpp in debug mode
   Compiling ../../../../src/dpupreproc_ref.cpp in debug mode
   Compiling ../../../../src/dpupreproc_vhls.cpp in debug mode
   Generating csim.exe
Loaded image file ./data_pre/inp_000.bmp of size height  224 width  224
check on input data: error=0.000000

DPU Pre-Processing on image size of W= 224 H= 224


Running ./csim.exe 

REF design
HLS DUT
DPU PreProc model.... !!!
HLS HW-centric
DPU PreProc VHLS HW-centric version.... !!!
HLS Checking results: REF vs. HLS model
check on output results data: error=0.000000
HLS Checking results: REF vs. HLS HW
check on HLS HW output results data: error=0.000000
HLS Test done
TEST SUCCESSFUL!
DPU Pre-Proc END
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.52 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.83 seconds; current allocated memory: 342.343 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 342.612 MB.
INFO: [HLS 200-10] Analyzing design file 'src/dpupreproc_vhls.cpp' ... 
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:35:81
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:36:81
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupreproc_vhls.cpp:47:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupreproc_vhls.cpp:139:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:35:81
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:36:81
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupreproc_vhls.cpp:47:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.87 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.6 seconds; current allocated memory: 344.693 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::pragma() const' into 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::pragma() const' into 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:226:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:223:37)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:223:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:224:37)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:224:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:225:37)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:225:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:226:37)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_uint<8>, 4ul>::_S_ref(ap_uint<8> const (&) [4], unsigned long)' into 'std::array<ap_uint<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 4ul>::_S_ref(ap_int<8> const (&) [4], unsigned long)' into 'std::array<ap_int<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'colorconv(ap_uint<8>, float, float, float)' (src/dpupreproc_vhls.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:122:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:122:0)
INFO: [HLS 214-241] Aggregating maxi variable 'img_inp' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'img_out' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating scalar variable 'word_to_write' with field bit alignment mode in 32-bits (src/dpupreproc_vhls.cpp:192:23)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'L1'(src/dpupreproc_vhls.cpp:188:3) has been inferred on port 'gmem_in'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/dpupreproc_vhls.cpp:188:3)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'L1'(src/dpupreproc_vhls.cpp:188:3) has been inferred on port 'gmem_out'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/dpupreproc_vhls.cpp:188:3)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a4s_struct.ap_int.3s' into '_llvm.fpga.unpack.none.s_struct.std::arrays.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i32.1' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:191:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.hls::vectors.1' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:241:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.hls::vectors' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:241:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.17 seconds; current allocated memory: 346.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.338 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 365.002 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 396.112 MB.
INFO: [XFORM 203-602] Inlining function 'colorconv' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:223) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 446.221 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 464.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dpupreproc_m_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dpupreproc_m_axi_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.24ns)  of 'uitofp' operation ('R1', src/dpupreproc_vhls.cpp:106->src/dpupreproc_vhls.cpp:223) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

Resolution: For help on HLS 200-1015 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1015.html
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 49, loop 'L1'
WARNING: [HLS 200-871] Estimated clock period (3.239ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'hls_dpupreproc_m_axi_Pipeline_L1' consists of the following:	'uitofp' operation ('R1', src/dpupreproc_vhls.cpp:106->src/dpupreproc_vhls.cpp:223) [65]  (3.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 465.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 466.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dpupreproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 467.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 467.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dpupreproc_m_axi_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_dpupreproc_m_axi_Pipeline_L1' pipeline 'L1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_12_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dpupreproc_m_axi_Pipeline_L1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 471.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dpupreproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/img_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/means_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/means_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/means_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/scales_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/scales_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/scales_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/dpu_fixpos' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dpupreproc_m_axi' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'dpu_scales' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'img_inp', 'img_out', 'means_0', 'means_1', 'means_2', 'scales_0', 'scales_1', 'scales_2', 'dpu_fixpos', 'height', 'width' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_19s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dpupreproc_m_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.13 seconds; current allocated memory: 478.708 MB.
INFO: [RTMG 210-279] Implementing memory 'hls_dpupreproc_m_axi_dpu_scales' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.82 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.25 seconds; current allocated memory: 484.699 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.73 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.03 seconds; current allocated memory: 490.601 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dpupreproc_m_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dpupreproc_m_axi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 308.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.51 seconds. CPU system time: 1.7 seconds. Elapsed time: 15.49 seconds; current allocated memory: 490.586 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output ./hls_dpupreproc_m_axi.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/danieleb/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_fcmp_32ns_32ns_1_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_fcmp_32ns_32ns_1_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_fcmp_32ns_32ns_1_4_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_fsub_32ns_32ns_32_12_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_fsub_32ns_32ns_32_12_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_fsub_32ns_32ns_32_12_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_uitofp_32ns_32_7_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_uitofp_32ns_32_7_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_uitofp_32ns_32_7_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Running package_xo -xo_path /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/hls_dpupreproc_m_axi.xo -kernel_name hls_dpupreproc_m_axi -kernel_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/impl/ip/../kernel/kernel.xml -kernel_files /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/src/dpupreproc_vhls.cpp -ip_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/impl/ip/ip_unzip_dir -design_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/.autopilot/db/hls_dpupreproc_m_axi.design.xml -debug_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/.debug -hls_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 16:42:43 2021...
INFO: [HLS 200-802] Generated output file hls_dpupreproc_m_axi.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.25 seconds. CPU system time: 2.24 seconds. Elapsed time: 18.13 seconds; current allocated memory: 493.756 MB.
INFO: [HLS 200-112] Total CPU user time: 32.65 seconds. Total CPU system time: 5.37 seconds. Total elapsed time: 40.99 seconds; peak allocated memory: 490.601 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 29 16:42:47 2021...

+ cd /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls
+ vitis_hls -f hls_script.tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
Sourcing Tcl script '/home/danieleb/.Xilinx/HLS_init.tcl'
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'danieleb' on host 'Prec5820Tow' (Linux_x86_64 version 4.15.0-162-generic) on Mon Nov 29 16:42:50 CET 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls'
Sourcing Tcl script 'hls_script.tcl'
*** tool: vitis_hls is version: 2021.1 ***
INFO: [HLS 200-1510] Running: open_project vhls_dpupostproc_prj 
INFO: [HLS 200-10] Creating and opening project '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/vhls_dpupostproc_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dpupostproc_m_axi 
INFO: [HLS 200-1510] Running: add_files src/dpupostproc_vhls.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding design file 'src/dpupostproc_vhls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupostproc_ref.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupostproc_ref.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupostproc_tb.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupostproc_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupostproc_main.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupostproc_main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb data_post 
INFO: [HLS 200-10] Adding test bench file 'data_post' to the project
INFO: [HLS 200-1510] Running: open_solution solution_hls_dpupostproc_m_axi -flow_target vitis 
INFO: [HLS 200-10] Creating and opening solution '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output ./hls_dpupostproc_m_axi.xo -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/dpupostproc_main.cpp in debug mode
   Compiling ../../../../src/dpupostproc_tb.cpp in debug mode
   Compiling ../../../../src/dpupostproc_ref.cpp in debug mode
   Compiling ../../../../src/dpupostproc_vhls.cpp in debug mode
   Generating csim.exe

DPU Post-Processing on image size of W= 224 H= 224 and 12 classes


Running ./csim.exe 

Loaded input data file  ./data_post/post_int8_din.bin of size  224  224
REF design with output_fixpos 2
writing REF files
HLS DUT
HLS DUT M_AXI
writing HLS files
HLS Checking results: REF vs. HLS
error in max   value: 0.000000
error in index value: 0.000000
HLS Test done
TEST SUCCESSFULL!
DPU Post-Proc END
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.53 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.98 seconds; current allocated memory: 342.337 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 342.620 MB.
INFO: [HLS 200-10] Analyzing design file 'src/dpupostproc_vhls.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupostproc_vhls.cpp:98:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupostproc_vhls.cpp:372:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/dpupostproc_vhls.cpp:382:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/dpupostproc_vhls.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupostproc_vhls.cpp:98:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.85 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.63 seconds; current allocated memory: 344.587 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::write(hls::vector<char, 16ul> const&)' into 'mm2s(hls::vector<char, 16ul>*, hls::stream<hls::vector<char, 16ul>, 0>&, unsigned short, unsigned short)' (src/dpupostproc_vhls.cpp:208:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::read(hls::vector<char, 16ul>&)' into 'hls::stream<hls::vector<char, 16ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::pragma() const' into 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::pragma() const' into 'hls::vector<char, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::read()' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:252:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::write(hls::vector<ap_int<8>, 12ul> const&)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:302:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:298:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:298:47)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:187)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:174)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:187)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:174)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:106)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:187)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:174)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:106)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:283:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:283:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:106)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:106)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::read(hls::vector<ap_int<8>, 12ul>&)' into 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' (src/dpupostproc_vhls.cpp:162:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::read()' into 'softmax2mm(hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, int, unsigned char*, unsigned char*, unsigned short, unsigned short)' (src/dpupostproc_vhls.cpp:331:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::stream(char const*)' into 'hls_dpupostproc_m_axi' (src/dpupostproc_vhls.cpp:384:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::stream(char const*)' into 'hls_dpupostproc_m_axi' (src/dpupostproc_vhls.cpp:387:32)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<char, 16ul>::_S_ref(char const (&) [16], unsigned long)' into 'std::array<char, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 12ul>::_S_ref(ap_int<8> const (&) [12], unsigned long)' into 'std::array<ap_int<8>, 12ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:237:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:237:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 12ul>::operator[](unsigned long)' into 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' (src/dpupostproc_vhls.cpp:150:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' (src/dpupostproc_vhls.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' into 'softmax2mm(hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, int, unsigned char*, unsigned char*, unsigned short, unsigned short)' (src/dpupostproc_vhls.cpp:314:0)
INFO: [HLS 214-241] Aggregating maxi variable 'inp_data' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'out' with field bit alignment mode in 96-bits (src/dpupostproc_vhls.cpp:247:21)
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 128-bits (src/dpupostproc_vhls.cpp:246:21)
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp' with field bit alignment mode in 96-bits
INFO: [HLS 214-241] Aggregating scalar variable 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)::remaining' with field bit alignment mode in 96-bits (src/dpupostproc_vhls.cpp:249:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'agg.tmp6' on dimension 1 (src/dpupostproc_vhls.cpp:149:44)
INFO: [HLS 214-270] Inferring complete partitioning for array 'result.i' on dimension 1 (src/dpupostproc_vhls.cpp:153:8)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'Linputreadoneline_line203'(src/dpupostproc_vhls.cpp:204:5) has been inferred on port 'gmem_in'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/dpupostproc_vhls.cpp:204:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a16i8' into '_llvm.fpga.unpack.none.s_class.hls::vector.0s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector.0s.i128.1' into 'mm2s(hls::vector<char, 16ul>*, hls::stream<hls::vector<char, 16ul>, 0>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (src/dpupostproc_vhls.cpp:273:186)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_class.hls::vectors' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (src/dpupostproc_vhls.cpp:277:186)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (src/dpupostproc_vhls.cpp:275:186)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.8 seconds; current allocated memory: 347.448 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.452 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 366.056 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 393.896 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Lflat_line325' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13) in function 'softmax2mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Lresizedatapath_line239' (src/dpupostproc_vhls.cpp:240) in function 'shrinkstreambitwidth' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Linputreadoneline_line203' (src/dpupostproc_vhls.cpp:204:14) in function 'mm2s'.
INFO: [HLS 200-489] Unrolling loop 'L1' (src/dpupostproc_vhls.cpp:154) in function 'softmax2mm' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'L2' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13) in function 'softmax2mm' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'LB_line273' (src/dpupostproc_vhls.cpp:273) in function 'shrinkstreambitwidth' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'LC_line273' (src/dpupostproc_vhls.cpp:273) in function 'shrinkstreambitwidth' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LA_line275' (src/dpupostproc_vhls.cpp:275) in function 'shrinkstreambitwidth' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LB_line275' (src/dpupostproc_vhls.cpp:275) in function 'shrinkstreambitwidth' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LC_line275' (src/dpupostproc_vhls.cpp:275) in function 'shrinkstreambitwidth' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LA_line277' (src/dpupostproc_vhls.cpp:277) in function 'shrinkstreambitwidth' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LB_line277' (src/dpupostproc_vhls.cpp:277) in function 'shrinkstreambitwidth' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LC_line277' (src/dpupostproc_vhls.cpp:277) in function 'shrinkstreambitwidth' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'LD_line283' (src/dpupostproc_vhls.cpp:283) in function 'shrinkstreambitwidth' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'inp_data.data._M_elems.V' (src/dpupostproc_vhls.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (src/dpupostproc_vhls.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dpupostproc_m_axi' (src/dpupostproc_vhls.cpp:384:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'mm2s'
	 'shrinkstreambitwidth'
	 'softmax2mm'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 446.240 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'Linputreadframe_line199' (src/dpupostproc_vhls.cpp:200:12) in function 'mm2s' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 522.299 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dpupostproc_m_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 522.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 522.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2s_Pipeline_Linputreadoneline_line203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Linputreadoneline_line203'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Linputreadoneline_line203'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 522.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 522.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 523.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 523.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Lresizedatapath_line239'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Lresizedatapath_line239'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 523.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 524.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shrinkstreambitwidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 524.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 524.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax2mm_Pipeline_Lflat_line325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Lflat_line325'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 269, loop 'Lflat_line325'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'softmax2mm_Pipeline_Lflat_line325' consists of the following:	'fdiv' operation ('div', src/dpupostproc_vhls.cpp:171) [122]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 526.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 529.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=pixels_to_process) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 529.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 529.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dpupostproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_max_c_channel (from entry_proc_U0 to softmax2mm_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_index_c_channel (from entry_proc_U0 to softmax2mm_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO dpu_fixpos_c_channel (from entry_proc_U0 to softmax2mm_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 530.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 530.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 530.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2s_Pipeline_Linputreadoneline_line203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm2s_Pipeline_Linputreadoneline_line203' pipeline 'Linputreadoneline_line203' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2s_Pipeline_Linputreadoneline_line203'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 531.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 532.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239' pipeline 'Lresizedatapath_line239' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 534.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shrinkstreambitwidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'remaining_data' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shrinkstreambitwidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 535.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax2mm_Pipeline_Lflat_line325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax2mm_Pipeline_Lflat_line325' pipeline 'Lflat_line325' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'softmax2mm_Pipeline_Lflat_line325' is 52238 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_12_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax2mm_Pipeline_Lflat_line325'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 551.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax2mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.3 seconds; current allocated memory: 562.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dpupostproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/gmem_out_max' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/gmem_out_index' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/inp_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/out_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/out_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/dpu_fixpos' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dpupostproc_m_axi' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'inp_data', 'out_max', 'out_index', 'dpu_fixpos', 'height', 'width' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dpupostproc_m_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 564.569 MB.
INFO: [RTMG 210-279] Implementing memory 'hls_dpupostproc_m_axi_softmax2mm_Pipeline_Lflat_line325_LUT_EXP' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_max_c_channel_U(hls_dpupostproc_m_axi_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_index_c_channel_U(hls_dpupostproc_m_axi_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dpu_fixpos_c_channel_U(hls_dpupostproc_m_axi_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputtoresize_U(hls_dpupostproc_m_axi_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c9_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c10_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resizetosoftmax_U(hls_dpupostproc_m_axi_fifo_w96_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_shrinkstreambitwidth_U0_U(hls_dpupostproc_m_axi_start_for_shrinkstreambitwidth_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.16 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.83 seconds; current allocated memory: 569.949 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.92 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.17 seconds; current allocated memory: 577.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dpupostproc_m_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dpupostproc_m_axi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 447.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.8 seconds. CPU system time: 1.92 seconds. Elapsed time: 23.92 seconds; current allocated memory: 577.736 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output ./hls_dpupostproc_m_axi.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/danieleb/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupostproc_m_axi_fadd_32ns_32ns_32_12_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupostproc_m_axi_fadd_32ns_32ns_32_12_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupostproc_m_axi_fadd_32ns_32ns_32_12_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupostproc_m_axi_fdiv_32ns_32ns_32_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupostproc_m_axi_fdiv_32ns_32ns_32_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupostproc_m_axi_fdiv_32ns_32ns_32_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupostproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupostproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupostproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Running package_xo -xo_path /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/hls_dpupostproc_m_axi.xo -kernel_name hls_dpupostproc_m_axi -kernel_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/impl/ip/../kernel/kernel.xml -kernel_files /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/src/dpupostproc_vhls.cpp -ip_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/impl/ip/ip_unzip_dir -design_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/.autopilot/db/hls_dpupostproc_m_axi.design.xml -debug_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/.debug -hls_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 16:43:35 2021...
INFO: [HLS 200-802] Generated output file hls_dpupostproc_m_axi.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.7 seconds. CPU system time: 2.46 seconds. Elapsed time: 19.12 seconds; current allocated memory: 581.974 MB.
INFO: [HLS 200-112] Total CPU user time: 40.28 seconds. Total CPU system time: 5.72 seconds. Total elapsed time: 50.48 seconds; peak allocated memory: 577.750 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 29 16:43:39 2021...

+ cd /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files
+ cd makefile_flow
+ bash -x ./run_makefile_flow.sh
+ echo ' '
 
+ echo 'COMPILING HOST APPS'
COMPILING HOST APPS
+ echo ' '
 
+ cd host_apps
+ make all
#make prepare_files
make all -C preproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/preproc'
aarch64-linux-gnu-g++ -std=c++1y -DVITIS_PLATFORM=xilinx_zcu102_base_202110_1 -D__USE_XOPEN2K8 -I/tools/Xilinx/Vivado/2021.1/include/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux -o "src/ap_bmp.o" "src/ap_bmp.cpp"
aarch64-linux-gnu-g++ -std=c++1y -DVITIS_PLATFORM=xilinx_zcu102_base_202110_1 -D__USE_XOPEN2K8 -I/tools/Xilinx/Vivado/2021.1/include/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux -o "src/dpupreproc_ref.o" "src/dpupreproc_ref.cpp"
aarch64-linux-gnu-g++ -std=c++1y -DVITIS_PLATFORM=xilinx_zcu102_base_202110_1 -D__USE_XOPEN2K8 -I/tools/Xilinx/Vivado/2021.1/include/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux -o "src/dpupreproc_tb.o" "src/dpupreproc_tb.cpp"
aarch64-linux-gnu-g++ -std=c++1y -DVITIS_PLATFORM=xilinx_zcu102_base_202110_1 -D__USE_XOPEN2K8 -I/tools/Xilinx/Vivado/2021.1/include/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux -o "src/host_preproc_xrt.o" "src/host_preproc_xrt.cpp"
src/host_preproc_xrt.cpp: In function 'int PRE_main(char*, float*, float*, int)':
src/host_preproc_xrt.cpp:214:8: warning: unused variable 'state' [-Wunused-variable]
  214 |   auto state = xrtRunWait(kernel_pre_rhdl); //wait for the kernel to finish
      |        ^~~~~
aarch64-linux-gnu-g++ -o "host_preproc_xrt" src/ap_bmp.o src/dpupreproc_ref.o src/dpupreproc_tb.o src/host_preproc_xrt.o -lxrt_coreutil -lrt -ldl -lcrypt -lstdc++ -lpthread -L/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/lib/ --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/preproc'
make all -C postproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/postproc'
aarch64-linux-gnu-g++ -std=c++1y -DVITIS_PLATFORM=xilinx_zcu102_base_202110_1 -D__USE_XOPEN2K8 -I/tools/Xilinx/Vivado/2021.1/include/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux -o "src/dpupostproc_ref.o" "src/dpupostproc_ref.cpp"
aarch64-linux-gnu-g++ -std=c++1y -DVITIS_PLATFORM=xilinx_zcu102_base_202110_1 -D__USE_XOPEN2K8 -I/tools/Xilinx/Vivado/2021.1/include/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux -o "src/dpupostproc_tb.o" "src/dpupostproc_tb.cpp"
aarch64-linux-gnu-g++ -std=c++1y -DVITIS_PLATFORM=xilinx_zcu102_base_202110_1 -D__USE_XOPEN2K8 -I/tools/Xilinx/Vivado/2021.1/include/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux -o "src/host_postproc_xrt.o" "src/host_postproc_xrt.cpp"
src/host_postproc_xrt.cpp: In function 'int POST_main(char*, int)':
src/host_postproc_xrt.cpp:151:7: warning: unused variable 'POST_state' [-Wunused-variable]
  151 |  auto POST_state = xrtRunWait(kernel_post_rhdl); //wait for the kernel to finish
      |       ^~~~~~~~~~
aarch64-linux-gnu-g++ -o "host_postproc_xrt" src/dpupostproc_ref.o src/dpupostproc_tb.o src/host_postproc_xrt.o -lxrt_coreutil -lrt -ldl -lcrypt -lstdc++ -lpthread -L/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/lib/ --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/postproc'
make all -C pre2dpu2post
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/pre2dpu2post'
aarch64-linux-gnu-g++ -std=c++17 -DVITIS_PLATFORM=xilinx_zcu102_base_202110_1 -D__USE_XOPEN2K8 -I/tools/Xilinx/Vivado/2021.1/include/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/opencv4/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include -O0 -g -Wall -c -fmessage-length=0 --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux -o "src/common.o" "src/common.cpp"
In file included from src/common.cpp:18:
src/common.h: In function 'std::vector<std::unique_ptr<xir::Tensor> > cloneTensorBuffer(const std::vector<const xir::Tensor*>&)':
src/common.h:59:46: warning: 'virtual const std::vector<int> xir::Tensor::get_dims() const' is deprecated: Tensor::get_dims() will be removed in the future version. Please use the Tensor::get_shape() instead. [-Wdeprecated-declarations]
   59 |         tensor->get_name(), tensor->get_dims(), type, sizeof(float) * 8u)));
      |                                              ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:135:7: note: declared here
  135 |       get_dims() const = 0;
      |       ^~~~~~~~
In file included from src/common.cpp:18:
src/common.h:59:73: warning: 'static std::unique_ptr<xir::Tensor> xir::Tensor::create(const string&, const std::vector<int>&, const xir::DataType::Type&, int32_t)' is deprecated: This API will be removed in the future release version. Please use static std::unique_ptr<Tensor> Tensor::create(const std::string& name, const std::vector<std::int32_t>& shape, const DataType& data_type) instead. [-Wdeprecated-declarations]
   59 |         tensor->get_name(), tensor->get_dims(), type, sizeof(float) * 8u)));
      |                                                                         ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:70:3: note: declared here
   70 |   create(const std::string& name, const std::vector<std::int32_t>& shape,
      |   ^~~~~~
In file included from src/common.cpp:18:
src/common.h: In member function 'virtual std::pair<long unsigned int, long unsigned int> CpuFlatTensorBuffer::data(std::vector<int>)':
src/common.h:88:54: warning: 'virtual const int32_t xir::Tensor::get_bit_width() const' is deprecated: Tensor::get_bit_width() API will be removed in the future version, please use the Tensor::get_data_type() API to get the data type and read the bit width information in it. [-Wdeprecated-declarations]
   88 |     uint32_t size = std::ceil(tensor_->get_bit_width() / 8.f);
      |                                                      ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:187:3: note: declared here
  187 |   get_bit_width() const = 0;
      |   ^~~~~~~~~~~~~
In file included from src/common.cpp:18:
src/common.h:93:35: warning: 'virtual const std::vector<int> xir::Tensor::get_dims() const' is deprecated: Tensor::get_dims() will be removed in the future version. Please use the Tensor::get_shape() instead. [-Wdeprecated-declarations]
   93 |     auto dims = tensor_->get_dims();
      |                                   ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:135:7: note: declared here
  135 |       get_dims() const = 0;
      |       ^~~~~~~~
In file included from src/common.cpp:18:
src/common.h:95:47: warning: 'virtual const int32_t xir::Tensor::get_dim_num() const' is deprecated: Tensor::get_dim_num() will be removed in the future version. Please use the Tensor::get_shape().get_size() instead. [-Wdeprecated-declarations]
   95 |     for (auto k = 0; k < tensor_->get_dim_num(); k++) {
      |                                               ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:147:3: note: declared here
  147 |   get_dim_num() const = 0;
      |   ^~~~~~~~~~~
In file included from src/common.cpp:18:
src/common.h:97:53: warning: 'virtual const int32_t xir::Tensor::get_dim_num() const' is deprecated: Tensor::get_dim_num() will be removed in the future version. Please use the Tensor::get_shape().get_size() instead. [-Wdeprecated-declarations]
   97 |       for (auto m = k + 1; m < tensor_->get_dim_num(); m++) {
      |                                                     ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:147:3: note: declared here
  147 |   get_dim_num() const = 0;
      |   ^~~~~~~~~~~
src/common.cpp: In function 'int getTensorShape(vart::Runner*, GraphInfo*, int, int)':
src/common.cpp:31:49: warning: 'virtual const int32_t xir::Tensor::get_dim_num() const' is deprecated: Tensor::get_dim_num() will be removed in the future version. Please use the Tensor::get_shape().get_size() instead. [-Wdeprecated-declarations]
   31 |     auto dim_num = inputTensors[i]->get_dim_num();
      |                                                 ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:147:3: note: declared here
  147 |   get_dim_num() const = 0;
      |   ^~~~~~~~~~~
src/common.cpp:33:72: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   33 |       shapes->inTensorList[i].channel = inputTensors[i]->get_dim_size(3);
      |                                                                        ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:34:70: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   34 |       shapes->inTensorList[i].width = inputTensors[i]->get_dim_size(2);
      |                                                                      ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:35:71: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   35 |       shapes->inTensorList[i].height = inputTensors[i]->get_dim_size(1);
      |                                                                       ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:37:79: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   37 |           inputTensors[i]->get_element_num() / inputTensors[0]->get_dim_size(0);
      |                                                                               ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:39:72: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   39 |       shapes->inTensorList[i].channel = inputTensors[i]->get_dim_size(1);
      |                                                                        ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:43:79: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   43 |           inputTensors[i]->get_element_num() / inputTensors[0]->get_dim_size(0);
      |                                                                               ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:47:74: warning: 'virtual const int32_t xir::Tensor::get_dim_num() const' is deprecated: Tensor::get_dim_num() will be removed in the future version. Please use the Tensor::get_shape().get_size() instead. [-Wdeprecated-declarations]
   47 |     auto dim_num = outputTensors[shapes->output_mapping[i]]->get_dim_num();
      |                                                                          ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:147:3: note: declared here
  147 |   get_dim_num() const = 0;
      |   ^~~~~~~~~~~
src/common.cpp:50:67: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   50 |           outputTensors[shapes->output_mapping[i]]->get_dim_size(3);
      |                                                                   ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:52:67: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   52 |           outputTensors[shapes->output_mapping[i]]->get_dim_size(2);
      |                                                                   ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:54:67: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   54 |           outputTensors[shapes->output_mapping[i]]->get_dim_size(1);
      |                                                                   ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:57:67: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   57 |           outputTensors[shapes->output_mapping[0]]->get_dim_size(0);
      |                                                                   ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:60:67: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   60 |           outputTensors[shapes->output_mapping[i]]->get_dim_size(1);
      |                                                                   ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
src/common.cpp:65:67: warning: 'virtual const int32_t xir::Tensor::get_dim_size(int32_t) const' is deprecated: Tensor::get_dim_size(std::int32_t idx) will be removed in the future version. Please use the Tensor::get_shape().at(idx) instead. [-Wdeprecated-declarations]
   65 |           outputTensors[shapes->output_mapping[0]]->get_dim_size(0);
      |                                                                   ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/common.cpp:18:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:161:3: note: declared here
  161 |   get_dim_size(std::int32_t idx) const = 0;
      |   ^~~~~~~~~~~~
aarch64-linux-gnu-g++ -std=c++17 -DVITIS_PLATFORM=xilinx_zcu102_base_202110_1 -D__USE_XOPEN2K8 -I/tools/Xilinx/Vivado/2021.1/include/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/opencv4/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include -O0 -g -Wall -c -fmessage-length=0 --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux -o "src/hw_pre2dpu2post.o" "src/hw_pre2dpu2post.cpp"
src/hw_pre2dpu2post.cpp: In member function 'void HW_PRE::load(xrtDeviceHandle)':
src/hw_pre2dpu2post.cpp:110:54: warning: format '%p' expects argument of type 'void*', but argument 2 has type 'uint64_t' {aka 'long unsigned int'} [-Wformat=]
  110 |   printf("preProc: input       memory physical addr %p\n", xrtBOAddress(img_inp_));
      |                                                     ~^     ~~~~~~~~~~~~~~~~~~~~~~
      |                                                      |                 |
      |                                                      void*             uint64_t {aka long unsigned int}
      |                                                     %ld
src/hw_pre2dpu2post.cpp:116:54: warning: format '%p' expects argument of type 'void*', but argument 2 has type 'uint64_t' {aka 'long unsigned int'} [-Wformat=]
  116 |   printf("PreProc: output      memory physical addr %p\n", xrtBOAddress(img_out_));
      |                                                     ~^     ~~~~~~~~~~~~~~~~~~~~~~
      |                                                      |                 |
      |                                                      void*             uint64_t {aka long unsigned int}
      |                                                     %ld
src/hw_pre2dpu2post.cpp:117:38: warning: format '%d' expects argument of type 'int', but argument 2 has type 'size_t' {aka 'long unsigned int'} [-Wformat=]
  117 |   printf("PreProc:  size_inp_bytes=%7d\n", size_inp_bytes);
      |                                    ~~^     ~~~~~~~~~~~~~~
      |                                      |     |
      |                                      int   size_t {aka long unsigned int}
      |                                    %7ld
src/hw_pre2dpu2post.cpp: In member function 'void HW_PRE::run(const cv::Mat&, int8_t*, std::vector<float>, std::vector<float>, int)':
src/hw_pre2dpu2post.cpp:134:7: warning: unused variable 'state' [-Wunused-variable]
  134 |  auto state = xrtRunWait(kernel_rhdl_);  // wait for the kernel to finish
      |       ^~~~~
src/hw_pre2dpu2post.cpp: In member function 'void HW_POST::load(xrtDeviceHandle)':
src/hw_pre2dpu2post.cpp:172:38: warning: format '%d' expects argument of type 'int', but argument 2 has type 'size_t' {aka 'long unsigned int'} [-Wformat=]
  172 |   printf("PostProc: size_inp_bytes=%7d\n", size_inp_bytes);
      |                                    ~~^     ~~~~~~~~~~~~~~
      |                                      |     |
      |                                      int   size_t {aka long unsigned int}
      |                                    %7ld
src/hw_pre2dpu2post.cpp:173:38: warning: format '%d' expects argument of type 'int', but argument 2 has type 'size_t' {aka 'long unsigned int'} [-Wformat=]
  173 |   printf("PostProc: size_out_bytes=%7d\n", size_out_bytes);
      |                                    ~~^     ~~~~~~~~~~~~~~
      |                                      |     |
      |                                      int   size_t {aka long unsigned int}
      |                                    %7ld
src/hw_pre2dpu2post.cpp:179:54: warning: format '%p' expects argument of type 'void*', but argument 2 has type 'uint64_t' {aka 'long unsigned int'} [-Wformat=]
  179 |   printf("PostProc: input      memory physical addr %p\n", xrtBOAddress(input_));
      |                                                     ~^     ~~~~~~~~~~~~~~~~~~~~
      |                                                      |                 |
      |                                                      void*             uint64_t {aka long unsigned int}
      |                                                     %ld
src/hw_pre2dpu2post.cpp:188:54: warning: format '%p' expects argument of type 'void*', but argument 2 has type 'uint64_t' {aka 'long unsigned int'} [-Wformat=]
  188 |   printf("PostProc: idx output memory physical addr %p\n", xrtBOAddress(idx_out_));
      |                                                     ~^     ~~~~~~~~~~~~~~~~~~~~~~
      |                                                      |                 |
      |                                                      void*             uint64_t {aka long unsigned int}
      |                                                     %ld
src/hw_pre2dpu2post.cpp:190:54: warning: format '%p' expects argument of type 'void*', but argument 2 has type 'uint64_t' {aka 'long unsigned int'} [-Wformat=]
  190 |   printf("PostProc: max output memory physical addr %p\n", xrtBOAddress(max_out_));
      |                                                     ~^     ~~~~~~~~~~~~~~~~~~~~~~
      |                                                      |                 |
      |                                                      void*             uint64_t {aka long unsigned int}
      |                                                     %ld
src/hw_pre2dpu2post.cpp: In member function 'void HW_POST::run(int8_t*, uint8_t*, uint8_t*, int)':
src/hw_pre2dpu2post.cpp:203:7: warning: unused variable 'state' [-Wunused-variable]
  203 |  auto state = xrtRunWait(kernel_rhdl_);  // wait for the kernel to finish
      |       ^~~~~
aarch64-linux-gnu-g++ -std=c++17 -DVITIS_PLATFORM=xilinx_zcu102_base_202110_1 -D__USE_XOPEN2K8 -I/tools/Xilinx/Vivado/2021.1/include/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/opencv4/ -I/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include -O0 -g -Wall -c -fmessage-length=0 --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux -o "src/main_mt.o" "src/main_mt.cpp"
In file included from src/main_mt.cpp:42:
src/common.h: In function 'std::vector<std::unique_ptr<xir::Tensor> > cloneTensorBuffer(const std::vector<const xir::Tensor*>&)':
src/common.h:59:46: warning: 'virtual const std::vector<int> xir::Tensor::get_dims() const' is deprecated: Tensor::get_dims() will be removed in the future version. Please use the Tensor::get_shape() instead. [-Wdeprecated-declarations]
   59 |         tensor->get_name(), tensor->get_dims(), type, sizeof(float) * 8u)));
      |                                              ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/main_mt.cpp:42:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:135:7: note: declared here
  135 |       get_dims() const = 0;
      |       ^~~~~~~~
In file included from src/main_mt.cpp:42:
src/common.h:59:73: warning: 'static std::unique_ptr<xir::Tensor> xir::Tensor::create(const string&, const std::vector<int>&, const xir::DataType::Type&, int32_t)' is deprecated: This API will be removed in the future release version. Please use static std::unique_ptr<Tensor> Tensor::create(const std::string& name, const std::vector<std::int32_t>& shape, const DataType& data_type) instead. [-Wdeprecated-declarations]
   59 |         tensor->get_name(), tensor->get_dims(), type, sizeof(float) * 8u)));
      |                                                                         ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/main_mt.cpp:42:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:70:3: note: declared here
   70 |   create(const std::string& name, const std::vector<std::int32_t>& shape,
      |   ^~~~~~
In file included from src/main_mt.cpp:42:
src/common.h: In member function 'virtual std::pair<long unsigned int, long unsigned int> CpuFlatTensorBuffer::data(std::vector<int>)':
src/common.h:88:54: warning: 'virtual const int32_t xir::Tensor::get_bit_width() const' is deprecated: Tensor::get_bit_width() API will be removed in the future version, please use the Tensor::get_data_type() API to get the data type and read the bit width information in it. [-Wdeprecated-declarations]
   88 |     uint32_t size = std::ceil(tensor_->get_bit_width() / 8.f);
      |                                                      ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/main_mt.cpp:42:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:187:3: note: declared here
  187 |   get_bit_width() const = 0;
      |   ^~~~~~~~~~~~~
In file included from src/main_mt.cpp:42:
src/common.h:93:35: warning: 'virtual const std::vector<int> xir::Tensor::get_dims() const' is deprecated: Tensor::get_dims() will be removed in the future version. Please use the Tensor::get_shape() instead. [-Wdeprecated-declarations]
   93 |     auto dims = tensor_->get_dims();
      |                                   ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/main_mt.cpp:42:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:135:7: note: declared here
  135 |       get_dims() const = 0;
      |       ^~~~~~~~
In file included from src/main_mt.cpp:42:
src/common.h:95:47: warning: 'virtual const int32_t xir::Tensor::get_dim_num() const' is deprecated: Tensor::get_dim_num() will be removed in the future version. Please use the Tensor::get_shape().get_size() instead. [-Wdeprecated-declarations]
   95 |     for (auto k = 0; k < tensor_->get_dim_num(); k++) {
      |                                               ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/main_mt.cpp:42:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:147:3: note: declared here
  147 |   get_dim_num() const = 0;
      |   ^~~~~~~~~~~
In file included from src/main_mt.cpp:42:
src/common.h:97:53: warning: 'virtual const int32_t xir::Tensor::get_dim_num() const' is deprecated: Tensor::get_dim_num() will be removed in the future version. Please use the Tensor::get_shape().get_size() instead. [-Wdeprecated-declarations]
   97 |       for (auto m = k + 1; m < tensor_->get_dim_num(); m++) {
      |                                                     ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/main_mt.cpp:42:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:147:3: note: declared here
  147 |   get_dim_num() const = 0;
      |   ^~~~~~~~~~~
src/main_mt.cpp: In function 'void runCNN(vart::Runner*, int8_t*, int8_t*)':
src/main_mt.cpp:229:46: warning: 'virtual const std::vector<int> xir::Tensor::get_dims() const' is deprecated: Tensor::get_dims() will be removed in the future version. Please use the Tensor::get_shape() instead. [-Wdeprecated-declarations]
  229 |   auto out_dims = outputTensors[0]->get_dims();
      |                                              ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/main_mt.cpp:42:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:135:7: note: declared here
  135 |       get_dims() const = 0;
      |       ^~~~~~~~
src/main_mt.cpp:230:44: warning: 'virtual const std::vector<int> xir::Tensor::get_dims() const' is deprecated: Tensor::get_dims() will be removed in the future version. Please use the Tensor::get_shape() instead. [-Wdeprecated-declarations]
  230 |   auto in_dims = inputTensors[0]->get_dims();
      |                                            ^
In file included from /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/vart/mm/host_flat_tensor_buffer.hpp:21,
                 from src/common.h:30,
                 from src/main_mt.cpp:42:
/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/include/xir/tensor/tensor.hpp:135:7: note: declared here
  135 |       get_dims() const = 0;
      |       ^~~~~~~~
src/main_mt.cpp:259:30: warning: comparison of integer expressions of different signedness: 'unsigned int' and 'int' [-Wsign-compare]
  259 |   for (unsigned int n = 0; n < num_images_x_thread; n += batchSize)  // this works correctly for either batchSize= 1 or 3
      |                            ~~^~~~~~~~~~~~~~~~~~~~~
src/main_mt.cpp: In function 'int main(int, char**)':
src/main_mt.cpp:319:3: warning: this 'for' clause does not guard... [-Wmisleading-indentation]
  319 |   for (int i=0; i<argc; i++) cout << argv[i] << " "; cout << endl; cout << endl;
      |   ^~~
src/main_mt.cpp:319:54: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'for'
  319 |   for (int i=0; i<argc; i++) cout << argv[i] << " "; cout << endl; cout << endl;
      |                                                      ^~~~
src/main_mt.cpp:442:24: warning: argument to 'sizeof' in 'void* memset(void*, int, size_t)' call is the same expression as the destination; did you mean to provide an explicit length? [-Wsizeof-pointer-memaccess]
  442 |   memset( FCResult, 0, sizeof(FCResult));
      |                        ^~~~~~~~~~~~~~~~
src/main_mt.cpp:477:33: warning: comparison of integer expressions of different signedness: 'unsigned int' and 'int' [-Wsign-compare]
  477 |   L1:for (unsigned int n = 0; n < num_of_images; n++)
      |                               ~~^~~~~~~~~~~~~~~
src/main_mt.cpp:501:33: warning: comparison of integer expressions of different signedness: 'unsigned int' and 'int' [-Wsign-compare]
  501 |   L3:for (unsigned int n = 0; n < num_of_images; n++)
      |                               ~~^~~~~~~~~~~~~~~
src/main_mt.cpp:548:33: warning: comparison of integer expressions of different signedness: 'unsigned int' and 'int' [-Wsign-compare]
  548 |   L2:for (unsigned int n = 0; n < num_of_images; n++)
      |                               ~~^~~~~~~~~~~~~~~
src/main_mt.cpp:563:33: warning: comparison of integer expressions of different signedness: 'unsigned int' and 'int' [-Wsign-compare]
  563 |   L4:for (unsigned int n = 0; n < num_of_images; n++)
      |                               ~~^~~~~~~~~~~~~~~
src/main_mt.cpp:677:30: warning: comparison of integer expressions of different signedness: 'unsigned int' and 'int' [-Wsign-compare]
  677 |   for (unsigned int n = 0; n < num_of_images; n++)
      |                            ~~^~~~~~~~~~~~~~~
src/main_mt.cpp:709:32: warning: comparison of integer expressions of different signedness: 'unsigned int' and 'int' [-Wsign-compare]
  709 |     for (unsigned int n = 0; n < num_of_images; n++)
      |                              ~~^~~~~~~~~~~~~~~
src/main_mt.cpp:726:37: warning: comparison of integer expressions of different signedness: 'unsigned int' and 'int' [-Wsign-compare]
  726 |     LPP1:for (unsigned int n = 0; n < num_of_images; n++)
      |                                   ~~^~~~~~~~~~~~~~~
src/main_mt.cpp:766:37: warning: comparison of integer expressions of different signedness: 'unsigned int' and 'int' [-Wsign-compare]
  766 |     LPP2:for (unsigned int n = 0; n < num_of_images; n++)
      |                                   ~~^~~~~~~~~~~~~~~
src/main_mt.cpp:789:37: warning: comparison of integer expressions of different signedness: 'unsigned int' and 'int' [-Wsign-compare]
  789 |     LPP3:for (unsigned int n = 0; n < num_of_images; n++)
      |                                   ~~^~~~~~~~~~~~~~~
src/main_mt.cpp:477:3: warning: label 'L1' defined but not used [-Wunused-label]
  477 |   L1:for (unsigned int n = 0; n < num_of_images; n++)
      |   ^~
src/main_mt.cpp:501:3: warning: label 'L3' defined but not used [-Wunused-label]
  501 |   L3:for (unsigned int n = 0; n < num_of_images; n++)
      |   ^~
src/main_mt.cpp:548:3: warning: label 'L2' defined but not used [-Wunused-label]
  548 |   L2:for (unsigned int n = 0; n < num_of_images; n++)
      |   ^~
src/main_mt.cpp:563:3: warning: label 'L4' defined but not used [-Wunused-label]
  563 |   L4:for (unsigned int n = 0; n < num_of_images; n++)
      |   ^~
src/main_mt.cpp:726:5: warning: label 'LPP1' defined but not used [-Wunused-label]
  726 |     LPP1:for (unsigned int n = 0; n < num_of_images; n++)
      |     ^~~~
src/main_mt.cpp:766:5: warning: label 'LPP2' defined but not used [-Wunused-label]
  766 |     LPP2:for (unsigned int n = 0; n < num_of_images; n++)
      |     ^~~~
src/main_mt.cpp:789:5: warning: label 'LPP3' defined but not used [-Wunused-label]
  789 |     LPP3:for (unsigned int n = 0; n < num_of_images; n++)
      |     ^~~~
aarch64-linux-gnu-g++ -o "host_pre2dpu2post_xrt" src/common.o src/hw_pre2dpu2post.o src/main_mt.o -lvart-runner -lopencv_videoio -lopencv_imgcodecs -lopencv_highgui -lopencv_imgproc -lopencv_core -lglog -lxir -lunilog -lxrt_core -lxrt_coreutil -lpthread -lrt -ldl -lcrypt -lstdc++ -L/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux/usr/lib/ -L/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//app/samples/lib/ --sysroot=/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/pre2dpu2post'
+ echo ' '
 
+ echo 'COMPILING IP CORES'
COMPILING IP CORES
+ echo ' '
 
+ cd ../ip
+ make all
make prepare_preproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip'
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/hls_script.tcl                   ./vhls_dpupreproc/hls_script.tcl
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/data_pre/inp_000.bmp             ./vhls_dpupreproc/data_pre/inp_000.bmp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/ap_bmp.cpp                ./vhls_dpupreproc/src/ap_bmp.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/ap_bmp.h                  ./vhls_dpupreproc/src/ap_bmp.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/src/dpupreproc_defines.h         ./vhls_dpupreproc/src/dpupreproc_defines.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/dpupreproc_main.cpp       ./vhls_dpupreproc/src/dpupreproc_main.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/dpupreproc_ref.cpp        ./vhls_dpupreproc/src/dpupreproc_ref.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/dpupreproc_tb.cpp         ./vhls_dpupreproc/src/dpupreproc_tb.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/common_src/dpupreproc_tb.h           ./vhls_dpupreproc/src/dpupreproc_tb.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/preproc/hls/src/dpupreproc_vhls.cpp          ./vhls_dpupreproc/src/dpupreproc_vhls.cpp
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip'
make prepare_postproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip'
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/hls_script.tcl                  ./vhls_dpupostproc/hls_script.tcl
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/data_post/post_int8_din.bin   ./vhls_dpupostproc/data_post/post_int8_din.bin
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/src/dpupostproc_defines.h       ./vhls_dpupostproc/src/dpupostproc_defines.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/dpupostproc_main.cpp     ./vhls_dpupostproc/src/dpupostproc_main.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/dpupostproc_ref.cpp      ./vhls_dpupostproc/src/dpupostproc_ref.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/dpupostproc_tb.cpp       ./vhls_dpupostproc/src/dpupostproc_tb.cpp
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/dpupostproc_tb.h         ./vhls_dpupostproc/src/dpupostproc_tb.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/luts.h                   ./vhls_dpupostproc/src/luts.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/common_src/lut_exp.h                ./vhls_dpupostproc/src/lut_exp.h
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/postproc/hls/src/dpupostproc_vhls.cpp        ./vhls_dpupostproc/src/dpupostproc_vhls.cpp
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip'
make all -C vhls_dpupreproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc'

vitis_hls -f hls_script.tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
Sourcing Tcl script '/home/danieleb/.Xilinx/HLS_init.tcl'
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'danieleb' on host 'Prec5820Tow' (Linux_x86_64 version 4.15.0-162-generic) on Mon Nov 29 16:44:05 CET 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc'
Sourcing Tcl script 'hls_script.tcl'
*** tool: vitis_hls is version: 2021.1 ***
INFO: [HLS 200-1510] Running: open_project vhls_dpupreproc_prj 
INFO: [HLS 200-10] Creating and opening project '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dpupreproc_m_axi 
INFO: [HLS 200-1510] Running: add_files src/dpupreproc_vhls.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding design file 'src/dpupreproc_vhls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupreproc_ref.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupreproc_ref.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupreproc_tb.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupreproc_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupreproc_main.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupreproc_main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/ap_bmp.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/ap_bmp.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb data_pre 
INFO: [HLS 200-10] Adding test bench file 'data_pre' to the project
INFO: [HLS 200-1510] Running: open_solution solution_hls_dpupreproc_m_axi -flow_target vitis 
INFO: [HLS 200-10] Creating and opening solution '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output ./hls_dpupreproc_m_axi.xo -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[2]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/csim/build'
   Compiling ../../../../src/ap_bmp.cpp in debug mode
   Compiling ../../../../src/dpupreproc_main.cpp in debug mode
   Compiling ../../../../src/dpupreproc_tb.cpp in debug mode
   Compiling ../../../../src/dpupreproc_ref.cpp in debug mode
   Compiling ../../../../src/dpupreproc_vhls.cpp in debug mode
   Generating csim.exe
make[2]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/csim/build'
Loaded image file ./data_pre/inp_000.bmp of size height  224 width  224
check on input data: error=0.000000

DPU Pre-Processing on image size of W= 224 H= 224


Running ./csim.exe 

REF design
HLS DUT
DPU PreProc model.... !!!
HLS HW-centric
DPU PreProc VHLS HW-centric version.... !!!
HLS Checking results: REF vs. HLS model
check on output results data: error=0.000000
HLS Checking results: REF vs. HLS HW
check on HLS HW output results data: error=0.000000
HLS Test done
TEST SUCCESSFUL!
DPU Pre-Proc END
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.54 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.87 seconds; current allocated memory: 342.372 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 342.656 MB.
INFO: [HLS 200-10] Analyzing design file 'src/dpupreproc_vhls.cpp' ... 
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:35:81
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:36:81
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupreproc_vhls.cpp:47:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupreproc_vhls.cpp:139:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:35:81
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:36:81
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupreproc_vhls.cpp:47:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.87 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.64 seconds; current allocated memory: 344.692 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::pragma() const' into 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::pragma() const' into 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:226:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:223:37)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:223:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:224:37)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:224:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:225:37)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:225:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:226:37)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_uint<8>, 4ul>::_S_ref(ap_uint<8> const (&) [4], unsigned long)' into 'std::array<ap_uint<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 4ul>::_S_ref(ap_int<8> const (&) [4], unsigned long)' into 'std::array<ap_int<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'colorconv(ap_uint<8>, float, float, float)' (src/dpupreproc_vhls.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:122:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:122:0)
INFO: [HLS 214-241] Aggregating maxi variable 'img_inp' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'img_out' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating scalar variable 'word_to_write' with field bit alignment mode in 32-bits (src/dpupreproc_vhls.cpp:192:23)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'L1'(src/dpupreproc_vhls.cpp:188:3) has been inferred on port 'gmem_in'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/dpupreproc_vhls.cpp:188:3)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'L1'(src/dpupreproc_vhls.cpp:188:3) has been inferred on port 'gmem_out'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/dpupreproc_vhls.cpp:188:3)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a4s_struct.ap_int.3s' into '_llvm.fpga.unpack.none.s_struct.std::arrays.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i32.1' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:191:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.hls::vectors.1' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:241:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.hls::vectors' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:241:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.18 seconds; current allocated memory: 346.334 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.335 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 365.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 396.112 MB.
INFO: [XFORM 203-602] Inlining function 'colorconv' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:223) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 446.219 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 464.173 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dpupreproc_m_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dpupreproc_m_axi_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.24ns)  of 'uitofp' operation ('R1', src/dpupreproc_vhls.cpp:106->src/dpupreproc_vhls.cpp:223) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

Resolution: For help on HLS 200-1015 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1015.html
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 49, loop 'L1'
WARNING: [HLS 200-871] Estimated clock period (3.239ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'hls_dpupreproc_m_axi_Pipeline_L1' consists of the following:	'uitofp' operation ('R1', src/dpupreproc_vhls.cpp:106->src/dpupreproc_vhls.cpp:223) [65]  (3.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 465.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 466.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dpupreproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 467.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 467.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dpupreproc_m_axi_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_dpupreproc_m_axi_Pipeline_L1' pipeline 'L1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_12_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dpupreproc_m_axi_Pipeline_L1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 471.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dpupreproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/img_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/means_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/means_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/means_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/scales_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/scales_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/scales_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/dpu_fixpos' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dpupreproc_m_axi' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'dpu_scales' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'img_inp', 'img_out', 'means_0', 'means_1', 'means_2', 'scales_0', 'scales_1', 'scales_2', 'dpu_fixpos', 'height', 'width' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_19s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dpupreproc_m_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.18 seconds; current allocated memory: 478.733 MB.
INFO: [RTMG 210-279] Implementing memory 'hls_dpupreproc_m_axi_dpu_scales' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.82 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.28 seconds; current allocated memory: 484.705 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.69 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.96 seconds; current allocated memory: 490.606 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dpupreproc_m_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dpupreproc_m_axi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 308.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.55 seconds. CPU system time: 1.72 seconds. Elapsed time: 15.59 seconds; current allocated memory: 490.592 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output ./hls_dpupreproc_m_axi.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/danieleb/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_fcmp_32ns_32ns_1_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_fcmp_32ns_32ns_1_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_fcmp_32ns_32ns_1_4_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_fsub_32ns_32ns_32_12_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_fsub_32ns_32ns_32_12_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_fsub_32ns_32ns_32_12_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_uitofp_32ns_32_7_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_uitofp_32ns_32_7_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_uitofp_32ns_32_7_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Running package_xo -xo_path /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/hls_dpupreproc_m_axi.xo -kernel_name hls_dpupreproc_m_axi -kernel_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/impl/ip/../kernel/kernel.xml -kernel_files /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/src/dpupreproc_vhls.cpp -ip_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/impl/ip/ip_unzip_dir -design_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/.autopilot/db/hls_dpupreproc_m_axi.design.xml -debug_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/.debug -hls_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 16:44:41 2021...
INFO: [HLS 200-802] Generated output file hls_dpupreproc_m_axi.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.26 seconds. CPU system time: 2.24 seconds. Elapsed time: 18.34 seconds; current allocated memory: 493.763 MB.
INFO: [HLS 200-112] Total CPU user time: 32.68 seconds. Total CPU system time: 5.36 seconds. Total elapsed time: 41.3 seconds; peak allocated memory: 490.606 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 29 16:44:44 2021...
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc'

make all -C vhls_dpupostproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc'
vitis_hls -f hls_script.tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
Sourcing Tcl script '/home/danieleb/.Xilinx/HLS_init.tcl'
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'danieleb' on host 'Prec5820Tow' (Linux_x86_64 version 4.15.0-162-generic) on Mon Nov 29 16:44:48 CET 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc'
Sourcing Tcl script 'hls_script.tcl'
*** tool: vitis_hls is version: 2021.1 ***
INFO: [HLS 200-1510] Running: open_project vhls_dpupostproc_prj 
INFO: [HLS 200-10] Creating and opening project '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dpupostproc_m_axi 
INFO: [HLS 200-1510] Running: add_files src/dpupostproc_vhls.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding design file 'src/dpupostproc_vhls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupostproc_ref.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupostproc_ref.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupostproc_tb.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupostproc_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupostproc_main.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupostproc_main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb data_post 
INFO: [HLS 200-10] Adding test bench file 'data_post' to the project
INFO: [HLS 200-1510] Running: open_solution solution_hls_dpupostproc_m_axi -flow_target vitis 
INFO: [HLS 200-10] Creating and opening solution '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output ./hls_dpupostproc_m_axi.xo -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[2]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/csim/build'
   Compiling ../../../../src/dpupostproc_main.cpp in debug mode
   Compiling ../../../../src/dpupostproc_tb.cpp in debug mode
   Compiling ../../../../src/dpupostproc_ref.cpp in debug mode
   Compiling ../../../../src/dpupostproc_vhls.cpp in debug mode
   Generating csim.exe
make[2]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/csim/build'

DPU Post-Processing on image size of W= 224 H= 224 and 12 classes


Running ./csim.exe 

Loaded input data file  ./data_post/post_int8_din.bin of size  224  224
REF design with output_fixpos 2
writing REF files
HLS DUT
HLS DUT M_AXI
writing HLS files
HLS Checking results: REF vs. HLS
error in max   value: 0.000000
error in index value: 0.000000
HLS Test done
TEST SUCCESSFULL!
DPU Post-Proc END
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.5 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.98 seconds; current allocated memory: 342.365 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 342.633 MB.
INFO: [HLS 200-10] Analyzing design file 'src/dpupostproc_vhls.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupostproc_vhls.cpp:98:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupostproc_vhls.cpp:372:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/dpupostproc_vhls.cpp:382:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/dpupostproc_vhls.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupostproc_vhls.cpp:98:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.82 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.65 seconds; current allocated memory: 344.584 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::write(hls::vector<char, 16ul> const&)' into 'mm2s(hls::vector<char, 16ul>*, hls::stream<hls::vector<char, 16ul>, 0>&, unsigned short, unsigned short)' (src/dpupostproc_vhls.cpp:208:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::read(hls::vector<char, 16ul>&)' into 'hls::stream<hls::vector<char, 16ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::pragma() const' into 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::pragma() const' into 'hls::vector<char, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::read()' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:252:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::write(hls::vector<ap_int<8>, 12ul> const&)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:302:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:298:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:298:47)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:187)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:174)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:187)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:174)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:106)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:187)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:174)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:106)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:283:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:283:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:106)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:106)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::read(hls::vector<ap_int<8>, 12ul>&)' into 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' (src/dpupostproc_vhls.cpp:162:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::read()' into 'softmax2mm(hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, int, unsigned char*, unsigned char*, unsigned short, unsigned short)' (src/dpupostproc_vhls.cpp:331:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::stream(char const*)' into 'hls_dpupostproc_m_axi' (src/dpupostproc_vhls.cpp:384:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::stream(char const*)' into 'hls_dpupostproc_m_axi' (src/dpupostproc_vhls.cpp:387:32)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<char, 16ul>::_S_ref(char const (&) [16], unsigned long)' into 'std::array<char, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 12ul>::_S_ref(ap_int<8> const (&) [12], unsigned long)' into 'std::array<ap_int<8>, 12ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:237:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:237:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 12ul>::operator[](unsigned long)' into 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' (src/dpupostproc_vhls.cpp:150:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' (src/dpupostproc_vhls.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' into 'softmax2mm(hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, int, unsigned char*, unsigned char*, unsigned short, unsigned short)' (src/dpupostproc_vhls.cpp:314:0)
INFO: [HLS 214-241] Aggregating maxi variable 'inp_data' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'out' with field bit alignment mode in 96-bits (src/dpupostproc_vhls.cpp:247:21)
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 128-bits (src/dpupostproc_vhls.cpp:246:21)
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp' with field bit alignment mode in 96-bits
INFO: [HLS 214-241] Aggregating scalar variable 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)::remaining' with field bit alignment mode in 96-bits (src/dpupostproc_vhls.cpp:249:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'agg.tmp6' on dimension 1 (src/dpupostproc_vhls.cpp:149:44)
INFO: [HLS 214-270] Inferring complete partitioning for array 'result.i' on dimension 1 (src/dpupostproc_vhls.cpp:153:8)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'Linputreadoneline_line203'(src/dpupostproc_vhls.cpp:204:5) has been inferred on port 'gmem_in'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/dpupostproc_vhls.cpp:204:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a16i8' into '_llvm.fpga.unpack.none.s_class.hls::vector.0s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector.0s.i128.1' into 'mm2s(hls::vector<char, 16ul>*, hls::stream<hls::vector<char, 16ul>, 0>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (src/dpupostproc_vhls.cpp:273:186)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_class.hls::vectors' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (src/dpupostproc_vhls.cpp:277:186)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (src/dpupostproc_vhls.cpp:275:186)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.8 seconds; current allocated memory: 347.446 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.449 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 366.053 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 393.895 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Lflat_line325' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13) in function 'softmax2mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Lresizedatapath_line239' (src/dpupostproc_vhls.cpp:240) in function 'shrinkstreambitwidth' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Linputreadoneline_line203' (src/dpupostproc_vhls.cpp:204:14) in function 'mm2s'.
INFO: [HLS 200-489] Unrolling loop 'L1' (src/dpupostproc_vhls.cpp:154) in function 'softmax2mm' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'L2' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13) in function 'softmax2mm' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'LB_line273' (src/dpupostproc_vhls.cpp:273) in function 'shrinkstreambitwidth' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'LC_line273' (src/dpupostproc_vhls.cpp:273) in function 'shrinkstreambitwidth' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LA_line275' (src/dpupostproc_vhls.cpp:275) in function 'shrinkstreambitwidth' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LB_line275' (src/dpupostproc_vhls.cpp:275) in function 'shrinkstreambitwidth' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LC_line275' (src/dpupostproc_vhls.cpp:275) in function 'shrinkstreambitwidth' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LA_line277' (src/dpupostproc_vhls.cpp:277) in function 'shrinkstreambitwidth' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LB_line277' (src/dpupostproc_vhls.cpp:277) in function 'shrinkstreambitwidth' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LC_line277' (src/dpupostproc_vhls.cpp:277) in function 'shrinkstreambitwidth' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'LD_line283' (src/dpupostproc_vhls.cpp:283) in function 'shrinkstreambitwidth' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'inp_data.data._M_elems.V' (src/dpupostproc_vhls.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (src/dpupostproc_vhls.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dpupostproc_m_axi' (src/dpupostproc_vhls.cpp:384:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'mm2s'
	 'shrinkstreambitwidth'
	 'softmax2mm'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.61 seconds; current allocated memory: 446.242 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'Linputreadframe_line199' (src/dpupostproc_vhls.cpp:200:12) in function 'mm2s' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 522.286 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dpupostproc_m_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 522.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 522.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2s_Pipeline_Linputreadoneline_line203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Linputreadoneline_line203'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Linputreadoneline_line203'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 522.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 522.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 523.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 523.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Lresizedatapath_line239'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Lresizedatapath_line239'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 523.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 524.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shrinkstreambitwidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 524.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 524.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax2mm_Pipeline_Lflat_line325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Lflat_line325'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 269, loop 'Lflat_line325'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'softmax2mm_Pipeline_Lflat_line325' consists of the following:	'fdiv' operation ('div', src/dpupostproc_vhls.cpp:171) [122]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 526.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 529.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=pixels_to_process) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 529.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 529.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dpupostproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_max_c_channel (from entry_proc_U0 to softmax2mm_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_index_c_channel (from entry_proc_U0 to softmax2mm_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO dpu_fixpos_c_channel (from entry_proc_U0 to softmax2mm_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 530.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 530.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 530.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2s_Pipeline_Linputreadoneline_line203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm2s_Pipeline_Linputreadoneline_line203' pipeline 'Linputreadoneline_line203' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2s_Pipeline_Linputreadoneline_line203'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 531.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 532.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239' pipeline 'Lresizedatapath_line239' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 534.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shrinkstreambitwidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'remaining_data' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shrinkstreambitwidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 535.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax2mm_Pipeline_Lflat_line325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax2mm_Pipeline_Lflat_line325' pipeline 'Lflat_line325' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'softmax2mm_Pipeline_Lflat_line325' is 52238 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_12_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax2mm_Pipeline_Lflat_line325'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 551.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax2mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.41 seconds; current allocated memory: 562.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dpupostproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/gmem_out_max' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/gmem_out_index' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/inp_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/out_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/out_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/dpu_fixpos' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dpupostproc_m_axi' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'inp_data', 'out_max', 'out_index', 'dpu_fixpos', 'height', 'width' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dpupostproc_m_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 564.597 MB.
INFO: [RTMG 210-279] Implementing memory 'hls_dpupostproc_m_axi_softmax2mm_Pipeline_Lflat_line325_LUT_EXP' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_max_c_channel_U(hls_dpupostproc_m_axi_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_index_c_channel_U(hls_dpupostproc_m_axi_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dpu_fixpos_c_channel_U(hls_dpupostproc_m_axi_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputtoresize_U(hls_dpupostproc_m_axi_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c9_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c10_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resizetosoftmax_U(hls_dpupostproc_m_axi_fifo_w96_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_shrinkstreambitwidth_U0_U(hls_dpupostproc_m_axi_start_for_shrinkstreambitwidth_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.16 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.94 seconds; current allocated memory: 569.952 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.83 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.09 seconds; current allocated memory: 577.782 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dpupostproc_m_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dpupostproc_m_axi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 447.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.45 seconds. CPU system time: 2.29 seconds. Elapsed time: 24.12 seconds; current allocated memory: 577.768 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output ./hls_dpupostproc_m_axi.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/danieleb/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupostproc_m_axi_fadd_32ns_32ns_32_12_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupostproc_m_axi_fadd_32ns_32ns_32_12_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupostproc_m_axi_fadd_32ns_32ns_32_12_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupostproc_m_axi_fdiv_32ns_32ns_32_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupostproc_m_axi_fdiv_32ns_32ns_32_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupostproc_m_axi_fdiv_32ns_32ns_32_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupostproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupostproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupostproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Running package_xo -xo_path /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/hls_dpupostproc_m_axi.xo -kernel_name hls_dpupostproc_m_axi -kernel_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/impl/ip/../kernel/kernel.xml -kernel_files /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/src/dpupostproc_vhls.cpp -ip_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/impl/ip/ip_unzip_dir -design_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/.autopilot/db/hls_dpupostproc_m_axi.design.xml -debug_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/.debug -hls_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 16:45:33 2021...
INFO: [HLS 200-802] Generated output file hls_dpupostproc_m_axi.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.86 seconds. CPU system time: 2.4 seconds. Elapsed time: 19.33 seconds; current allocated memory: 582.007 MB.
INFO: [HLS 200-112] Total CPU user time: 40.11 seconds. Total CPU system time: 6.06 seconds. Total elapsed time: 50.97 seconds; peak allocated memory: 577.782 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 29 16:45:37 2021...
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc'
+ cd ..
+ cd ..


+ cd dpu_trd
+ make all
Using VITIS_AI_PATH = /media/danieleb/DATA/Vitis-AI-1.4.1
Using MPSOCDPU_PRE_POST_PL_ACC = /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files
Using VITIS_SYSROOTS = /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1/sdk/sysroots/cortexa72-cortexa53-xilinx-linux
Petalinux: not found
#exit 1
Petalinux: 2021.1 not found
#exit 1
VERSION CHECK SUCCESSFUL
touch .version_check.done
Copying Vitis project from Vitis-AI /media/danieleb/DATA/Vitis-AI-1.4.1
mkdir -p prj
mkdir -p ip
cp -r /media/danieleb/DATA/Vitis-AI-1.4.1/dsa/DPU-TRD/prj/Vitis prj/.
rm -rf ./ip/dpu_ip
cp -rf /media/danieleb/DATA/Vitis-AI-1.4.1/dsa/DPU-TRD/dpu_ip ./ip/dpu_ip
cp -rf /media/danieleb/DATA/Vitis-AI-1.4.1/dsa/DPU-TRD/app .
Patching prj_config
mv prj/Vitis/config_file/prj_config prj/Vitis/config_file/prj_config.bak
cp sources/config_file/prj_config prj/Vitis/config_file/
Patching Makefile
mv prj/Vitis/Makefile prj/Vitis/Makefile.bak
cp sources/Makefile prj/Vitis/.
Patching package_dpu_kernel.tcl (to find hdl sources in subdir ip/dpu_ip)
mv prj/Vitis/scripts/package_dpu_kernel.tcl prj/Vitis/scripts/package_dpu_kernel.tcl.bak
cp sources/package_dpu_kernel.tcl prj/Vitis/scripts/.
Patching package_sfm_kernel.tcl (to find hdl sources in subdir ip/dpu_ip)
mv prj/Vitis/scripts/package_sfm_kernel.tcl prj/Vitis/scripts/package_sfm_kernel.tcl.bak
cp sources/package_sfm_kernel.tcl prj/Vitis/scripts/.
#linking ip to pre post kernel repo
linking ip to pre post kernel repo
rm -rf ip/vhls_dpupreproc
rm -rf ip/vhls_dpupostproc
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc   ./ip/vhls_dpupreproc
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc  ./ip/vhls_dpupostproc
#linking host_apps
ln -nsf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps ./host_apps
#make prepare_files -C host_apps
touch .prep.done
make all -C ip/vhls_dpupreproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc'
vitis_hls -f hls_script.tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
Sourcing Tcl script '/home/danieleb/.Xilinx/HLS_init.tcl'
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'danieleb' on host 'Prec5820Tow' (Linux_x86_64 version 4.15.0-162-generic) on Mon Nov 29 16:46:04 CET 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc'
Sourcing Tcl script 'hls_script.tcl'
*** tool: vitis_hls is version: 2021.1 ***
INFO: [HLS 200-1510] Running: open_project vhls_dpupreproc_prj 
INFO: [HLS 200-10] Opening project '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dpupreproc_m_axi 
INFO: [HLS 200-1510] Running: add_files src/dpupreproc_vhls.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding design file 'src/dpupreproc_vhls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupreproc_ref.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupreproc_ref.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupreproc_tb.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupreproc_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupreproc_main.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupreproc_main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/ap_bmp.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/ap_bmp.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb data_pre 
INFO: [HLS 200-10] Adding test bench file 'data_pre' to the project
INFO: [HLS 200-1510] Running: open_solution solution_hls_dpupreproc_m_axi -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=./hls_dpupreproc_m_axi.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output ./hls_dpupreproc_m_axi.xo -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[2]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/csim/build'
   Compiling ../../../../src/ap_bmp.cpp in debug mode
   Compiling ../../../../src/dpupreproc_main.cpp in debug mode
   Compiling ../../../../src/dpupreproc_tb.cpp in debug mode
   Compiling ../../../../src/dpupreproc_ref.cpp in debug mode
   Compiling ../../../../src/dpupreproc_vhls.cpp in debug mode
   Generating csim.exe
make[2]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/csim/build'
Loaded image file ./data_pre/inp_000.bmp of size height  224 width  224
check on input data: error=0.000000

DPU Pre-Processing on image size of W= 224 H= 224


Running ./csim.exe 

REF design
HLS DUT
DPU PreProc model.... !!!
HLS HW-centric
DPU PreProc VHLS HW-centric version.... !!!
HLS Checking results: REF vs. HLS model
check on output results data: error=0.000000
HLS Checking results: REF vs. HLS HW
check on HLS HW output results data: error=0.000000
HLS Test done
TEST SUCCESSFUL!
DPU Pre-Proc END
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.57 seconds. CPU system time: 0.78 seconds. Elapsed time: 5.27 seconds; current allocated memory: 343.234 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 343.459 MB.
INFO: [HLS 200-10] Analyzing design file 'src/dpupreproc_vhls.cpp' ... 
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:35:81
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:36:81
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupreproc_vhls.cpp:47:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupreproc_vhls.cpp:139:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:35:81
WARNING: [HLS 207-5542] the expression for 'port' option is invalid, top argument that is ap_fifo/axis port may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: src/dpupreproc_vhls.cpp:36:81
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupreproc_vhls.cpp:47:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.96 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.72 seconds; current allocated memory: 345.337 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::pragma() const' into 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::pragma() const' into 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:226:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:223:37)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:223:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:224:37)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:224:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:225:37)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:225:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:226:37)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_uint<8>, 4ul>::_S_ref(ap_uint<8> const (&) [4], unsigned long)' into 'std::array<ap_uint<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 4ul>::_S_ref(ap_int<8> const (&) [4], unsigned long)' into 'std::array<ap_int<8>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'colorconv(ap_uint<8>, float, float, float)' (src/dpupreproc_vhls.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_uint<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:122:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 4ul>::operator[](unsigned long)' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:122:0)
INFO: [HLS 214-241] Aggregating maxi variable 'img_inp' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'img_out' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating scalar variable 'word_to_write' with field bit alignment mode in 32-bits (src/dpupreproc_vhls.cpp:192:23)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'L1'(src/dpupreproc_vhls.cpp:188:3) has been inferred on port 'gmem_in'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/dpupreproc_vhls.cpp:188:3)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'L1'(src/dpupreproc_vhls.cpp:188:3) has been inferred on port 'gmem_out'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/dpupreproc_vhls.cpp:188:3)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.a4s_struct.ap_int.3s' into '_llvm.fpga.unpack.none.s_struct.std::arrays.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i32.1' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:191:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.hls::vectors.1' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:241:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.hls::vectors' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:241:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.16 seconds; current allocated memory: 346.998 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 365.657 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 396.769 MB.
INFO: [XFORM 203-602] Inlining function 'colorconv' into 'hls_dpupreproc_m_axi' (src/dpupreproc_vhls.cpp:223) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 446.883 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 464.864 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dpupreproc_m_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dpupreproc_m_axi_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.24ns)  of 'uitofp' operation ('R1', src/dpupreproc_vhls.cpp:106->src/dpupreproc_vhls.cpp:223) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

Resolution: For help on HLS 200-1015 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1015.html
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 49, loop 'L1'
WARNING: [HLS 200-871] Estimated clock period (3.239ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'hls_dpupreproc_m_axi_Pipeline_L1' consists of the following:	'uitofp' operation ('R1', src/dpupreproc_vhls.cpp:106->src/dpupreproc_vhls.cpp:223) [65]  (3.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.36 seconds; current allocated memory: 466.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 467.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dpupreproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 467.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 468.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dpupreproc_m_axi_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_dpupreproc_m_axi_Pipeline_L1' pipeline 'L1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_in_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hls_dpupreproc_m_axi_Pipeline_L1/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_12_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dpupreproc_m_axi_Pipeline_L1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 472.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dpupreproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/img_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/means_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/means_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/means_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/scales_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/scales_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/scales_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/dpu_fixpos' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupreproc_m_axi/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dpupreproc_m_axi' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'dpu_scales' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'img_inp', 'img_out', 'means_0', 'means_1', 'means_2', 'scales_0', 'scales_1', 'scales_2', 'dpu_fixpos', 'height', 'width' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_19s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dpupreproc_m_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.11 seconds; current allocated memory: 479.424 MB.
INFO: [RTMG 210-279] Implementing memory 'hls_dpupreproc_m_axi_dpu_scales' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.24 seconds; current allocated memory: 485.291 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.74 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.01 seconds; current allocated memory: 491.360 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dpupreproc_m_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dpupreproc_m_axi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 308.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.61 seconds. CPU system time: 1.59 seconds. Elapsed time: 15.55 seconds; current allocated memory: 491.345 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output ./hls_dpupreproc_m_axi.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/danieleb/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_fcmp_32ns_32ns_1_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_fcmp_32ns_32ns_1_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_fcmp_32ns_32ns_1_4_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_fsub_32ns_32ns_32_12_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_fsub_32ns_32ns_32_12_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_fsub_32ns_32ns_32_12_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupreproc_m_axi_uitofp_32ns_32_7_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupreproc_m_axi_uitofp_32ns_32_7_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupreproc_m_axi_uitofp_32ns_32_7_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Running package_xo -xo_path /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/hls_dpupreproc_m_axi.xo -kernel_name hls_dpupreproc_m_axi -kernel_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/impl/ip/../kernel/kernel.xml -kernel_files /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/src/dpupreproc_vhls.cpp -ip_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/impl/ip/ip_unzip_dir -design_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/.autopilot/db/hls_dpupreproc_m_axi.design.xml -debug_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/.debug -hls_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/vhls_dpupreproc_prj/solution_hls_dpupreproc_m_axi/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 16:46:41 2021...
INFO: [HLS 200-802] Generated output file hls_dpupreproc_m_axi.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.15 seconds. CPU system time: 2.16 seconds. Elapsed time: 18.12 seconds; current allocated memory: 494.557 MB.
INFO: [HLS 200-112] Total CPU user time: 32.77 seconds. Total CPU system time: 5.1 seconds. Total elapsed time: 41.54 seconds; peak allocated memory: 491.360 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 29 16:46:44 2021...
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc'
make all -C ip/vhls_dpupostproc
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc'

vitis_hls -f hls_script.tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
Sourcing Tcl script '/home/danieleb/.Xilinx/HLS_init.tcl'
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'danieleb' on host 'Prec5820Tow' (Linux_x86_64 version 4.15.0-162-generic) on Mon Nov 29 16:46:48 CET 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc'
Sourcing Tcl script 'hls_script.tcl'
*** tool: vitis_hls is version: 2021.1 ***
INFO: [HLS 200-1510] Running: open_project vhls_dpupostproc_prj 
INFO: [HLS 200-10] Opening project '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dpupostproc_m_axi 
INFO: [HLS 200-1510] Running: add_files src/dpupostproc_vhls.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding design file 'src/dpupostproc_vhls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupostproc_ref.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupostproc_ref.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupostproc_tb.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupostproc_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dpupostproc_main.cpp -cflags -I ./src -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'src/dpupostproc_main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb data_post 
INFO: [HLS 200-10] Adding test bench file 'data_post' to the project
INFO: [HLS 200-1510] Running: open_solution solution_hls_dpupostproc_m_axi -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=./hls_dpupostproc_m_axi.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output ./hls_dpupostproc_m_axi.xo -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[2]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/csim/build'
   Compiling ../../../../src/dpupostproc_main.cpp in debug mode
   Compiling ../../../../src/dpupostproc_tb.cpp in debug mode
   Compiling ../../../../src/dpupostproc_ref.cpp in debug mode
   Compiling ../../../../src/dpupostproc_vhls.cpp in debug mode
   Generating csim.exe
make[2]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/csim/build'

DPU Post-Processing on image size of W= 224 H= 224 and 12 classes


Running ./csim.exe 

Loaded input data file  ./data_post/post_int8_din.bin of size  224  224
REF design with output_fixpos 2
writing REF files
HLS DUT
HLS DUT M_AXI
writing HLS files
HLS Checking results: REF vs. HLS
error in max   value: 0.000000
error in index value: 0.000000
HLS Test done
TEST SUCCESSFULL!
DPU Post-Proc END
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.53 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.68 seconds; current allocated memory: 343.175 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 343.355 MB.
INFO: [HLS 200-10] Analyzing design file 'src/dpupostproc_vhls.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupostproc_vhls.cpp:98:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupostproc_vhls.cpp:372:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/dpupostproc_vhls.cpp:382:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/dpupostproc_vhls.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/dpupostproc_vhls.cpp:98:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.92 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.64 seconds; current allocated memory: 345.162 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::write(hls::vector<char, 16ul> const&)' into 'mm2s(hls::vector<char, 16ul>*, hls::stream<hls::vector<char, 16ul>, 0>&, unsigned short, unsigned short)' (src/dpupostproc_vhls.cpp:208:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::read(hls::vector<char, 16ul>&)' into 'hls::stream<hls::vector<char, 16ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::pragma() const' into 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::pragma() const' into 'hls::vector<char, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::read()' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:252:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::write(hls::vector<ap_int<8>, 12ul> const&)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:302:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:298:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:298:47)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:187)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:273:174)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:187)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:275:174)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:106)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:187)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:277:174)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:106)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:294:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:280:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:283:48)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:283:41)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:106)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:192)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:99)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:288:179)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:43)
INFO: [HLS 214-131] Inlining function 'hls::vector<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:291:106)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::read(hls::vector<ap_int<8>, 12ul>&)' into 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<8>, 12ul>::operator[](unsigned long)' into 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' (src/dpupostproc_vhls.cpp:162:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::read()' into 'softmax2mm(hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, int, unsigned char*, unsigned char*, unsigned short, unsigned short)' (src/dpupostproc_vhls.cpp:331:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<char, 16ul>, 0>::stream(char const*)' into 'hls_dpupostproc_m_axi' (src/dpupostproc_vhls.cpp:384:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<8>, 12ul>, 0>::stream(char const*)' into 'hls_dpupostproc_m_axi' (src/dpupostproc_vhls.cpp:387:32)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<char, 16ul>::_S_ref(char const (&) [16], unsigned long)' into 'std::array<char, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 12ul>::_S_ref(ap_int<8> const (&) [12], unsigned long)' into 'std::array<ap_int<8>, 12ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<char, 16ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:237:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 12ul>::operator[](unsigned long)' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)' (src/dpupostproc_vhls.cpp:237:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 12ul>::operator[](unsigned long)' into 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' (src/dpupostproc_vhls.cpp:150:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' (src/dpupostproc_vhls.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'hls_Arg_Soft_Max_two(hls::vector<ap_int<8>, 12ul>, int, unsigned char*, unsigned char*, unsigned char)' into 'softmax2mm(hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, int, unsigned char*, unsigned char*, unsigned short, unsigned short)' (src/dpupostproc_vhls.cpp:314:0)
INFO: [HLS 214-241] Aggregating maxi variable 'inp_data' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'out' with field bit alignment mode in 96-bits (src/dpupostproc_vhls.cpp:247:21)
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 128-bits (src/dpupostproc_vhls.cpp:246:21)
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp' with field bit alignment mode in 96-bits
INFO: [HLS 214-241] Aggregating scalar variable 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char)::remaining' with field bit alignment mode in 96-bits (src/dpupostproc_vhls.cpp:249:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'agg.tmp6' on dimension 1 (src/dpupostproc_vhls.cpp:149:44)
INFO: [HLS 214-270] Inferring complete partitioning for array 'result.i' on dimension 1 (src/dpupostproc_vhls.cpp:153:8)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'Linputreadoneline_line203'(src/dpupostproc_vhls.cpp:204:5) has been inferred on port 'gmem_in'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/dpupostproc_vhls.cpp:204:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a16i8' into '_llvm.fpga.unpack.none.s_class.hls::vector.0s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector.0s.i128.1' into 'mm2s(hls::vector<char, 16ul>*, hls::stream<hls::vector<char, 16ul>, 0>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (src/dpupostproc_vhls.cpp:273:186)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_class.hls::vectors' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (src/dpupostproc_vhls.cpp:277:186)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'shrinkstreambitwidth(hls::stream<hls::vector<char, 16ul>, 0>&, hls::stream<hls::vector<ap_int<8>, 12ul>, 0>&, unsigned short, unsigned short, unsigned char, unsigned char) (.1)' (src/dpupostproc_vhls.cpp:275:186)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.96 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.82 seconds; current allocated memory: 348.080 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 348.084 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 366.688 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 394.525 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Lflat_line325' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13) in function 'softmax2mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Lresizedatapath_line239' (src/dpupostproc_vhls.cpp:240) in function 'shrinkstreambitwidth' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Linputreadoneline_line203' (src/dpupostproc_vhls.cpp:204:14) in function 'mm2s'.
INFO: [HLS 200-489] Unrolling loop 'L1' (src/dpupostproc_vhls.cpp:154) in function 'softmax2mm' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'L2' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13) in function 'softmax2mm' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'LB_line273' (src/dpupostproc_vhls.cpp:273) in function 'shrinkstreambitwidth' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'LC_line273' (src/dpupostproc_vhls.cpp:273) in function 'shrinkstreambitwidth' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LA_line275' (src/dpupostproc_vhls.cpp:275) in function 'shrinkstreambitwidth' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LB_line275' (src/dpupostproc_vhls.cpp:275) in function 'shrinkstreambitwidth' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LC_line275' (src/dpupostproc_vhls.cpp:275) in function 'shrinkstreambitwidth' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LA_line277' (src/dpupostproc_vhls.cpp:277) in function 'shrinkstreambitwidth' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LB_line277' (src/dpupostproc_vhls.cpp:277) in function 'shrinkstreambitwidth' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LC_line277' (src/dpupostproc_vhls.cpp:277) in function 'shrinkstreambitwidth' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'LD_line283' (src/dpupostproc_vhls.cpp:283) in function 'shrinkstreambitwidth' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'inp_data.data._M_elems.V' (src/dpupostproc_vhls.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (src/dpupostproc_vhls.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dpupostproc_m_axi' (src/dpupostproc_vhls.cpp:384:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'mm2s'
	 'shrinkstreambitwidth'
	 'softmax2mm'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 446.870 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'Linputreadframe_line199' (src/dpupostproc_vhls.cpp:200:12) in function 'mm2s' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 522.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dpupostproc_m_axi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 523.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 523.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2s_Pipeline_Linputreadoneline_line203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Linputreadoneline_line203'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Linputreadoneline_line203'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 523.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 523.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 523.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 524.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Lresizedatapath_line239'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Lresizedatapath_line239'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 524.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 524.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shrinkstreambitwidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 524.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 525.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax2mm_Pipeline_Lflat_line325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Lflat_line325'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 269, loop 'Lflat_line325'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'softmax2mm_Pipeline_Lflat_line325' consists of the following:	'fdiv' operation ('div', src/dpupostproc_vhls.cpp:171) [122]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 527.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 530.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=pixels_to_process) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 530.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 530.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dpupostproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_max_c_channel (from entry_proc_U0 to softmax2mm_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_index_c_channel (from entry_proc_U0 to softmax2mm_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO dpu_fixpos_c_channel (from entry_proc_U0 to softmax2mm_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 530.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 531.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 531.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2s_Pipeline_Linputreadoneline_line203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm2s_Pipeline_Linputreadoneline_line203' pipeline 'Linputreadoneline_line203' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm2s_Pipeline_Linputreadoneline_line203/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2s_Pipeline_Linputreadoneline_line203'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 531.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 533.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239' pipeline 'Lresizedatapath_line239' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shrinkstreambitwidth_Pipeline_Lresizedatapath_line239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 535.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shrinkstreambitwidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'remaining_data' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shrinkstreambitwidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 536.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax2mm_Pipeline_Lflat_line325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax2mm_Pipeline_Lflat_line325' pipeline 'Lflat_line325' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'softmax2mm_Pipeline_Lflat_line325' is 52238 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_12_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax2mm_Pipeline_Lflat_line325'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 552.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax2mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.35 seconds; current allocated memory: 562.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dpupostproc_m_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/gmem_out_max' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/gmem_out_index' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/inp_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/out_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/out_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/dpu_fixpos' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dpupostproc_m_axi/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dpupostproc_m_axi' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'inp_data', 'out_max', 'out_index', 'dpu_fixpos', 'height', 'width' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dpupostproc_m_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 565.267 MB.
INFO: [RTMG 210-279] Implementing memory 'hls_dpupostproc_m_axi_softmax2mm_Pipeline_Lflat_line325_LUT_EXP' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_max_c_channel_U(hls_dpupostproc_m_axi_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_index_c_channel_U(hls_dpupostproc_m_axi_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dpu_fixpos_c_channel_U(hls_dpupostproc_m_axi_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputtoresize_U(hls_dpupostproc_m_axi_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c9_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c10_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resizetosoftmax_U(hls_dpupostproc_m_axi_fifo_w96_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(hls_dpupostproc_m_axi_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_shrinkstreambitwidth_U0_U(hls_dpupostproc_m_axi_start_for_shrinkstreambitwidth_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.11 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.76 seconds; current allocated memory: 570.556 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.89 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.19 seconds; current allocated memory: 578.552 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dpupostproc_m_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dpupostproc_m_axi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 447.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.57 seconds. CPU system time: 2 seconds. Elapsed time: 23.92 seconds; current allocated memory: 578.538 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output ./hls_dpupostproc_m_axi.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/danieleb/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupostproc_m_axi_fadd_32ns_32ns_32_12_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupostproc_m_axi_fadd_32ns_32ns_32_12_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupostproc_m_axi_fadd_32ns_32ns_32_12_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupostproc_m_axi_fdiv_32ns_32ns_32_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupostproc_m_axi_fdiv_32ns_32ns_32_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupostproc_m_axi_fdiv_32ns_32ns_32_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'hls_dpupostproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hls_dpupostproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hls_dpupostproc_m_axi_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Running package_xo -xo_path /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/hls_dpupostproc_m_axi.xo -kernel_name hls_dpupostproc_m_axi -kernel_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/impl/ip/../kernel/kernel.xml -kernel_files /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/src/dpupostproc_vhls.cpp -ip_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/impl/ip/ip_unzip_dir -design_xml /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/.autopilot/db/hls_dpupostproc_m_axi.design.xml -debug_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/.debug -hls_directory /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/vhls_dpupostproc_prj/solution_hls_dpupostproc_m_axi/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 16:47:33 2021...
INFO: [HLS 200-802] Generated output file hls_dpupostproc_m_axi.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.9 seconds. CPU system time: 2.45 seconds. Elapsed time: 19.46 seconds; current allocated memory: 582.831 MB.
INFO: [HLS 200-112] Total CPU user time: 40.51 seconds. Total CPU system time: 5.74 seconds. Total elapsed time: 50.73 seconds; peak allocated memory: 578.552 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 29 16:47:36 2021...
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc'
touch .ip.done
make binary_container_1/dpu.xclbin -C prj/Vitis
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis'
/tools/Xilinx/Vivado/2021.1/bin/vivado -mode batch -source /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/scripts/gen_dpu_xo.tcl -notrace -tclargs binary_container_1/dpu.xo DPUCZDX8G hw ZCU102

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/danieleb/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
source /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/scripts/gen_dpu_xo.tcl -notrace
binary_container_1/dpu.xo
INFO: [IP_Flow 19-5654] Module 'DPUCZDX8G' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/arch_def.vh" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/dpu_conf.vh" from the top-level HDL file.
INFO: [IP_Flow 19-1841] HDL Parser: Add include file "/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/dpu_conf.vh" to file group xilinx_anylanguagesynthesis.
INFO: [IP_Flow 19-1841] HDL Parser: Add include file "/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/dpu_conf.vh" to file group xilinx_anylanguagebehavioralsimulation.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk_2' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk_2' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n_2' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n_2' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_GP0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_HP0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_HP2' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_CONTROL' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-8018] Clock interface aclk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI_GP0'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk_2': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n_2'.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_rst_n_2': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk_2' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3157] Bus Interface 'ap_rst_n_2': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n_2' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagesynthesis (Synthesis)': "/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/dpu_conf.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Synthesis file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:   src/dpu_conf.vh
  /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/dpu_conf.vh
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'src/fingerprint_json.ttcl' found in file group 'Synthesis'.
Resolution: Remove the file from the specified file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': "/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/dpu_conf.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Simulation file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:   src/dpu_conf.vh
  /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/dpu_conf.vh
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'src/fingerprint_json.ttcl' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk_2' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n_2' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 16:47:57 2021...
v++ -t hw --platform /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm --save-temps --config /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/config_file/prj_config --xp param:compiler.userPostSysLinkOverlayTcl=/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/syslink/strip_interconnects.tcl -l --temp_dir binary_container_1 --log_dir binary_container_1/logs --remote_ip_cache binary_container_1/ip_cache -o "binary_container_1/dpu.xclbin" binary_container_1/dpu.xo binary_container_1/softmax.xo ../../ip/vhls_dpupreproc/hls_dpupreproc_m_axi.xo ../../ip/vhls_dpupostproc/hls_dpupostproc_m_axi.xo
WARNING: [v++ 60-1600] The option 'xp' was used directly on the command line, where its usage is deprecated. To ensure input line works for supported operating systems or shells, v++ supports specification for some options in a configuration file. As an alternative, please use options 'advanced.*', 'vivado.*' in a configuration file. Use one or more configuration files along with section headers to define key-value pairs for the advanced properties or parameters. Specify a configuration file using '--config'.
INFO: [v++ 84-14] Sample config file already exists. To regenerate, remove file 'sample_link.ini'.
Option Map File Used: '/tools/Xilinx/Vitis/2021.1/data/vitis/vpp/optMap.xml'

****** v++ v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/reports/link
	Log files: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/logs/link
Running Dispatch Server on port: 45471
INFO: [v++ 60-1548] Creating build summary session with primary output /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/dpu.xclbin.link_summary, at Mon Nov 29 16:48:14 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 29 16:48:14 2021
Running Rule Check Server on port:36851
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/reports/link/v++_link_dpu_guidance.html', at Mon Nov 29 16:48:15 2021
INFO: [v++ 60-895]   Target platform: /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/xilinx_zcu102_base_202110_1/hw/xilinx_zcu102_base_202110_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu102_base_202110_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [16:48:18] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/dpu.xo --xo /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/softmax.xo --xo /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/ip/vhls_dpupreproc/hls_dpupreproc_m_axi.xo --xo /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/ip/vhls_dpupostproc/hls_dpupostproc_m_axi.xo -keep --config /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/syslinkConfig.ini --xpfm /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm --target hw --output_dir /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int --temp_dir /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 29 16:48:19 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/dpu.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/softmax.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupreproc/hls_dpupreproc_m_axi.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/ip/vhls_dpupostproc/hls_dpupostproc_m_axi.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [16:48:21] build_xd_ip_db started: /tools/Xilinx/Vitis/2021.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/xilinx_zcu102_base_202110_1.hpfm -clkid 0 -ip /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/iprepo/xilinx_com_hls_hls_dpupostproc_m_axi_1_0,hls_dpupostproc_m_axi -ip /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/iprepo/xilinx_com_hls_hls_dpupreproc_m_axi_1_0,hls_dpupreproc_m_axi -ip /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/iprepo/xilinx_com_RTLKernel_DPUCZDX8G_1_0,DPUCZDX8G -ip /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/iprepo/xilinx_com_RTLKernel_sfm_xrt_top_1_0,sfm_xrt_top -o /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [16:48:28] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1953.539 ; gain = 0.000 ; free physical = 3055 ; free virtual = 125377
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [16:48:28] cfgen started: /tools/Xilinx/Vitis/2021.1/bin/cfgen  -nk DPUCZDX8G:2 -nk hls_dpupreproc_m_axi:1:hls_dpupreproc_m_axi -nk hls_dpupostproc_m_axi:1:hls_dpupostproc_m_axi -sp DPUCZDX8G_1.M_AXI_GP0:HPC0 -sp DPUCZDX8G_1.M_AXI_HP0:HP0 -sp DPUCZDX8G_1.M_AXI_HP2:HP1 -sp DPUCZDX8G_2.M_AXI_GP0:HPC0 -sp DPUCZDX8G_2.M_AXI_HP0:HP2 -sp DPUCZDX8G_2.M_AXI_HP2:HP3 -clock.freqHz 300000000:DPUCZDX8G_1.aclk -clock.freqHz 600000000:DPUCZDX8G_1.ap_clk_2 -clock.freqHz 300000000:DPUCZDX8G_2.aclk -clock.freqHz 600000000:DPUCZDX8G_2.ap_clk_2 -clock.id 1:hls_dpupreproc_m_axi -clock.id 1:hls_dpupostproc_m_axi -dmclkid 0 -r /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G, num: 2  {DPUCZDX8G_1 DPUCZDX8G_2}
INFO: [CFGEN 83-0]   kernel: hls_dpupreproc_m_axi, num: 1  {hls_dpupreproc_m_axi}
INFO: [CFGEN 83-0]   kernel: hls_dpupostproc_m_axi, num: 1  {hls_dpupostproc_m_axi}
INFO: [CFGEN 83-0]   kernel: sfm_xrt_top, num: 1  {sfm_xrt_top_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_1, k_port: M_AXI_GP0, sptag: HPC0
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_1, k_port: M_AXI_HP0, sptag: HP0
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_1, k_port: M_AXI_HP2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_2, k_port: M_AXI_GP0, sptag: HPC0
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_2, k_port: M_AXI_HP0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_2, k_port: M_AXI_HP2, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_instr_addr to HPC0 for directive DPUCZDX8G_1.M_AXI_GP0:HPC0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_prof_addr to HPC0 for directive DPUCZDX8G_1.M_AXI_GP0:HPC0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base0_addr to HP0 for directive DPUCZDX8G_1.M_AXI_HP0:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base1_addr to HP0 for directive DPUCZDX8G_1.M_AXI_HP0:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base2_addr to HP0 for directive DPUCZDX8G_1.M_AXI_HP0:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base3_addr to HP0 for directive DPUCZDX8G_1.M_AXI_HP0:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base4_addr to HP1 for directive DPUCZDX8G_1.M_AXI_HP2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base5_addr to HP1 for directive DPUCZDX8G_1.M_AXI_HP2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base6_addr to HP1 for directive DPUCZDX8G_1.M_AXI_HP2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base7_addr to HP1 for directive DPUCZDX8G_1.M_AXI_HP2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_instr_addr to HPC0 for directive DPUCZDX8G_2.M_AXI_GP0:HPC0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_prof_addr to HPC0 for directive DPUCZDX8G_2.M_AXI_GP0:HPC0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base0_addr to HP2 for directive DPUCZDX8G_2.M_AXI_HP0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base1_addr to HP2 for directive DPUCZDX8G_2.M_AXI_HP0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base2_addr to HP2 for directive DPUCZDX8G_2.M_AXI_HP0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base3_addr to HP2 for directive DPUCZDX8G_2.M_AXI_HP0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base4_addr to HP3 for directive DPUCZDX8G_2.M_AXI_HP2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base5_addr to HP3 for directive DPUCZDX8G_2.M_AXI_HP2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base6_addr to HP3 for directive DPUCZDX8G_2.M_AXI_HP2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base7_addr to HP3 for directive DPUCZDX8G_2.M_AXI_HP2:HP3
INFO: [CFGEN 83-2226] Inferring mapping for argument hls_dpupreproc_m_axi.img_inp to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument hls_dpupreproc_m_axi.img_out to HP1
INFO: [CFGEN 83-2226] Inferring mapping for argument hls_dpupostproc_m_axi.inp_data to HP2
INFO: [CFGEN 83-2226] Inferring mapping for argument hls_dpupostproc_m_axi.out_max to HP3
INFO: [CFGEN 83-2226] Inferring mapping for argument hls_dpupostproc_m_axi.out_index to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument sfm_xrt_top_1.sm_src_addr to HP1
INFO: [CFGEN 83-2226] Inferring mapping for argument sfm_xrt_top_1.sm_dst_addr to HP1
INFO: [SYSTEM_LINK 82-37] [16:48:31] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1953.539 ; gain = 0.000 ; free physical = 3053 ; free virtual = 125376
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [16:48:31] cf2bd started: /tools/Xilinx/Vitis/2021.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/_sysl/.xsd --temp_dir /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link --output_dir /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [16:48:34] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1953.539 ; gain = 0.000 ; free physical = 3039 ; free virtual = 125373
INFO: [v++ 60-1441] [16:48:34] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1885.910 ; gain = 0.000 ; free physical = 3078 ; free virtual = 125412
INFO: [v++ 60-1443] [16:48:34] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/sdsl.dat -rtd /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/cf2sw.rtd -nofilter /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/cf2sw_full.rtd -xclbin /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/xclbin_orig.xml -o /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/run_link
INFO: [v++ 60-1441] [16:48:38] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1885.910 ; gain = 0.000 ; free physical = 3076 ; free virtual = 125412
INFO: [v++ 60-1443] [16:48:38] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/run_link
INFO: [v++ 60-1441] [16:48:38] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1885.910 ; gain = 0.000 ; free physical = 3073 ; free virtual = 125408
INFO: [v++ 60-1443] [16:48:38] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm --remote_ip_cache /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/ip_cache -s --output_dir /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int --log_dir /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/logs/link --report_dir /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/reports/link --config /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/vplConfig.ini -k /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link --no-info --iprepo /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/xo/ip_repo/xilinx_com_hls_hls_dpupostproc_m_axi_1_0 --iprepo /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/xo/ip_repo/xilinx_com_hls_hls_dpupreproc_m_axi_1_0 --iprepo /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_sfm_xrt_top_1_0 --iprepo /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0 --messageDb /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/run_link/vpl.pb /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/run_link

****** vpl v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu102_base_202110_1
INFO: [VPL 60-1032] Extracting hardware platform to /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/vivado/vpl/.local/hw_platform
[16:48:52] Run vpl: Step create_project: Started
Creating Vivado project.
[16:48:58] Run vpl: Step create_project: Completed
[16:48:58] Run vpl: Step create_bd: Started
[16:49:37] Run vpl: Step create_bd: Completed
[16:49:37] Run vpl: Step update_bd: Started
[16:49:38] Run vpl: Step update_bd: Completed
[16:49:38] Run vpl: Step generate_target: Started
[16:50:56] Run vpl: Step generate_target: RUNNING...
[16:51:02] Run vpl: Step generate_target: Completed
[16:51:02] Run vpl: Step config_hw_runs: Started
[16:51:12] Run vpl: Step config_hw_runs: Completed
[16:51:12] Run vpl: Step synth: Started
[16:51:45] Block-level synthesis in progress, 0 of 26 jobs complete, 8 jobs running.
[16:52:16] Block-level synthesis in progress, 3 of 26 jobs complete, 5 jobs running.
[16:52:48] Block-level synthesis in progress, 9 of 26 jobs complete, 6 jobs running.
[16:53:20] Block-level synthesis in progress, 12 of 26 jobs complete, 6 jobs running.
[16:53:52] Block-level synthesis in progress, 18 of 26 jobs complete, 4 jobs running.
[16:54:23] Block-level synthesis in progress, 21 of 26 jobs complete, 4 jobs running.
[16:54:55] Block-level synthesis in progress, 22 of 26 jobs complete, 3 jobs running.
[16:55:27] Block-level synthesis in progress, 23 of 26 jobs complete, 2 jobs running.
[16:55:59] Block-level synthesis in progress, 23 of 26 jobs complete, 2 jobs running.
[16:56:31] Block-level synthesis in progress, 23 of 26 jobs complete, 2 jobs running.
[16:57:03] Block-level synthesis in progress, 23 of 26 jobs complete, 2 jobs running.
[16:57:35] Block-level synthesis in progress, 23 of 26 jobs complete, 2 jobs running.
[16:58:07] Block-level synthesis in progress, 23 of 26 jobs complete, 2 jobs running.
[16:58:39] Block-level synthesis in progress, 24 of 26 jobs complete, 1 job running.
[16:59:12] Block-level synthesis in progress, 24 of 26 jobs complete, 1 job running.
[16:59:44] Block-level synthesis in progress, 24 of 26 jobs complete, 1 job running.
[17:00:15] Block-level synthesis in progress, 24 of 26 jobs complete, 1 job running.
[17:00:47] Block-level synthesis in progress, 24 of 26 jobs complete, 1 job running.
[17:01:19] Block-level synthesis in progress, 24 of 26 jobs complete, 1 job running.
[17:01:51] Block-level synthesis in progress, 24 of 26 jobs complete, 1 job running.
[17:02:23] Block-level synthesis in progress, 25 of 26 jobs complete, 0 jobs running.
[17:02:55] Top-level synthesis in progress.
[17:03:27] Top-level synthesis in progress.
[17:03:40] Run vpl: Step synth: Completed
[17:03:40] Run vpl: Step impl: Started
[17:06:53] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 18m 13s 

[17:06:53] Starting logic optimization..
[17:07:57] Phase 1 Retarget
[17:07:57] Phase 2 Constant propagation
[17:07:57] Phase 3 Sweep
[17:07:57] Phase 4 BUFG optimization
[17:08:29] Phase 5 Shift Register Optimization
[17:08:29] Phase 6 Post Processing Netlist
[17:09:32] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 39s 

[17:09:32] Starting logic placement..
[17:09:32] Phase 1 Placer Initialization
[17:09:32] Phase 1.1 Placer Initialization Netlist Sorting
[17:09:32] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[17:10:05] Phase 1.3 Build Placer Netlist Model
[17:11:09] Phase 1.4 Constrain Clocks/Macros
[17:11:41] Phase 2 Global Placement
[17:11:41] Phase 2.1 Floorplanning
[17:11:41] Phase 2.1.1 Partition Driven Placement
[17:11:41] Phase 2.1.1.1 PBP: Partition Driven Placement
[17:13:48] Phase 2.1.1.2 PBP: Clock Region Placement
[17:14:21] Phase 2.1.1.3 PBP: Discrete Incremental
[17:14:21] Phase 2.1.1.4 PBP: Compute Congestion
[17:14:21] Phase 2.1.1.5 PBP: Macro Placement
[17:14:21] Phase 2.1.1.6 PBP: UpdateTiming
[17:14:53] Phase 2.1.1.7 PBP: Add part constraints
[17:14:53] Phase 2.2 Update Timing before SLR Path Opt
[17:14:53] Phase 2.3 Post-Processing in Floorplanning
[17:14:53] Phase 2.4 Global Placement Core
[17:20:13] Phase 2.4.1 Physical Synthesis In Placer
[17:21:17] Phase 3 Detail Placement
[17:21:17] Phase 3.1 Commit Multi Column Macros
[17:21:49] Phase 3.2 Commit Most Macros & LUTRAMs
[17:22:21] Phase 3.3 Small Shape DP
[17:22:21] Phase 3.3.1 Small Shape Clustering
[17:22:53] Phase 3.3.2 Flow Legalize Slice Clusters
[17:22:53] Phase 3.3.3 Slice Area Swap
[17:23:25] Phase 3.4 Re-assign LUT pins
[17:23:25] Phase 3.5 Pipeline Register Optimization
[17:23:58] Phase 3.6 Fast Optimization
[17:24:30] Phase 4 Post Placement Optimization and Clean-Up
[17:24:30] Phase 4.1 Post Commit Optimization
[17:25:34] Phase 4.1.1 Post Placement Optimization
[17:25:34] Phase 4.1.1.1 BUFG Insertion
[17:25:34] Phase 1 Physical Synthesis Initialization
[17:26:06] Phase 4.1.1.2 Post Placement Timing Optimization
[17:27:10] Phase 4.2 Post Placement Cleanup
[17:27:10] Phase 4.3 Placer Reporting
[17:27:10] Phase 4.3.1 Print Estimated Congestion
[17:27:10] Phase 4.4 Final Placement Cleanup
[17:34:07] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 24m 34s 

[17:34:07] Starting logic routing..
[17:34:40] Phase 1 Build RT Design
[17:35:12] Phase 2 Router Initialization
[17:35:12] Phase 2.1 Fix Topology Constraints
[17:35:12] Phase 2.2 Pre Route Cleanup
[17:35:12] Phase 2.3 Global Clock Net Routing
[17:35:12] Phase 2.4 Update Timing
[17:37:20] Phase 3 Initial Routing
[17:37:20] Phase 3.1 Global Routing
[17:38:24] Phase 4 Rip-up And Reroute
[17:38:24] Phase 4.1 Global Iteration 0
[17:56:36] Phase 4.2 Global Iteration 1
[17:58:44] Phase 4.3 Global Iteration 2
[18:00:52] Phase 4.4 Global Iteration 3
[18:02:28] Phase 4.5 Global Iteration 4
[18:06:13] Phase 4.6 Global Iteration 5
[18:07:17] Phase 5 Delay and Skew Optimization
[18:07:17] Phase 5.1 Delay CleanUp
[18:07:17] Phase 5.2 Clock Skew Optimization
[18:07:17] Phase 6 Post Hold Fix
[18:07:17] Phase 6.1 Hold Fix Iter
[18:07:17] Phase 6.1.1 Update Timing
[18:08:22] Phase 7 Route finalize
[18:08:22] Phase 8 Verifying routed nets
[18:08:22] Phase 9 Depositing Routes
[18:08:22] Phase 10 Resolve XTalk
[18:08:22] Phase 11 Route finalize
[18:08:22] Phase 12 Post Router Timing
[18:09:26] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 35m 18s 

[18:09:26] Starting bitstream generation..
[18:13:11] Creating bitmap...
[18:13:43] Writing bitstream ./xilinx_zcu102_base_wrapper.bit...
[18:13:43] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 04m 16s 
[18:14:02] Run vpl: Step impl: Completed
[18:14:04] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [18:14:05] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:52 ; elapsed = 01:25:27 . Memory (MB): peak = 1885.910 ; gain = 0.000 ; free physical = 11432 ; free virtual = 124505
INFO: [v++ 60-1443] [18:14:05] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/address_map.xml -sdsl /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/sdsl.dat -xclbin /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/xclbin_orig.xml -rtd /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/dpu.rtd -o /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/dpu.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [18:14:08] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1885.910 ; gain = 0.000 ; free physical = 12402 ; free virtual = 125479
INFO: [v++ 60-1443] [18:14:08] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/dpu.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/dpu_xml.rtd --add-section BUILD_METADATA:JSON:/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/dpu_build.rtd --add-section EMBEDDED_METADATA:RAW:/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/dpu.xml --add-section SYSTEM_METADATA:RAW:/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zcu102_base_202110_1_202110_1 --output /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/dpu.xclbin
INFO: [v++ 60-1454] Run Directory: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/run_link
XRT Build Version: 2.11.0 (Vitis)
       Build Date: 2021-05-09 10:44:26
          Hash ID: bd505ed07a214de4e81766cde606efa4f8eb1bbb
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 26510911 bytes
Format : RAW
File   : '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/dpu_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 10397 bytes
Format : JSON
File   : '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/dpu_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 18508 bytes
Format : RAW
File   : '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/dpu.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 32345 bytes
Format : RAW
File   : '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (26594569 bytes) to the output file: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/dpu.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [18:14:10] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1885.910 ; gain = 0.000 ; free physical = 12376 ; free virtual = 125480
INFO: [v++ 60-1443] [18:14:10] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/dpu.xclbin.info --input /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/dpu.xclbin
INFO: [v++ 60-1454] Run Directory: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/run_link
INFO: [v++ 60-1441] [18:14:11] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1885.910 ; gain = 0.000 ; free physical = 12375 ; free virtual = 125479
INFO: [v++ 60-1443] [18:14:11] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/link/run_link
INFO: [v++ 60-1441] [18:14:11] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1885.910 ; gain = 0.000 ; free physical = 12375 ; free virtual = 125479
WARNING: [v++ 60-2336] Parameter compiler.enableSlrComputeUnitDrc was set to true, but no SLRs were specified via the command line.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/reports/link/system_estimate_dpu.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created binary_container_1/dpu.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/reports/link/v++_link_dpu_guidance.html
	Timing Report: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/reports/link/imp/impl_1_xilinx_zcu102_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/logs/link/vivado.log
	Steps Log File: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/dpu.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 26m 9s
INFO: [v++ 60-1653] Closing dispatch client.
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis'
touch .vitis.done
make all -C host_apps
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps'
#make prepare_files
make all -C preproc
make[2]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/preproc'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/preproc'
make all -C postproc
make[2]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/postproc'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/postproc'
make all -C pre2dpu2post
make[2]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/pre2dpu2post'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps/pre2dpu2post'
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/makefile_flow/host_apps'
touch .host_apps.done
make package -C prj/Vitis
make[1]: Entering directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis'
v++ -t hw --platform /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm -p binary_container_1/dpu.xclbin  -o dpu.xclbin --package.out_dir binary_container_1 \
   --package.rootfs /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1//rootfs.ext4 \
   --package.sd_file /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd//xilinx-zynqmp-common-v2021.1//Image \
   --package.sd_file ../../app \
   --package.sd_file ../../host_apps/preproc/host_preproc_xrt \
   --package.sd_file ../../host_apps/preproc/data_pre \
   --package.sd_file ../../host_apps/postproc/host_postproc_xrt \
   --package.sd_file ../../host_apps/postproc/data_post \
   --package.sd_file ../../host_apps/pre2dpu2post/data_pre2dpu2post \
   --package.sd_file ../../host_apps/pre2dpu2post/host_pre2dpu2post_xrt \
   --package.sd_file ../../host_apps/model
Option Map File Used: '/tools/Xilinx/Vitis/2021.1/data/vitis/vpp/optMap.xml'

****** v++ v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/_x/reports/package
	Log files: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/_x/logs/package
Running Dispatch Server on port: 41447
INFO: [v++ 60-1548] Creating build summary session with primary output /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/dpu.xclbin.package_summary, at Mon Nov 29 18:14:24 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 29 18:14:24 2021
Running Rule Check Server on port:38035
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/_x/reports/package/v++_package_dpu_guidance.html', at Mon Nov 29 18:14:25 2021
INFO: [v++ 60-895]   Target platform: /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/xilinx_zcu102_base_202110_1/xilinx_zcu102_base_202110_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/xilinx_zcu102_base_202110_1/hw/xilinx_zcu102_base_202110_1.xsa'
INFO: [v++ 60-2256] Packaging for hardware
WARNING: [v++ 82-1147] Kernel image is not specified for linux domain
INFO: [v++ 82-1025] generating bootimage


****** Xilinx Bootgen v2021.1
  **** Build date : Jun 10 2021-20:11:31
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

[WARNING]: [fsbl_config] a53_x64 | a53_x32 | r5_single | r5_dual is no more supported. Use 'destination_cpu' attribute for bootloader partition

[INFO]   : Bootimage generated successfully

INFO: [v++ 82-1018] deleting existing sd_card directory
INFO: [v++ 82-1011] creating sd_card directory
INFO: [v++ 82-1083] Deleting existing sd_card.img
INFO: [v++ 82-3528] mkfsimage command run: /tools/Xilinx/Vitis/2021.1/scripts/vitis/util/mkfsImage.sh -s /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/sd_card/ -o /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/binary_container_1/sd_card.img -e /media/danieleb/DATA/newMPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/xilinx-zynqmp-common-v2021.1/rootfs.ext4
FATSIZE:1024
fat_start:63
fat_end:2096639
fat_sector:2096577
ext4_start:0
ext4_sector:5269084
EXT4SIZE:3072
TOTALSIZE:4096
dummy_ext4_sector:1022372
sd_card_fat_start:2048
sd_card_ext4_start:2000896
dummy_ext4_start:7269980
2096577+0 records in
2096577+0 records out
1073447424 bytes (1.1 GB, 1.0 GiB) copied, 56.3795 s, 19.0 MB/s
5269084+0 records in
5269084+0 records out
2697771008 bytes (2.7 GB, 2.5 GiB) copied, 175.249 s, 15.4 MB/s
1022372+0 records in
1022372+0 records out
523454464 bytes (523 MB, 499 MiB) copied, 29.7759 s, 17.6 MB/s
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/dpu.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis/dpu.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 48s
INFO: [v++ 60-1653] Closing dispatch client.
cp ./binary_*/link/vivado/vpl/prj/prj*/sources_1/bd/*/hw_handoff/*.hwh ./binary_*/sd_card
cp ./binary_*/link/vivado/vpl/prj/prj.gen/sources_1/bd/*/ip/*_DPUCZDX8G_1_0/arch.json ./binary_*/sd_card
make[1]: Leaving directory '/media/danieleb/DATA/tmp/MPSOCDPU-PRE-POST-PL-ACC/files/dpu_trd/prj/Vitis'
touch .package.done
