#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Jun 27 14:24:09 2017
# Process ID: 19816
# Log file: E:/zybo_base_system3/project_2/project_2.runs/impl_1/system_wrapper.rdi
# Journal file: E:/zybo_base_system3/project_2/project_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from E:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from E:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from E:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from E:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from E:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from E:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from E:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1.xdc] for cell 'system_i/LEDs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1.xdc] for cell 'system_i/LEDs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1_board.xdc] for cell 'system_i/LEDs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1_board.xdc] for cell 'system_i/LEDs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'RED_O[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'RED_O[1]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'RED_O[2]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'RED_O[3]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'RED_O[4]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'RED_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'RED_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[1]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[2]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[3]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[4]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[5]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[1]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[2]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[3]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[4]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'VSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'HSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'VSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'HSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'VSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'HSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_P'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D0_P'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D1_P'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D2_P'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_*'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D*'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'HDMI_OEN[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'HDMI_OEN[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'AC_BCLK[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'AC_MUTE_N[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'AC_PBLRC[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'AC_RECLRC[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AC_SDATA_O[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'AC_SDATA_I'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'AC*'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:77]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:90]
WARNING: [Vivado 12-627] No clocks matched 'axi_dispctrl_1_PXL_CLK_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:90]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:90]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_clocks axi_dispctrl_1_PXL_CLK_O]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:90]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'axi_dispctrl_1_PXL_CLK_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:91]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:91]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-from [get_clocks axi_dispctrl_1_PXL_CLK_O]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:91]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-508] No pins matched 'system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:93]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_generated_clock constraint with option '-objects [get_pins system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:93]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'vga_pxlclk'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:94]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:94]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-from [get_clocks vga_pxlclk]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:94]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'vga_pxlclk'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:95]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:95]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_clocks vga_pxlclk]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:95]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
Finished Parsing XDC File [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc]
Parsing XDC File [E:/zybo_base_system3/project_2/project_2.runs/impl_1/.Xil/Vivado-19816-/dcp/system_wrapper.xdc]
Finished Parsing XDC File [E:/zybo_base_system3/project_2/project_2.runs/impl_1/.Xil/Vivado-19816-/dcp/system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 848.066 ; gain = 664.426
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 851.363 ; gain = 3.262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2364c8b38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 851.363 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 170 cells.
Phase 2 Constant Propagation | Checksum: 221581672

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.448 . Memory (MB): peak = 851.363 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 218 unconnected nets.
INFO: [Opt 31-11] Eliminated 356 unconnected cells.
Phase 3 Sweep | Checksum: 2ad4b7f40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.846 . Memory (MB): peak = 851.363 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2ad4b7f40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.871 . Memory (MB): peak = 851.363 ; gain = 0.000
Implement Debug Cores | Checksum: 2364c8b38
Logic Optimization | Checksum: 2364c8b38

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 2ad4b7f40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 851.363 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 50 Warnings, 50 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 852.320 ; gain = 0.035
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 855.277 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 855.277 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 155a5b619

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 855.277 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 155a5b619

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 855.277 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 155a5b619

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 855.277 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 15fb4191f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 855.277 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: 15fb4191f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.441 . Memory (MB): peak = 855.277 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 15fb4191f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 855.277 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 172b439fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 855.277 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1ee4b19ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 856.648 ; gain = 1.371
Phase 1.1.8.1 Place Init Design | Checksum: 1ab8848f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 856.648 ; gain = 1.371
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1ab8848f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 856.648 ; gain = 1.371

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1ab8848f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 856.648 ; gain = 1.371
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1ab8848f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 856.648 ; gain = 1.371
Phase 1.1 Placer Initialization Core | Checksum: 1ab8848f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 856.648 ; gain = 1.371
Phase 1 Placer Initialization | Checksum: 1ab8848f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 856.648 ; gain = 1.371

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 1e4766296

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 859.367 ; gain = 4.090
Phase 2 Global Placement | Checksum: 233ca1b8b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 859.633 ; gain = 4.355

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 233ca1b8b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 859.633 ; gain = 4.355

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d83e95bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.957 ; gain = 12.680

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 225250605

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.957 ; gain = 12.680

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 18ea16f9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 869.109 ; gain = 13.832

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 26da6baa0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 870.070 ; gain = 14.793

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26da6baa0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 870.070 ; gain = 14.793
Phase 3 Detail Placement | Checksum: 26da6baa0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 870.070 ; gain = 14.793

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 25fd5d159

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 870.070 ; gain = 14.793

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 27aed939e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 870.070 ; gain = 14.793
Phase 4.2 Post Placement Optimization | Checksum: 27aed939e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 870.070 ; gain = 14.793

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 27aed939e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 870.070 ; gain = 14.793

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 27aed939e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 870.070 ; gain = 14.793

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1e72fa558

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 871.039 ; gain = 15.762

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1e72fa558

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 871.039 ; gain = 15.762

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1e72fa558

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 871.039 ; gain = 15.762

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=3.926  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1e72fa558

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 871.148 ; gain = 15.871
Phase 4.4 Placer Reporting | Checksum: 1e72fa558

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 871.148 ; gain = 15.871

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 254421777

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 871.148 ; gain = 15.871
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 254421777

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 871.148 ; gain = 15.871
Ending Placer Task | Checksum: 22959e7f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 871.148 ; gain = 15.871
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 51 Warnings, 50 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 877.895 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.208 . Memory (MB): peak = 877.895 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 22959e7f6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 964.699 ; gain = 80.805
Phase 1 Build RT Design | Checksum: af823e7c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 964.699 ; gain = 80.805

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: af823e7c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 964.699 ; gain = 80.805

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: af823e7c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 968.945 ; gain = 85.051

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 1d389305f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 1d389305f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 1d389305f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 975.063 ; gain = 91.168
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 1d389305f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 975.063 ; gain = 91.168
Phase 2.5 Update Timing | Checksum: 1d389305f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 975.063 ; gain = 91.168
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.11   | TNS=0      | WHS=-0.143 | THS=-20    |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 1d389305f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 975.063 ; gain = 91.168
Phase 2 Router Initialization | Checksum: 1d389305f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7030aaf6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 1b2d902a6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 1b2d902a6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.42   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 51055e68

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168
Phase 4.1 Global Iteration 0 | Checksum: 51055e68

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.42   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168
Phase 4.2 Global Iteration 1 | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168
Phase 4 Rip-up And Reroute | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.44   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.44   | TNS=0      | WHS=0.021  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168
Phase 6 Post Hold Fix | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.526605 %
  Global Horizontal Routing Utilization  = 0.721967 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 172f1404e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: cd876ea5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.442  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: cd876ea5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: cd876ea5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 975.063 ; gain = 91.168

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 975.063 ; gain = 91.168
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 51 Warnings, 50 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 975.063 ; gain = 97.168
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/zybo_base_system3/project_2/project_2.runs/impl_1/system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 975.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 14:24:49 2017...
