$date
	Tue Oct  6 18:43:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testRete1 $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module myRete1 $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#3
1#
#6
1"
0#
#9
0!
1#
#14
