ECHO is off.
ECHO is off.
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'ADMIN' on host 'admin-pc' (Windows NT_amd64 version 6.2) on Wed Jan 31 18:25:52 +0700 2024
INFO: [HLS 200-10] In directory 'C:/Users/ADMIN/GithubClonedRepo/decode'
Sourcing Tcl script 'C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project LSI_decoder 
INFO: [HLS 200-10] Opening project 'C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder'.
INFO: [HLS 200-1510] Running: set_top decode 
INFO: [HLS 200-1510] Running: add_files activation.h 
INFO: [HLS 200-10] Adding design file 'activation.h' to the project
INFO: [HLS 200-1510] Running: add_files decode.cpp 
INFO: [HLS 200-10] Adding design file 'decode.cpp' to the project
INFO: [HLS 200-1510] Running: add_files decode.h 
INFO: [HLS 200-10] Adding design file 'decode.h' to the project
INFO: [HLS 200-1510] Running: add_files defines.h 
INFO: [HLS 200-10] Adding design file 'defines.h' to the project
INFO: [HLS 200-1510] Running: add_files input_decode.h 
INFO: [HLS 200-10] Adding design file 'input_decode.h' to the project
INFO: [HLS 200-1510] Running: add_files weights.h 
INFO: [HLS 200-10] Adding design file 'weights.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb decode_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'decode_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -disable_deadlock_detection=1
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_dataflow_profiling=1
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_fifo_sizing=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -disable_deadlock_detection -enable_dataflow_profiling -enable_fifo_sizing -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -disable_deadlock_detection -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_decode_util.cpp
   Compiling decode_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_decode.cpp
   Compiling decode.cpp_pre.cpp.tb.cpp
   Compiling apatb_decode_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
2.56673e-05	7.25593e-06	1.08965e-07	2.51457e-08	8.3819e-09	6.51926e-09	9.31323e-10	9.31323e-10	9.31323e-10	0	0	0	0	9.31323e-10	0	0	0	5.58794e-09	2.79397e-09	1.86265e-09	3.44589e-08	1.10827e-07	4.32134e-07	2.40281e-07	3.76254e-07	1.24518e-06	8.60542e-07	3.57162e-06	 
7.63685e-08	1.49012e-08	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	7.83242e-07	 
6.0536e-08	6.23986e-08	6.51926e-09	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	9.31323e-10	3.72529e-09	6.51926e-09	5.20796e-06	 
7.72998e-08	8.75443e-08	7.35745e-08	1.30385e-08	8.3819e-09	1.86265e-09	9.31323e-10	9.31323e-10	9.31323e-10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2.79397e-09	1.49012e-08	2.04146e-06	 
6.51926e-08	1.10641e-06	2.95136e-06	3.5651e-06	7.22706e-06	6.48107e-06	6.56489e-06	3.81283e-06	1.43703e-06	1.35973e-07	4.74975e-08	1.58325e-08	7.45058e-09	1.21072e-08	5.58794e-09	9.31323e-10	0	0	0	2.79397e-09	3.72529e-09	7.45058e-09	5.58794e-09	2.79397e-09	2.79397e-09	2.79397e-08	8.19564e-08	2.52388e-06	 
3.60422e-07	6.98771e-06	2.02972e-05	5.15999e-05	0.000428335	0.00260621	0.00411865	0.00368026	0.0016814	0.000320151	0.00013253	6.35749e-05	7.05943e-05	2.80263e-05	7.98143e-06	9.22941e-07	5.15953e-07	5.17815e-07	4.44241e-07	6.10016e-07	4.82425e-07	9.1549e-07	3.69735e-07	8.47504e-08	4.56348e-08	1.07102e-07	8.10251e-08	2.63657e-06	 
6.14673e-08	8.50298e-07	4.07919e-06	2.69869e-05	0.000854868	0.0231272	0.0800241	0.154245	0.0981301	0.0212992	0.00899098	0.00448354	0.00422767	0.00183316	0.00117996	0.000258274	0.000154124	0.000165002	0.000186614	0.000215996	0.000113781	0.000190567	4.21843e-05	1.55251e-06	3.92087e-07	4.83356e-07	1.94646e-07	3.55765e-06	 
8.6613e-08	1.26194e-06	2.48943e-06	1.63978e-05	0.000846657	0.052266	0.451617	0.80742	0.804476	0.546033	0.362893	0.195401	0.181288	0.15011	0.175767	0.128562	0.0687783	0.0381429	0.0617457	0.0714933	0.0206494	0.00904376	0.000243751	2.8694e-06	1.45938e-06	6.6217e-07	1.08965e-07	2.18861e-06	 
1.4659e-06	2.61702e-05	1.23428e-05	2.31788e-05	0.000673553	0.0482253	0.577074	0.912559	0.947124	0.884085	0.798298	0.725792	0.741183	0.78853	0.801667	0.787249	0.675356	0.549348	0.660781	0.75752	0.445289	0.0462138	0.000370772	5.68572e-06	7.10227e-06	1.4361e-06	1.95578e-07	2.51085e-06	 
3.44031e-06	1.6056e-05	6.0834e-06	1.73543e-05	0.000322301	0.0167588	0.213181	0.671281	0.813668	0.621339	0.512527	0.540994	0.582725	0.650525	0.677373	0.575951	0.464981	0.475874	0.718636	0.925262	0.877372	0.304835	0.00280248	2.46093e-05	1.47959e-05	7.56234e-07	7.72998e-08	7.71135e-07	 
1.16229e-06	3.88641e-06	2.06288e-06	7.00448e-06	5.96829e-05	0.00110199	0.0106348	0.0618807	0.129468	0.0747635	0.0890778	0.12307	0.138683	0.144824	0.162257	0.119657	0.131363	0.266794	0.612446	0.941318	0.929541	0.447404	0.00455835	4.18853e-05	1.69501e-05	7.73929e-07	9.22009e-08	8.8755e-07	 
1.44262e-06	3.03239e-06	3.53344e-06	1.22404e-05	2.81511e-05	0.000176392	0.000522621	0.00175486	0.00312368	0.0024413	0.00499785	0.0140587	0.0192378	0.0251388	0.0301644	0.020892	0.0395089	0.131448	0.575153	0.950561	0.878928	0.200952	0.00242521	3.65805e-05	2.06456e-05	5.16884e-07	7.91624e-08	1.3262e-06	 
3.42261e-06	5.05149e-06	1.013e-05	1.0075e-05	6.44196e-06	1.21482e-05	1.09589e-05	3.01609e-05	6.53025e-05	0.000179254	0.000694497	0.00288802	0.00444383	0.00617585	0.00872951	0.012073	0.045667	0.242082	0.804095	0.938393	0.517992	0.0171202	0.000223739	1.11619e-05	1.33151e-05	2.1141e-07	4.74975e-08	1.00397e-06	 
4.08385e-06	3.80166e-06	4.94067e-06	1.3439e-06	7.62753e-07	4.08851e-07	3.00817e-07	1.03936e-06	3.65265e-06	2.38335e-05	0.000116168	0.000805558	0.00189266	0.00375824	0.00816964	0.0184782	0.0953891	0.601757	0.913501	0.793631	0.0722362	0.00056874	1.90092e-05	2.81539e-06	3.66475e-06	1.67638e-07	3.63216e-08	4.10713e-07	 
4.22075e-06	1.27312e-06	3.29688e-07	4.19095e-08	1.67638e-08	7.45058e-09	9.31323e-09	3.63216e-08	1.42492e-07	1.16881e-06	1.40853e-05	0.000194261	0.00118562	0.00657628	0.0239489	0.0986424	0.476707	0.888336	0.900561	0.323244	0.00580311	6.01048e-05	3.51202e-06	1.37277e-06	3.72063e-06	2.98023e-07	5.86733e-08	4.57279e-07	 
8.48901e-06	9.78354e-06	3.54368e-06	4.56348e-07	9.68575e-08	1.95578e-08	8.3819e-09	4.65661e-09	1.11759e-08	1.95578e-07	4.57373e-06	5.03128e-05	0.000216537	0.00156805	0.0265795	0.464576	0.928892	0.964447	0.74092	0.0281433	0.000787293	1.01915e-05	1.57673e-06	3.35369e-06	1.13202e-05	1.02539e-06	1.30385e-07	1.95578e-06	 
1.92029e-05	8.23382e-06	1.66055e-06	8.3819e-08	8.3819e-09	9.31323e-10	0	0	9.31323e-10	5.12227e-08	1.2666e-06	7.69738e-06	2.84826e-05	0.000456788	0.0494275	0.774767	0.957348	0.880263	0.148499	0.00249916	0.000247071	4.6771e-06	2.33389e-06	3.20002e-06	5.50225e-06	1.2489e-06	1.36904e-07	3.78955e-06	 
9.05804e-06	1.41282e-06	9.12696e-08	9.31323e-10	0	0	0	0	0	3.35276e-08	1.11759e-06	4.98164e-06	3.20636e-05	0.00261399	0.239463	0.940601	0.974923	0.599987	0.018415	0.000405362	5.77653e-05	1.35228e-06	9.40636e-07	1.13156e-06	3.06033e-06	3.49712e-06	6.67758e-07	1.8239e-05	 
4.44055e-06	3.65078e-07	2.04891e-08	0	0	0	0	0	0	4.56348e-08	2.35531e-06	2.47881e-05	0.000553125	0.0625513	0.76873	0.978124	0.934325	0.0938898	0.00121215	4.39007e-05	1.83042e-05	1.6503e-06	4.56441e-06	1.00983e-05	1.92039e-05	1.6883e-05	5.52926e-06	7.66926e-05	 
6.50529e-06	1.20141e-06	8.9407e-08	4.65661e-09	2.79397e-09	1.86265e-09	9.31323e-10	1.86265e-09	1.86265e-09	5.21541e-08	2.36556e-06	5.87432e-05	0.00462136	0.384037	0.963512	0.962457	0.426445	0.00239425	8.11033e-05	2.78689e-05	2.97436e-05	5.07571e-06	3.49786e-05	3.41572e-05	1.44737e-05	9.22941e-06	2.32272e-06	5.26281e-05	 
1.07847e-05	1.8999e-06	4.37722e-08	5.58794e-09	2.6077e-08	8.10251e-08	6.0536e-08	3.35276e-08	2.14204e-08	2.15136e-07	1.71531e-05	0.000695655	0.0744733	0.847997	0.976506	0.722616	0.0243621	0.000125993	1.46069e-05	1.23847e-05	1.34772e-05	1.80304e-06	1.24238e-05	1.41189e-05	9.54606e-06	1.08844e-05	2.48477e-06	8.78805e-05	 
2.25063e-05	3.84543e-06	5.02914e-08	6.51926e-09	1.02445e-07	7.76723e-07	7.92556e-07	2.70084e-07	2.58908e-07	4.58024e-06	0.000308364	0.0103105	0.509826	0.974056	0.963409	0.204515	0.00150132	1.11898e-05	3.29688e-06	2.33669e-06	1.58884e-06	4.20026e-07	2.31992e-06	2.38325e-06	4.5849e-06	4.4005e-06	1.47987e-06	5.2264e-05	 
1.80062e-05	3.36953e-06	4.74975e-08	4.65661e-09	1.37836e-07	1.98465e-06	1.68011e-06	7.42264e-07	2.16998e-06	6.2868e-05	0.00303798	0.0797182	0.862017	0.977183	0.808461	0.0117772	5.02141e-05	6.31437e-07	4.94532e-07	3.29688e-07	1.71363e-07	7.35745e-08	3.0268e-07	4.34928e-07	1.49943e-06	2.17464e-06	8.47504e-07	3.31076e-05	 
2.20835e-05	3.85195e-06	4.93601e-08	2.79397e-09	2.6077e-08	1.4063e-07	1.2666e-07	2.05822e-07	1.56835e-06	6.93286e-05	0.00764591	0.431861	0.97467	0.94404	0.20621	0.00107414	1.34017e-05	3.27826e-07	2.03028e-07	1.89058e-07	2.37487e-07	1.63913e-07	7.58097e-07	1.16602e-06	4.04194e-06	3.95533e-06	1.10641e-06	6.17215e-05	 
1.14199e-05	3.90504e-06	4.19095e-08	1.86265e-09	3.63216e-08	8.19564e-08	8.56817e-08	1.47149e-07	1.22935e-06	0.000107421	0.0304286	0.774871	0.985607	0.889664	0.0728935	0.000545573	1.08583e-05	1.53668e-07	5.96046e-08	5.21541e-08	6.14673e-08	1.49943e-07	9.24803e-07	1.61026e-06	4.1835e-06	4.01959e-06	1.53482e-06	0.000173285	 
3.41842e-05	1.80267e-05	1.47149e-07	1.86265e-09	1.68569e-07	8.39122e-07	4.69387e-07	5.4948e-07	3.95533e-06	0.000749733	0.152449	0.944181	0.987396	0.711269	0.0393448	0.000320519	8.03079e-06	6.23986e-08	8.3819e-09	1.30385e-08	5.21541e-08	5.4203e-07	5.09061e-06	5.51343e-06	7.26338e-06	2.06567e-06	1.21538e-06	0.000165361	 
3.79141e-05	1.32071e-05	1.55531e-07	4.65661e-09	1.13156e-06	1.8537e-05	6.16163e-06	6.19236e-06	2.75206e-05	0.00212343	0.241052	0.911223	0.940211	0.261166	0.0124443	0.000379016	2.71853e-05	1.78814e-07	7.45058e-09	1.30385e-08	6.23986e-08	9.09902e-07	9.82452e-06	6.60866e-06	3.51295e-06	4.24683e-07	1.68569e-07	2.24365e-05	 
1.14553e-05	1.23587e-06	2.04891e-08	1.30385e-08	4.42658e-06	1.15139e-05	1.07586e-05	3.03239e-05	0.00011572	0.00521863	0.0851168	0.333569	0.27679	0.0426522	0.00650523	0.0005831	0.000115279	1.13994e-06	1.06171e-07	6.42613e-08	9.77889e-08	1.0645e-06	5.02262e-06	3.77372e-06	1.58418e-06	1.69501e-07	9.59262e-08	7.28853e-06	 
WARNING [HLS SIM]: hls::stream 'src_img' contains leftover data, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 12544
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/ip_tmp'
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 426.348 ; gain = 162.176
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'decode_dadd_64ns_64ns_64_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'decode_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'decode_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'decode_ddiv_64ns_64ns_64_59_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'decode_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'decode_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'decode_fexp_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'decode_fexp_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'decode_fexp_32ns_32ns_32_10_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'decode_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'decode_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'decode_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Wed Jan 31 18:27:07 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\ADMIN\GithubClonedRepo\decode\LSI_decoder\solution1\sim\verilog>set PATH= 

C:\Users\ADMIN\GithubClonedRepo\decode\LSI_decoder\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_decode_top glbl -Oenable_linking_all_libraries  -prj decode.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s decode -debug all 
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_decode_top glbl -Oenable_linking_all_libraries -prj decode.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s decode -debug all 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/ip/xil_defaultlib/decode_dadd_64ns_64ns_64_7_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_dadd_64ns_64ns_64_7_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/ip/xil_defaultlib/decode_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ddiv_64ns_64ns_64_59_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/ip/xil_defaultlib/decode_fexp_32ns_32ns_32_10_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_fexp_32ns_32ns_32_10_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/ip/xil_defaultlib/decode_fpext_32ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_fpext_32ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/AESL_axi_s_full_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_full_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/AESL_axi_s_full_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_full_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_decode_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_conv4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_conv4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_conv5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_conv5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_conv6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_conv6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_conv7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_conv7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_dadd_64ns_64ns_64_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_dadd_64ns_64ns_64_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_ddiv_64ns_64ns_64_59_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ddiv_64ns_64ns_64_59_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_fexp_32ns_32ns_32_10_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_fexp_32ns_32ns_32_10_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_fifo_w40_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_fifo_w40_d2_S
INFO: [VRFC 10-311] analyzing module decode_fifo_w40_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_fpext_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_fpext_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_18ns_57_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_18ns_57_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_19ns_58_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_19ns_58_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_20ns_59_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_20ns_59_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_20s_59_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_20s_59_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_21ns_60_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_21ns_60_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_21s_60_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_21s_60_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_22ns_61_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_22ns_61_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_22s_61_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_22s_61_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_23ns_62_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_23ns_62_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_23s_62_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_23s_62_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_24ns_63_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_24ns_63_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_24s_63_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_24s_63_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_25ns_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_25ns_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_25s_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_25s_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_26ns_65_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_26ns_65_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_26s_65_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_26s_65_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_27ns_66_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_27ns_66_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_27s_66_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_27s_66_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_28ns_67_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_28ns_67_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_28s_67_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_28s_67_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_29ns_68_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_29ns_68_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_29s_68_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_29s_68_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_30ns_69_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_30ns_69_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_30s_69_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_30s_69_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_31ns_70_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_31ns_70_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_31s_70_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_31s_70_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_32ns_70_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_32ns_70_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_32s_70_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_32s_70_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mul_40s_33s_70_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_40s_33s_70_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mux_10_4_40_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mux_10_4_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mux_16_4_40_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mux_16_4_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mux_30_5_40_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mux_30_5_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_mux_6_3_40_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mux_6_3_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_regslice_both
INFO: [VRFC 10-311] analyzing module decode_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_start_for_conv5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_conv5_U0
INFO: [VRFC 10-311] analyzing module decode_start_for_conv5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_start_for_conv6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_conv6_U0
INFO: [VRFC 10-311] analyzing module decode_start_for_conv6_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_start_for_conv7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_conv7_U0
INFO: [VRFC 10-311] analyzing module decode_start_for_conv7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_start_for_upsamp4_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp4_U0
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp4_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_start_for_upsamp5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp5_U0
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_start_for_upsamp6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp6_U0
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp6_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_upsamp4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_upsamp5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_upsamp6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/fifo_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.decode_mul_40s_19ns_58_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_21ns_60_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_22ns_61_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_23ns_62_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_24ns_63_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_25ns_64_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_26ns_65_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_27ns_66_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_28ns_67_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_29ns_68_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_30ns_69_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_32ns_70_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_31ns_70_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_20s_59_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_21s_60_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_22s_61_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_23s_62_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_24s_63_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_25s_64_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_26s_65_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_27s_66_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_28s_67_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_29s_68_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_30s_69_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_31s_70_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_40s_33s_70_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mux_6_3_40_1_1(ID=1,din0_...
Compiling module xil_defaultlib.decode_flow_control_loop_pipe
Compiling module xil_defaultlib.decode_regslice_both(DataWidth=4...
Compiling module xil_defaultlib.decode_conv4
Compiling module xil_defaultlib.decode_upsamp4_upsam_buf4_RAM_AU...
Compiling module xil_defaultlib.decode_upsamp4
Compiling module xil_defaultlib.decode_mul_40s_20ns_59_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mux_10_4_40_1_1(ID=1,din0...
Compiling module xil_defaultlib.decode_conv5
Compiling module xil_defaultlib.decode_upsamp5_upsam_buf5_RAM_AU...
Compiling module xil_defaultlib.decode_upsamp5
Compiling module xil_defaultlib.decode_mul_40s_18ns_57_2_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_40s_32s_70_2_1(NUM_ST...
Compiling module xil_defaultlib.decode_mux_16_4_40_1_1(ID=1,din0...
Compiling module xil_defaultlib.decode_conv6
Compiling module xil_defaultlib.decode_upsamp6_upsam_buf6_RAM_AU...
Compiling module xil_defaultlib.decode_upsamp6
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.decode_fpext_32ns_64_2_no_dsp_1_...
Compiling module xil_defaultlib.decode_fpext_32ns_64_2_no_dsp_1(...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=43,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=6)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=6,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=7)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.delay_s [\delay_s(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.delay_s [\delay_s(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=34)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=36,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z010...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z010...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=33,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_exp [\flt_exp(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.decode_fexp_32ns_32ns_32_10_full...
Compiling module xil_defaultlib.decode_fexp_32ns_32ns_32_10_full...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.decode_dadd_64ns_64ns_64_7_full_...
Compiling module xil_defaultlib.decode_dadd_64ns_64ns_64_7_full_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=54,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=55,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=53,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=52,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=53,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=52,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.decode_ddiv_64ns_64ns_64_59_no_d...
Compiling module xil_defaultlib.decode_ddiv_64ns_64ns_64_59_no_d...
Compiling module xil_defaultlib.decode_mux_30_5_40_1_1(ID=1,din0...
Compiling module xil_defaultlib.decode_conv7
Compiling module xil_defaultlib.decode_fifo_w40_d2_S_ShiftReg(DE...
Compiling module xil_defaultlib.decode_fifo_w40_d2_S(DEPTH=2'b10...
Compiling module xil_defaultlib.decode_start_for_upsamp4_U0_Shif...
Compiling module xil_defaultlib.decode_start_for_upsamp4_U0
Compiling module xil_defaultlib.decode_start_for_conv5_U0_ShiftR...
Compiling module xil_defaultlib.decode_start_for_conv5_U0
Compiling module xil_defaultlib.decode_start_for_upsamp5_U0_Shif...
Compiling module xil_defaultlib.decode_start_for_upsamp5_U0
Compiling module xil_defaultlib.decode_start_for_conv6_U0_ShiftR...
Compiling module xil_defaultlib.decode_start_for_conv6_U0
Compiling module xil_defaultlib.decode_start_for_upsamp6_U0_Shif...
Compiling module xil_defaultlib.decode_start_for_upsamp6_U0
Compiling module xil_defaultlib.decode_start_for_conv7_U0_ShiftR...
Compiling module xil_defaultlib.decode_start_for_conv7_U0
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=40)
Compiling module xil_defaultlib.AESL_axi_s_full_in
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=40)
Compiling module xil_defaultlib.AESL_axi_s_full_out
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.fifo_monitor_1
Compiling module xil_defaultlib.apatb_decode_top
Compiling module work.glbl
Built simulation snapshot decode
ECHO is off.
ECHO is off.

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
