/**
 */
package VHDLModel;

// <-- [user defined imports]
// [user defined imports] -->

/**
 * <!-- begin-user-doc -->
 * A representation of the model object '<em><b>Output Port</b></em>'.
 * <!-- end-user-doc -->
 *
 *
 * @see VHDLModel.VHDLModelPackage#getOutputPort()
 * @model
 * @generated
 */
public interface OutputPort extends Port { // <-- [user code injected with eMoflon]

	// [user code injected with eMoflon] -->
} // OutputPort
