/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_38z;
  wire [17:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_43z;
  wire [17:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [40:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = in_data[78] ^ celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[135] ^ in_data[108];
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z[1];
  assign celloutsig_1_10z = celloutsig_1_2z ^ celloutsig_1_6z[0];
  reg [22:0] _05_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[2])
    if (celloutsig_1_18z[2]) _05_ <= 23'h000000;
    else _05_ <= { celloutsig_0_47z[6:4], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_29z };
  assign out_data[22:0] = _05_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_1_1z[4:3], celloutsig_1_2z };
  assign celloutsig_0_32z = { celloutsig_0_16z[6:1], celloutsig_0_8z, celloutsig_0_23z } / { 1'h1, celloutsig_0_17z[4:0], celloutsig_0_17z };
  assign celloutsig_0_19z = { celloutsig_0_9z[6:3], celloutsig_0_8z } / { 1'h1, celloutsig_0_16z[3:0] };
  assign celloutsig_0_23z = { celloutsig_0_21z[4:2], celloutsig_0_1z } / { 1'h1, celloutsig_0_13z[9:2] };
  assign celloutsig_0_18z = { celloutsig_0_3z[15:6], celloutsig_0_0z, celloutsig_0_6z } == { celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_13z = { celloutsig_1_7z[2], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_0z } > { _00_[2], celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_27z = celloutsig_0_1z[3:0] > celloutsig_0_5z;
  assign celloutsig_0_0z = in_data[80:57] <= in_data[47:24];
  assign celloutsig_0_4z = { in_data[71:69], celloutsig_0_0z } <= { in_data[37:35], celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[25:23], celloutsig_0_0z, celloutsig_0_7z } <= { celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_16z = ! { celloutsig_1_1z[9:4], celloutsig_1_11z };
  assign celloutsig_0_25z = ! { celloutsig_0_3z[8:3], celloutsig_0_1z };
  assign celloutsig_0_3z = in_data[43:26] % { 1'h1, in_data[43:35], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_43z = { celloutsig_0_13z[6:4], celloutsig_0_29z, celloutsig_0_38z, celloutsig_0_7z } % { 1'h1, celloutsig_0_16z };
  assign celloutsig_0_47z = { celloutsig_0_32z[10:2], celloutsig_0_16z } % { 1'h1, celloutsig_0_5z[1], celloutsig_0_32z };
  assign celloutsig_0_5z = in_data[95:92] % { 1'h1, in_data[50:48] };
  assign celloutsig_0_64z = { celloutsig_0_43z[4:0], celloutsig_0_6z } % { 1'h1, celloutsig_0_22z[5:1] };
  assign celloutsig_1_1z = in_data[126:117] % { 1'h1, in_data[159:151] };
  assign celloutsig_1_8z = in_data[178:175] % { 1'h1, _00_ };
  assign celloutsig_1_11z = celloutsig_1_3z[11:9] % { 1'h1, celloutsig_1_1z[8:7] };
  assign celloutsig_0_9z = { in_data[67:62], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[89:85], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_12z = in_data[14:12] % { 1'h1, celloutsig_0_3z[2], celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[7:2] % { 1'h1, in_data[91:89], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_11z[3], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, celloutsig_0_3z[10:4], celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_16z[7], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_11z[2:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_22z = celloutsig_0_17z[9:1] % { 1'h1, celloutsig_0_19z[3:2], celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_3z[14:7] != { celloutsig_0_3z[7:1], celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_11z[1], celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_7z } != { celloutsig_1_1z[8:2], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_9z[4:3], celloutsig_0_0z } != { celloutsig_0_3z[9:8], celloutsig_0_6z };
  assign celloutsig_0_38z = celloutsig_0_22z[4:0] | celloutsig_0_17z[4:0];
  assign celloutsig_1_5z = celloutsig_1_1z[6:1] | celloutsig_1_1z[8:3];
  assign celloutsig_1_6z = in_data[181:175] | { celloutsig_1_3z[7:2], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_1z[3:0] | celloutsig_1_3z[12:9];
  assign celloutsig_1_14z = celloutsig_1_7z | celloutsig_1_3z[9:6];
  assign celloutsig_1_18z = { celloutsig_1_6z[6], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_12z } | { celloutsig_1_15z[5:2], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z } | { celloutsig_0_9z[2], celloutsig_0_9z };
  assign celloutsig_0_28z = { celloutsig_0_23z[1], celloutsig_0_11z, celloutsig_0_7z } | { celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_1_3z = { in_data[144], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } << { celloutsig_1_1z[5:3], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_1z[4:1], celloutsig_1_2z } << in_data[120:116];
  assign celloutsig_1_15z = { celloutsig_1_9z[0], celloutsig_1_14z, celloutsig_1_8z } << { celloutsig_1_6z[5:1], celloutsig_1_2z, _00_ };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z } << { celloutsig_0_9z[5:3], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_19z[4], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z } << celloutsig_0_1z;
  assign celloutsig_1_12z = ~((celloutsig_1_9z[0] & celloutsig_1_10z) | celloutsig_1_1z[0]);
  assign celloutsig_0_14z = ~((celloutsig_0_1z[1] & celloutsig_0_1z[2]) | in_data[4]);
  assign celloutsig_0_29z = ~((celloutsig_0_7z & celloutsig_0_27z) | celloutsig_0_28z[0]);
  assign { out_data[159:128], out_data[96], out_data[37:32] } = { celloutsig_1_18z[33:2], celloutsig_1_19z, celloutsig_0_64z };
endmodule
