Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Sep  6 08:35:19 2024
| Host         : DESKTOP-B70II2D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.638        0.000                      0                  379        0.097        0.000                      0                  379        3.750        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.638        0.000                      0                  379        0.097        0.000                      0                  379        3.750        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_sequential_present_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.401ns (27.386%)  route 3.715ns (72.614%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     5.148    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.889     6.516    uart_ip_inst/baud_gen_inst/counter_q_reg[6]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.295     6.811 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_2/O
                         net (fo=1, routed)           0.000     6.811    uart_ip_inst/baud_gen_inst/counter_done_carry_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.191 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.499     8.689    fsm_pixel_inst/CO[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     8.813 r  fsm_pixel_inst/FSM_sequential_present_state[4]_i_3/O
                         net (fo=1, routed)           0.832     9.646    fsm_pixel_inst/FSM_sequential_present_state[4]_i_3_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     9.770 r  fsm_pixel_inst/FSM_sequential_present_state[4]_i_1/O
                         net (fo=5, routed)           0.494    10.264    fsm_pixel_inst/FSM_sequential_present_state[4]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.902    fsm_pixel_inst/FSM_sequential_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_sequential_present_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.401ns (27.386%)  route 3.715ns (72.614%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     5.148    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.889     6.516    uart_ip_inst/baud_gen_inst/counter_q_reg[6]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.295     6.811 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_2/O
                         net (fo=1, routed)           0.000     6.811    uart_ip_inst/baud_gen_inst/counter_done_carry_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.191 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.499     8.689    fsm_pixel_inst/CO[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     8.813 r  fsm_pixel_inst/FSM_sequential_present_state[4]_i_3/O
                         net (fo=1, routed)           0.832     9.646    fsm_pixel_inst/FSM_sequential_present_state[4]_i_3_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     9.770 r  fsm_pixel_inst/FSM_sequential_present_state[4]_i_1/O
                         net (fo=5, routed)           0.494    10.264    fsm_pixel_inst/FSM_sequential_present_state[4]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.902    fsm_pixel_inst/FSM_sequential_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_sequential_present_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.401ns (27.386%)  route 3.715ns (72.614%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     5.148    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.889     6.516    uart_ip_inst/baud_gen_inst/counter_q_reg[6]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.295     6.811 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_2/O
                         net (fo=1, routed)           0.000     6.811    uart_ip_inst/baud_gen_inst/counter_done_carry_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.191 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.499     8.689    fsm_pixel_inst/CO[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     8.813 r  fsm_pixel_inst/FSM_sequential_present_state[4]_i_3/O
                         net (fo=1, routed)           0.832     9.646    fsm_pixel_inst/FSM_sequential_present_state[4]_i_3_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     9.770 r  fsm_pixel_inst/FSM_sequential_present_state[4]_i_1/O
                         net (fo=5, routed)           0.494    10.264    fsm_pixel_inst/FSM_sequential_present_state[4]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.902    fsm_pixel_inst/FSM_sequential_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_sequential_present_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.401ns (28.207%)  route 3.566ns (71.793%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     5.148    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.889     6.516    uart_ip_inst/baud_gen_inst/counter_q_reg[6]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.295     6.811 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_2/O
                         net (fo=1, routed)           0.000     6.811    uart_ip_inst/baud_gen_inst/counter_done_carry_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.191 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.499     8.689    fsm_pixel_inst/CO[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     8.813 r  fsm_pixel_inst/FSM_sequential_present_state[4]_i_3/O
                         net (fo=1, routed)           0.832     9.646    fsm_pixel_inst/FSM_sequential_present_state[4]_i_3_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     9.770 r  fsm_pixel_inst/FSM_sequential_present_state[4]_i_1/O
                         net (fo=5, routed)           0.345    10.115    fsm_pixel_inst/FSM_sequential_present_state[4]_i_1_n_0
    SLICE_X0Y29          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.869    fsm_pixel_inst/FSM_sequential_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_sequential_present_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.401ns (28.976%)  route 3.434ns (71.024%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     5.148    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.889     6.516    uart_ip_inst/baud_gen_inst/counter_q_reg[6]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.295     6.811 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_2/O
                         net (fo=1, routed)           0.000     6.811    uart_ip_inst/baud_gen_inst/counter_done_carry_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.191 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.499     8.689    fsm_pixel_inst/CO[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     8.813 r  fsm_pixel_inst/FSM_sequential_present_state[4]_i_3/O
                         net (fo=1, routed)           0.832     9.646    fsm_pixel_inst/FSM_sequential_present_state[4]_i_3_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     9.770 r  fsm_pixel_inst/FSM_sequential_present_state[4]_i_1/O
                         net (fo=5, routed)           0.214     9.983    fsm_pixel_inst/FSM_sequential_present_state[4]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y29          FDCE (Setup_fdce_C_CE)      -0.169    14.905    fsm_pixel_inst/FSM_sequential_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.677ns (34.426%)  route 3.194ns (65.574%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     5.148    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.889     6.516    uart_ip_inst/baud_gen_inst/counter_q_reg[6]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.295     6.811 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_2/O
                         net (fo=1, routed)           0.000     6.811    uart_ip_inst/baud_gen_inst/counter_done_carry_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.191 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.383     8.573    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X6Y28          LUT5 (Prop_lut5_I1_O)        0.150     8.723 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[2]_i_2/O
                         net (fo=3, routed)           0.922     9.646    uart_ip_inst/uart_tx_inst/data_bit_counter_d
    SLICE_X8Y28          LUT3 (Prop_lut3_I1_O)        0.374    10.020 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.020    uart_ip_inst/uart_tx_inst/data_bit_counter_q[0]_i_1_n_0
    SLICE_X8Y28          FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    14.779    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y28          FDCE (Setup_fdce_C_D)        0.092    15.096    uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.651ns (34.145%)  route 3.184ns (65.855%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     5.148    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.889     6.516    uart_ip_inst/baud_gen_inst/counter_q_reg[6]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.295     6.811 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_2/O
                         net (fo=1, routed)           0.000     6.811    uart_ip_inst/baud_gen_inst/counter_done_carry_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.191 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.383     8.573    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X6Y28          LUT5 (Prop_lut5_I1_O)        0.150     8.723 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[2]_i_2/O
                         net (fo=3, routed)           0.912     9.636    uart_ip_inst/uart_tx_inst/data_bit_counter_d
    SLICE_X8Y28          LUT4 (Prop_lut4_I2_O)        0.348     9.984 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.984    uart_ip_inst/uart_tx_inst/data_bit_counter_q[1]_i_1_n_0
    SLICE_X8Y28          FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    14.779    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y28          FDCE (Setup_fdce_C_D)        0.081    15.085    uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.679ns (34.524%)  route 3.184ns (65.476%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     5.148    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.889     6.516    uart_ip_inst/baud_gen_inst/counter_q_reg[6]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.295     6.811 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_2/O
                         net (fo=1, routed)           0.000     6.811    uart_ip_inst/baud_gen_inst/counter_done_carry_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.191 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.383     8.573    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X6Y28          LUT5 (Prop_lut5_I1_O)        0.150     8.723 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[2]_i_2/O
                         net (fo=3, routed)           0.912     9.636    uart_ip_inst/uart_tx_inst/data_bit_counter_d
    SLICE_X8Y28          LUT5 (Prop_lut5_I3_O)        0.376    10.012 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.012    uart_ip_inst/uart_tx_inst/data_bit_counter_q[2]_i_1_n_0
    SLICE_X8Y28          FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    14.779    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y28          FDCE (Setup_fdce_C_D)        0.118    15.122    uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.305ns (30.628%)  route 2.956ns (69.372%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     5.148    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.889     6.516    uart_ip_inst/baud_gen_inst/counter_q_reg[6]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.295     6.811 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_2/O
                         net (fo=1, routed)           0.000     6.811    uart_ip_inst/baud_gen_inst/counter_done_carry_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.191 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.589     8.779    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X7Y28          LUT5 (Prop_lut5_I1_O)        0.152     8.931 r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.478     9.409    uart_ip_inst/uart_tx_inst/sample_tick_counter_d
    SLICE_X7Y27          FDCE                                         r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.503    14.844    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y27          FDCE (Setup_fdce_C_CE)      -0.413    14.656    uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.305ns (30.628%)  route 2.956ns (69.372%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     5.148    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.889     6.516    uart_ip_inst/baud_gen_inst/counter_q_reg[6]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.295     6.811 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_2/O
                         net (fo=1, routed)           0.000     6.811    uart_ip_inst/baud_gen_inst/counter_done_carry_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.191 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.589     8.779    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X7Y28          LUT5 (Prop_lut5_I1_O)        0.152     8.931 r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.478     9.409    uart_ip_inst/uart_tx_inst/sample_tick_counter_d
    SLICE_X7Y27          FDCE                                         r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.503    14.844    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y27          FDCE (Setup_fdce_C_CE)      -0.413    14.656    uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_2_2/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.587     1.470    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/Q
                         net (fo=1, routed)           0.113     1.724    ram_ip_inst/ram_reg_0_63_2_2/D
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.855     1.982    ram_ip_inst/ram_reg_0_63_2_2/WCLK
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y31          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.627    ram_ip_inst/ram_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_6_6/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.408%)  route 0.281ns (66.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.469    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  counter_ip_ram/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  counter_ip_ram/reg_q_reg[1]/Q
                         net (fo=18, routed)          0.281     1.891    ram_ip_inst/ram_reg_0_63_6_6/A1
    SLICE_X6Y30          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_6_6/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.854     1.981    ram_ip_inst/ram_reg_0_63_6_6/WCLK
    SLICE_X6Y30          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.791    ram_ip_inst/ram_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_7_7/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.408%)  route 0.281ns (66.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.469    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  counter_ip_ram/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  counter_ip_ram/reg_q_reg[1]/Q
                         net (fo=18, routed)          0.281     1.891    ram_ip_inst/ram_reg_0_63_7_7/A1
    SLICE_X6Y30          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_7_7/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.854     1.981    ram_ip_inst/ram_reg_0_63_7_7/WCLK
    SLICE_X6Y30          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.791    ram_ip_inst/ram_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_8_8/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.408%)  route 0.281ns (66.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.469    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  counter_ip_ram/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  counter_ip_ram/reg_q_reg[1]/Q
                         net (fo=18, routed)          0.281     1.891    ram_ip_inst/ram_reg_0_63_8_8/A1
    SLICE_X6Y30          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_8_8/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.854     1.981    ram_ip_inst/ram_reg_0_63_8_8/WCLK
    SLICE_X6Y30          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_8_8/SP/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.791    ram_ip_inst/ram_reg_0_63_8_8/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_9_9/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.408%)  route 0.281ns (66.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.469    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  counter_ip_ram/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  counter_ip_ram/reg_q_reg[1]/Q
                         net (fo=18, routed)          0.281     1.891    ram_ip_inst/ram_reg_0_63_9_9/A1
    SLICE_X6Y30          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_9_9/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.854     1.981    ram_ip_inst/ram_reg_0_63_9_9/WCLK
    SLICE_X6Y30          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_9_9/SP/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.791    ram_ip_inst/ram_reg_0_63_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_4_4/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.469    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X5Y31          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[4]/Q
                         net (fo=1, routed)           0.156     1.766    ram_ip_inst/ram_reg_0_63_4_4/D
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.855     1.982    ram_ip_inst/ram_reg_0_63_4_4/WCLK
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y31          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.629    ram_ip_inst/ram_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_2_2/SP/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.178%)  route 0.226ns (63.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.469    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  counter_ip_ram/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  counter_ip_ram/reg_q_reg[2]/Q
                         net (fo=17, routed)          0.226     1.823    ram_ip_inst/ram_reg_0_63_2_2/A2
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.855     1.982    ram_ip_inst/ram_reg_0_63_2_2/WCLK
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y31          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.200     1.683    ram_ip_inst/ram_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_3_3/SP/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.178%)  route 0.226ns (63.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.469    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  counter_ip_ram/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  counter_ip_ram/reg_q_reg[2]/Q
                         net (fo=17, routed)          0.226     1.823    ram_ip_inst/ram_reg_0_63_3_3/A2
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_3_3/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.855     1.982    ram_ip_inst/ram_reg_0_63_3_3/WCLK
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y31          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.200     1.683    ram_ip_inst/ram_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_4_4/SP/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.178%)  route 0.226ns (63.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.469    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  counter_ip_ram/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  counter_ip_ram/reg_q_reg[2]/Q
                         net (fo=17, routed)          0.226     1.823    ram_ip_inst/ram_reg_0_63_4_4/A2
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_4_4/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.855     1.982    ram_ip_inst/ram_reg_0_63_4_4/WCLK
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y31          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.200     1.683    ram_ip_inst/ram_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_5_5/SP/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.178%)  route 0.226ns (63.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.586     1.469    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  counter_ip_ram/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  counter_ip_ram/reg_q_reg[2]/Q
                         net (fo=17, routed)          0.226     1.823    ram_ip_inst/ram_reg_0_63_5_5/A2
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_5_5/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.855     1.982    ram_ip_inst/ram_reg_0_63_5_5/WCLK
    SLICE_X6Y31          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_5_5/SP/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y31          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.200     1.683    ram_ip_inst/ram_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y28    counter_ip_col/reg_q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y27    counter_ip_col/reg_q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y27    counter_ip_col/reg_q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y31    counter_ip_ram/reg_q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y31    counter_ip_ram/reg_q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y31    counter_ip_ram/reg_q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y31    counter_ip_ram/reg_q_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y31    counter_ip_ram/reg_q_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y31    counter_ip_ram/reg_q_reg[5]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y31    ram_ip_inst/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y31    ram_ip_inst/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y29    ram_ip_inst/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y31    ram_ip_inst/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y31    ram_ip_inst/ram_reg_0_63_2_2/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_pixel_inst/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eos_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.713ns  (logic 4.163ns (38.863%)  route 6.550ns (61.137%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.621     5.142    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  fsm_pixel_inst/FSM_sequential_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.518     5.660 f  fsm_pixel_inst/FSM_sequential_present_state_reg[0]/Q
                         net (fo=22, routed)          1.502     7.162    fsm_pixel_inst/Q[0]
    SLICE_X5Y31          LUT5 (Prop_lut5_I4_O)        0.124     7.286 r  fsm_pixel_inst/eos_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.048    12.334    eos_o_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.855 r  eos_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.855    eos_o
    L1                                                                r  eos_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.562ns  (logic 4.243ns (40.171%)  route 6.319ns (59.829%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.629     5.150    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.419     5.569 f  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/Q
                         net (fo=20, routed)          0.920     6.489    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.299     6.788 r  spi_w_r_inst/mod_spiw/mod_fsm_write/dclk_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.399    12.187    dclk_o_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    15.712 r  dclk_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.712    dclk_o
    B15                                                               r  dclk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 4.473ns (43.559%)  route 5.796ns (56.441%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.629     5.150    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/Q
                         net (fo=20, routed)          0.920     6.489    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.327     6.816 r  spi_w_r_inst/mod_spiw/mod_fsm_write/cs_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.876    11.692    cs_o_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.727    15.420 r  cs_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.420    cs_o
    B16                                                               r  cs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.275ns  (logic 4.103ns (44.235%)  route 5.172ns (55.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.629     5.150    spi_w_r_inst/mod_spiw/mod_piso/clk_i_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/Q
                         net (fo=1, routed)           5.172    10.741    mosi_o_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.684    14.425 r  mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.425    mosi_o
    A16                                                               r  mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_tx_inst/tx_q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 3.974ns (53.102%)  route 3.510ns (46.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.622     5.143    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X5Y29          FDPE                                         r  uart_ip_inst/uart_tx_inst/tx_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  uart_ip_inst/uart_tx_inst/tx_q_reg/Q
                         net (fo=1, routed)           3.510     9.109    tx_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.627 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.627    tx_o
    A18                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.998ns  (logic 3.993ns (66.573%)  route 2.005ns (33.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.624     5.145    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  counter_ip_row/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_ip_row/reg_q_reg[0]/Q
                         net (fo=6, routed)           2.005     7.606    row_o_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.537    11.143 r  row_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.143    row_o[0]
    K17                                                               r  row_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 4.091ns (69.635%)  route 1.784ns (30.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.621     5.142    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  counter_ip_col/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  counter_ip_col/reg_q_reg[2]/Q
                         net (fo=3, routed)           1.784     7.345    col_o_OBUF[2]
    P17                  OBUF (Prop_obuf_I_O)         3.672    11.017 r  col_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.017    col_o[2]
    P17                                                               r  col_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.834ns  (logic 3.987ns (68.338%)  route 1.847ns (31.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.624     5.145    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  counter_ip_col/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_ip_col/reg_q_reg[0]/Q
                         net (fo=5, routed)           1.847     7.448    col_o_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         3.531    10.979 r  col_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.979    col_o[0]
    L17                                                               r  col_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.765ns  (logic 3.948ns (68.494%)  route 1.816ns (31.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.624     5.145    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  counter_ip_row/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter_ip_row/reg_q_reg[2]/Q
                         net (fo=4, routed)           1.816     7.417    row_o_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         3.492    10.910 r  row_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.910    row_o[2]
    N17                                                               r  row_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.964ns (69.997%)  route 1.699ns (30.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.621     5.142    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  counter_ip_row/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  counter_ip_row/reg_q_reg[1]/Q
                         net (fo=5, routed)           1.699     7.297    row_o_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         3.508    10.805 r  row_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.805    row_o[1]
    M18                                                               r  row_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.361ns (81.345%)  route 0.312ns (18.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.585     1.468    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  counter_ip_col/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_ip_col/reg_q_reg[1]/Q
                         net (fo=4, routed)           0.312     1.921    col_o_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.220     3.141 r  col_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.141    col_o[1]
    M19                                                               r  col_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.350ns (79.408%)  route 0.350ns (20.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.585     1.468    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  counter_ip_row/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_ip_row/reg_q_reg[1]/Q
                         net (fo=5, routed)           0.350     1.959    row_o_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         1.209     3.168 r  row_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.168    row_o[1]
    M18                                                               r  row_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.335ns (74.400%)  route 0.459ns (25.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.585     1.468    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  counter_ip_row/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_ip_row/reg_q_reg[2]/Q
                         net (fo=4, routed)           0.459     2.068    row_o_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         1.194     3.262 r  row_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.262    row_o[2]
    N17                                                               r  row_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.373ns (76.311%)  route 0.426ns (23.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.585     1.468    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  counter_ip_col/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_ip_col/reg_q_reg[0]/Q
                         net (fo=5, routed)           0.426     2.035    col_o_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         1.232     3.267 r  col_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.267    col_o[0]
    L17                                                               r  col_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.380ns (76.506%)  route 0.424ns (23.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.585     1.468    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  counter_ip_col/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  counter_ip_col/reg_q_reg[2]/Q
                         net (fo=3, routed)           0.424     2.020    col_o_OBUF[2]
    P17                  OBUF (Prop_obuf_I_O)         1.252     3.272 r  col_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.272    col_o[2]
    P17                                                               r  col_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.379ns (73.469%)  route 0.498ns (26.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.585     1.468    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  counter_ip_row/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_ip_row/reg_q_reg[0]/Q
                         net (fo=6, routed)           0.498     2.107    row_o_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.238     3.345 r  row_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.345    row_o[0]
    K17                                                               r  row_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_tx_inst/tx_q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.360ns (57.030%)  route 1.025ns (42.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.584     1.467    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X5Y29          FDPE                                         r  uart_ip_inst/uart_tx_inst/tx_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  uart_ip_inst/uart_tx_inst/tx_q_reg/Q
                         net (fo=1, routed)           1.025     2.633    tx_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.851 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.851    tx_o
    A18                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.315ns  (logic 1.394ns (42.046%)  route 1.921ns (57.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.589     1.472    spi_w_r_inst/mod_spiw/mod_piso/clk_i_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/Q
                         net (fo=1, routed)           1.921     3.521    mosi_o_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.266     4.787 r  mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.787    mosi_o
    A16                                                               r  mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.359ns  (logic 1.466ns (43.654%)  route 1.893ns (56.346%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.589     1.472    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/Q
                         net (fo=13, routed)          0.137     1.750    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.048     1.798 r  spi_w_r_inst/mod_spiw/mod_fsm_write/cs_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.756     3.554    cs_o_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.277     4.831 r  cs_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.831    cs_o
    B16                                                               r  cs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.588ns  (logic 1.412ns (39.342%)  route 2.177ns (60.658%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.589     1.472    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/Q
                         net (fo=13, routed)          0.137     1.750    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.045     1.795 r  spi_w_r_inst/mod_spiw/mod_fsm_write/dclk_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.040     3.835    dclk_o_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.226     5.060 r  dclk_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.060    dclk_o
    B15                                                               r  dclk_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.023ns  (logic 1.617ns (26.847%)  route 4.406ns (73.153%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  miso_i (IN)
                         net (fo=0)                   0.000     0.000    miso_i
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  miso_i_IBUF_inst/O
                         net (fo=1, routed)           4.060     5.525    spi_w_r_inst/mod_spir/mod_fsm_spi_read/miso_i_IBUF
    SLICE_X4Y33          LUT4 (Prop_lut4_I3_O)        0.152     5.677 r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/reg_q[0]_i_1__4/O
                         net (fo=1, routed)           0.346     6.023    spi_w_r_inst/mod_spir/mod_sipo/D[0]
    SLICE_X4Y33          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.510     4.851    spi_w_r_inst/mod_spir/mod_sipo/clk_i_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.454ns (27.703%)  route 3.794ns (72.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         3.794     5.248    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X7Y47          FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     4.859    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X7Y47          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.454ns (27.703%)  route 3.794ns (72.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         3.794     5.248    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X7Y47          FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     4.859    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X7Y47          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.454ns (27.703%)  route 3.794ns (72.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         3.794     5.248    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X7Y47          FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     4.859    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X7Y47          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.454ns (27.703%)  route 3.794ns (72.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         3.794     5.248    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X6Y47          FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     4.859    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.454ns (27.703%)  route 3.794ns (72.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         3.794     5.248    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X6Y47          FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     4.859    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.454ns (27.703%)  route 3.794ns (72.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         3.794     5.248    spi_w_r_inst/mod_spiw/mod_clkdiv/AR[0]
    SLICE_X6Y47          FDCE                                         f  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     4.859    spi_w_r_inst/mod_spiw/mod_clkdiv/clk_i_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_clkdiv/reg_q_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_cnt_w/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 1.454ns (29.927%)  route 3.404ns (70.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         3.404     4.858    spi_w_r_inst/mod_spiw/mod_cnt_w/AR[0]
    SLICE_X7Y30          FDCE                                         f  spi_w_r_inst/mod_spiw/mod_cnt_w/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    spi_w_r_inst/mod_spiw/mod_cnt_w/clk_i_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_cnt_w/reg_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_cnt_w/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 1.454ns (29.927%)  route 3.404ns (70.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         3.404     4.858    spi_w_r_inst/mod_spiw/mod_cnt_w/AR[0]
    SLICE_X7Y30          FDCE                                         f  spi_w_r_inst/mod_spiw/mod_cnt_w/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    spi_w_r_inst/mod_spiw/mod_cnt_w/clk_i_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_cnt_w/reg_q_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spiw/mod_cnt_w/reg_q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 1.454ns (29.927%)  route 3.404ns (70.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         3.404     4.858    spi_w_r_inst/mod_spiw/mod_cnt_w/AR[0]
    SLICE_X7Y30          FDCE                                         f  spi_w_r_inst/mod_spiw/mod_cnt_w/reg_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    spi_w_r_inst/mod_spiw/mod_cnt_w/clk_i_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_cnt_w/reg_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.222ns (31.563%)  route 0.481ns (68.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         0.481     0.703    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X7Y16          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.857     1.984    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.222ns (31.563%)  route 0.481ns (68.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         0.481     0.703    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X7Y16          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.857     1.984    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.222ns (31.563%)  route 0.481ns (68.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         0.481     0.703    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X7Y16          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.857     1.984    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.222ns (31.563%)  route 0.481ns (68.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         0.481     0.703    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X7Y16          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.857     1.984    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.222ns (31.563%)  route 0.481ns (68.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         0.481     0.703    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X6Y16          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.857     1.984    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.222ns (31.563%)  route 0.481ns (68.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         0.481     0.703    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X6Y16          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.857     1.984    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.222ns (31.563%)  route 0.481ns (68.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         0.481     0.703    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X6Y16          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.857     1.984    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[7]/C

Slack:                    inf
  Source:                 sw_i
                            (input port)
  Destination:            debouncer_inst/ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.210ns (28.805%)  route 0.518ns (71.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw_i (IN)
                         net (fo=0)                   0.000     0.000    sw_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sw_i_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.727    debouncer_inst/sw_i_IBUF
    SLICE_X2Y24          FDCE                                         r  debouncer_inst/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.850     1.977    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  debouncer_inst/ff1_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.222ns (25.792%)  route 0.638ns (74.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         0.638     0.860    debouncer_inst/AR[0]
    SLICE_X3Y24          FDCE                                         f  debouncer_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.850     1.977    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  debouncer_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.222ns (25.792%)  route 0.638ns (74.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=157, routed)         0.638     0.860    debouncer_inst/AR[0]
    SLICE_X3Y24          FDCE                                         f  debouncer_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.850     1.977    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  debouncer_inst/cnt_reg[1]/C





