{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728614875835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728614875835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 23:47:55 2024 " "Processing started: Thu Oct 10 23:47:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728614875835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728614875835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728614875836 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1728614876981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/ULA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_sp5_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uc_sp5_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UC_SP5_TB " "Found entity 1: UC_SP5_TB" {  } { { "UC_SP5_TB.sv" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/UC_SP5_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/ProgramCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_8bits " "Found entity 1: Mux2x1_8bits" {  } { { "Mux2x1_8bits.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mux2x1_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/mux2x1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Memory " "Found entity 1: Instr_Memory" {  } { { "Instr_Memory.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Instr_Memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div_Freq " "Found entity 1: Div_Freq" {  } { { "Div_Freq.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Div_Freq.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_new.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_NEW " "Found entity 1: RegisterFile_NEW" {  } { { "RegisterFile_NEW.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/RegisterFile_NEW.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1 " "Found entity 1: Mux_4x1" {  } { { "Mux_4x1.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877167 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegisterFille.v " "Can't analyze file -- file RegisterFille.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1728614877171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_bin_hex_4_in_x0.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_bin_hex_4_in_x0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec_Bin_Hex_4_in " "Found entity 1: Dec_Bin_Hex_4_in" {  } { { "Dec_Bin_Hex_4_in_X0.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Dec_Bin_Hex_4_in_X0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_bin_hex_4_in_x1.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_bin_hex_4_in_x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec_Bin_Hex_4_in_X1 " "Found entity 1: Dec_Bin_Hex_4_in_X1" {  } { { "Dec_Bin_Hex_4_in_X1.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Dec_Bin_Hex_4_in_X1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877179 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Inst_Memoria.v " "Can't analyze file -- file Inst_Memoria.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1728614877183 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegisterFile_Sprint5.v " "Can't analyze file -- file RegisterFile_Sprint5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1728614877191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Data_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelout.v 1 1 " "Found 1 design units, including 1 entities, in source file parallelout.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParallelOUT " "Found entity 1: ParallelOUT" {  } { { "ParallelOUT.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/ParallelOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelin.v 1 1 " "Found 1 design units, including 1 entities, in source file parallelin.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParallelIN " "Found entity 1: ParallelIN" {  } { { "ParallelIN.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/ParallelIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728614877204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728614877204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728614877297 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..6\] Mod_Teste.v(10) " "Output port \"LEDG\[7..6\]\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1728614877308 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4..0\] Mod_Teste.v(10) " "Output port \"LEDG\[4..0\]\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1728614877308 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Mod_Teste.v(11) " "Output port \"LEDR\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1728614877308 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(13) " "Output port \"UART_TXD\" at Mod_Teste.v(13) has no driver" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1728614877308 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.v" "MyLCD" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728614877319 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728614877319 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728614877320 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2.v" "u0" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728614877326 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div_Freq Div_Freq:div_freq " "Elaborating entity \"Div_Freq\" for hierarchy \"Div_Freq:div_freq\"" {  } { { "Mod_Teste.v" "div_freq" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Div_Freq.v(26) " "Verilog HDL assignment warning at Div_Freq.v(26): truncated value with size 32 to match size of target (26)" {  } { { "Div_Freq.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Div_Freq.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728614877332 "|Mod_Teste|Div_Freq:div_freq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "Mod_Teste.v" "pc" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Memory Instr_Memory:memory " "Elaborating entity \"Instr_Memory\" for hierarchy \"Instr_Memory:memory\"" {  } { { "Mod_Teste.v" "memory" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control_inst " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control_inst\"" {  } { { "Mod_Teste.v" "control_inst" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile_NEW RegisterFile_NEW:registradores " "Elaborating entity \"RegisterFile_NEW\" for hierarchy \"RegisterFile_NEW:registradores\"" {  } { { "Mod_Teste.v" "registradores" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877431 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerfile_new.v(34) " "Verilog HDL Always Construct warning at registerfile_new.v(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "registerfile_new.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/registerfile_new.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1728614877433 "|Mod_Teste|RegisterFile_NEW:registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "Mod_Teste.v" "ula" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(20) " "Verilog HDL assignment warning at ULA.v(20): truncated value with size 32 to match size of target (8)" {  } { { "ULA.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/ULA.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1728614877439 "|Mod_Teste|ULA:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelOUT ParallelOUT:ParaOUT " "Elaborating entity \"ParallelOUT\" for hierarchy \"ParallelOUT:ParaOUT\"" {  } { { "Mod_Teste.v" "ParaOUT" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelIN ParallelIN:ParaIN " "Elaborating entity \"ParallelIN\" for hierarchy \"ParallelIN:ParaIN\"" {  } { { "Mod_Teste.v" "ParaIN" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem Data_Mem:data_Mem " "Elaborating entity \"Data_Mem\" for hierarchy \"Data_Mem:data_Mem\"" {  } { { "Mod_Teste.v" "data_Mem" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877451 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Data_Mem.v(20) " "Verilog HDL Always Construct warning at Data_Mem.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_Mem.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Data_Mem.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1728614877475 "|Mod_Teste|Data_Mem:data_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 Mux_4x1:MuxImmSrc " "Elaborating entity \"Mux_4x1\" for hierarchy \"Mux_4x1:MuxImmSrc\"" {  } { { "Mod_Teste.v" "MuxImmSrc" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:MuxULASrc " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:MuxULASrc\"" {  } { { "Mod_Teste.v" "MuxULASrc" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:HX0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:HX0\"" {  } { { "Mod_Teste.v" "HX0" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728614877492 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1728614888742 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1728614888823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1728614888823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1728614888823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1728614888823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1728614888823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1728614888823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1728614888823 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1728614888823 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1728614888823 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614892292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614892292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614892292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614892292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614892292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614892292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614892292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614892292 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1728614892292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728614892293 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1728614892293 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1728614897427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728614898171 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898171 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Mod_Teste.v" "" { Text "D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728614898902 "|Mod_Teste|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1728614898902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4432 " "Implemented 4432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728614898905 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728614898905 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1728614898905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4238 " "Implemented 4238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1728614898905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728614898905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728614898945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 23:48:18 2024 " "Processing ended: Thu Oct 10 23:48:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728614898945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728614898945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728614898945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728614898945 ""}
