0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.gen/sources_1/ip/char_mem/sim/char_mem.v,1710886403,verilog,,C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.gen/sources_1/ip/fifo_mem/sim/fifo_mem.v,,char_mem,,,,,,,,
C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.gen/sources_1/ip/fifo_mem/sim/fifo_mem.v,1710886892,verilog,,,,fifo_mem,,,,,,,,
C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sim_1/imports/new/tb.vhd,1711056424,vhdl,,,,tb,,,,,,,,
C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/imports/Downloads/clockDivider.vhd,1710685413,vhdl,,,,clockdivider,,,,,,,,
C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/imports/Downloads/rs232_reciver.vhd,1711061529,vhdl,,,,rs232_reciver,,,,,,,,
C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/encoder.vhd,1711128366,vhdl,,,,encoder,,,,,,,,
C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/lab5a_top.vhd,1711117018,vhdl,,,,lab5a_top,,,,,,,,
C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/one_cycle_enabler.vhd,1711115081,vhdl,,,,one_cycle_enabler,,,,,,,,
C:/Users/lukgla/Desktop/Vivado/Lab5a/Lab5a.srcs/sources_1/new/rs232_sender.vhd,1711115996,vhdl,,,,rs232_sender,,,,,,,,
