Warning: Main library 'lsi_10k' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : cpu
Version: L-2016.03-SP1
Date   : Sat Sep 14 15:07:01 2024
****************************************


Library(s) Used:

    lsi_10k (File: /media/ord1nary/Yes/SynopsysEDA/designcompiler2016/libraries/syn/lsi_10k.db)

Information: The cells in your design are not characterized for internal power. (PWR-229)

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
cpu                    50x50             lsi_10k


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 0.100000ff
    Time Units = 1ns
    Dynamic Power Units = 100nW    (derived from V,C,T units)
    Leakage Power Units = Unitless


  Cell Internal Power  =   0.0000 nW    (0%)
  Net Switching Power  =  11.1041 uW  (100%)
                         ---------
Total Dynamic Power    =  11.1041 uW  (100%)

Cell Leakage Power     =   0.0000 

Error: Either dynamic power or leakage power, in the library, is unitless. Unable to display complete power group summary. (PWR-799)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000               NA   (     N/A)
memory             0.0000            0.0000            0.0000               NA   (     N/A)
black_box          0.0000            0.0000            0.0000               NA   (     N/A)
clock_network      0.0000            0.0000            0.0000               NA   (     N/A)
register           0.0000          146.4170            0.0000               NA   (     N/A)
sequential         0.0000            0.4378            0.0000               NA   (     N/A)
combinational      0.0000        1.0957e+04            0.0000               NA   (     N/A)
--------------------------------------------------------------------------------------------------
Total              0.0000 nW     1.1104e+04 nW         0.0000               NA        
1
