Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 26d43b20efe04bfea4158dd35ccec3b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_stopwatch_behav xil_defaultlib.tb_stopwatch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div_stopwatch
Compiling module xil_defaultlib.time_clock_counter(TIME_MAX=10)
Compiling module xil_defaultlib.time_clock_counter
Compiling module xil_defaultlib.stopwatch_datapath
Compiling module xil_defaultlib.tb_stopwatch
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_stopwatch_behav
