

================================================================
== Vitis HLS Report for 'MergeFilter'
================================================================
* Date:           Sun Nov 13 19:24:41 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        canny
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.721 ns|     6.13 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17443|    17443|  0.174 ms|  0.174 ms|  17443|  17443|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_68_1  |    17441|    17441|        19|          1|          1|  17424|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%xy = alloca i32 1"   --->   Operation 22 'alloca' 'xy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 23 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 24 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 25 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_op_assign_4 = alloca i32 1"   --->   Operation 26 'alloca' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 27 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_op_assign_14 = alloca i32 1"   --->   Operation 28 'alloca' 'i_op_assign_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_op_assign_18 = alloca i32 1"   --->   Operation 29 'alloca' 'i_op_assign_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_op_assign = alloca i32 1"   --->   Operation 30 'alloca' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_V_1 = alloca i32 1"   --->   Operation 31 'alloca' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_op_assign_2 = alloca i32 1"   --->   Operation 32 'alloca' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_2 = alloca i32 1"   --->   Operation 33 'alloca' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_V_3 = alloca i32 1"   --->   Operation 34 'alloca' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_op_assign_7 = alloca i32 1"   --->   Operation 35 'alloca' 'i_op_assign_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_1 = alloca i32 1"   --->   Operation 36 'alloca' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lhs_2 = alloca i32 1"   --->   Operation 37 'alloca' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lhs_3 = alloca i32 1"   --->   Operation 38 'alloca' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_op_assign_15 = alloca i32 1"   --->   Operation 39 'alloca' 'i_op_assign_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V_4 = alloca i32 1"   --->   Operation 40 'alloca' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lhs_V_5 = alloca i32 1"   --->   Operation 41 'alloca' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_op_assign_19 = alloca i32 1"   --->   Operation 42 'alloca' 'i_op_assign_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V_6 = alloca i32 1"   --->   Operation 43 'alloca' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_op_assign_21 = alloca i32 1"   --->   Operation 44 'alloca' 'i_op_assign_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %y_sobel_7, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %y_sobel, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %x_sobel, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%LineBuff = alloca i64 1" [canny/canny.cpp:40]   --->   Operation 49 'alloca' 'LineBuff' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 132> <RAM>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln68 = store i32 0, i32 %x" [canny/canny.cpp:68]   --->   Operation 50 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln68 = store i32 0, i32 %y" [canny/canny.cpp:68]   --->   Operation 51 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln68 = store i15 0, i15 %xy" [canny/canny.cpp:68]   --->   Operation 52 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc" [canny/canny.cpp:68]   --->   Operation 53 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%xy_1 = load i15 %xy" [canny/canny.cpp:68]   --->   Operation 54 'load' 'xy_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%y_6 = load i32 %y" [canny/canny.cpp:117]   --->   Operation 55 'load' 'y_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_6 = load i32 %x" [canny/canny.cpp:117]   --->   Operation 56 'load' 'x_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.31ns)   --->   "%icmp_ln68 = icmp_eq  i15 %xy_1, i15 17424" [canny/canny.cpp:68]   --->   Operation 57 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.94ns)   --->   "%xy_2 = add i15 %xy_1, i15 1" [canny/canny.cpp:68]   --->   Operation 58 'add' 'xy_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc.split_ifconv, void %for.end156" [canny/canny.cpp:68]   --->   Operation 59 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%idxprom8 = zext i32 %x_6" [canny/canny.cpp:117]   --->   Operation 60 'zext' 'idxprom8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%LineBuff_addr = getelementptr i40 %LineBuff, i64 0, i64 %idxprom8" [canny/canny.cpp:71]   --->   Operation 61 'getelementptr' 'LineBuff_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_6, i32 1, i32 31" [canny/canny.cpp:73]   --->   Operation 62 'partselect' 'tmp_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_slt  i31 %tmp_14, i31 1" [canny/canny.cpp:73]   --->   Operation 63 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i32 %x_6" [canny/canny.cpp:74]   --->   Operation 64 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.91ns)   --->   "%adr_x_V = sub i8 2, i8 %trunc_ln74"   --->   Operation 65 'sub' 'adr_x_V' <Predicate = (!icmp_ln68)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_sgt  i32 %x_6, i32 129" [canny/canny.cpp:76]   --->   Operation 66 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.91ns)   --->   "%adr_x_V_1 = sub i8 0, i8 %trunc_ln74"   --->   Operation 67 'sub' 'adr_x_V_1' <Predicate = (!icmp_ln68)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.91ns)   --->   "%adr_x_V_2 = add i8 %trunc_ln74, i8 254"   --->   Operation 68 'add' 'adr_x_V_2' <Predicate = (!icmp_ln68)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node adr_x_V_5)   --->   "%adr_x_V_3 = select i1 %icmp_ln76, i8 %adr_x_V_1, i8 %adr_x_V_2" [canny/canny.cpp:76]   --->   Operation 69 'select' 'adr_x_V_3' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.24ns) (out node of the LUT)   --->   "%adr_x_V_5 = select i1 %icmp_ln73, i8 %adr_x_V, i8 %adr_x_V_3" [canny/canny.cpp:73]   --->   Operation 70 'select' 'adr_x_V_5' <Predicate = (!icmp_ln68)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_6, i32 1, i32 31" [canny/canny.cpp:82]   --->   Operation 71 'partselect' 'tmp_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln82 = icmp_slt  i31 %tmp_15, i31 1" [canny/canny.cpp:82]   --->   Operation 72 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %y_6" [canny/canny.cpp:83]   --->   Operation 73 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln85 = icmp_sgt  i32 %y_6, i32 129" [canny/canny.cpp:85]   --->   Operation 74 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_6, i32 2, i32 31" [canny/canny.cpp:117]   --->   Operation 75 'partselect' 'tmp_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.46ns)   --->   "%icmp_ln117 = icmp_sgt  i30 %tmp_16, i30 0" [canny/canny.cpp:117]   --->   Operation 76 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln68)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %y_6, i32 2, i32 31" [canny/canny.cpp:117]   --->   Operation 77 'partselect' 'tmp_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.46ns)   --->   "%icmp_ln117_1 = icmp_sgt  i30 %tmp_17, i30 0" [canny/canny.cpp:117]   --->   Operation 78 'icmp' 'icmp_ln117_1' <Predicate = (!icmp_ln68)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.97ns)   --->   "%and_ln117 = and i1 %icmp_ln117, i1 %icmp_ln117_1" [canny/canny.cpp:117]   --->   Operation 79 'and' 'and_ln117' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %and_ln117, void %if.end147, void %if.then126" [canny/canny.cpp:117]   --->   Operation 80 'br' 'br_ln117' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln122 = icmp_eq  i32 %x_6, i32 131" [canny/canny.cpp:122]   --->   Operation 81 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (2.55ns)   --->   "%y_7 = add i32 %y_6, i32 1" [canny/canny.cpp:123]   --->   Operation 82 'add' 'y_7' <Predicate = (!icmp_ln68)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (2.55ns)   --->   "%x_7 = add i32 %x_6, i32 1" [canny/canny.cpp:127]   --->   Operation 83 'add' 'x_7' <Predicate = (!icmp_ln68)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.69ns)   --->   "%y_8 = select i1 %icmp_ln122, i32 %y_7, i32 %y_6" [canny/canny.cpp:122]   --->   Operation 84 'select' 'y_8' <Predicate = (!icmp_ln68)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.69ns)   --->   "%x_8 = select i1 %icmp_ln122, i32 0, i32 %x_7" [canny/canny.cpp:122]   --->   Operation 85 'select' 'x_8' <Predicate = (!icmp_ln68)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 86 [1/1] (1.87ns)   --->   "%adr_y_V = sub i7 2, i7 %trunc_ln83"   --->   Operation 86 'sub' 'adr_y_V' <Predicate = (!icmp_ln68 & icmp_ln82)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.87ns)   --->   "%adr_y_V_1 = sub i7 0, i7 %trunc_ln83"   --->   Operation 87 'sub' 'adr_y_V_1' <Predicate = (!icmp_ln68 & icmp_ln85 & !icmp_ln82)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.87ns)   --->   "%adr_y_V_2 = add i7 %trunc_ln83, i7 126"   --->   Operation 88 'add' 'adr_y_V_2' <Predicate = (!icmp_ln68 & !icmp_ln85 & !icmp_ln82)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln85 = select i1 %icmp_ln85, i7 %adr_y_V_1, i7 %adr_y_V_2" [canny/canny.cpp:85]   --->   Operation 89 'select' 'select_ln85' <Predicate = (!icmp_ln68 & !icmp_ln82)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln82 = select i1 %icmp_ln82, i7 %adr_y_V, i7 %select_ln85" [canny/canny.cpp:82]   --->   Operation 90 'select' 'select_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln82, i7 0"   --->   Operation 91 'bitconcatenate' 'ret_V_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1495 = zext i8 %adr_x_V_5"   --->   Operation 92 'zext' 'zext_ln1495' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.81ns) (out node of the LUT)   --->   "%ret_V = add i14 %ret_V_38, i14 %zext_ln1495"   --->   Operation 93 'add' 'ret_V' <Predicate = (!icmp_ln68)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln68 = store i32 %x_8, i32 %x" [canny/canny.cpp:68]   --->   Operation 94 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_2 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln68 = store i32 %y_8, i32 %y" [canny/canny.cpp:68]   --->   Operation 95 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_2 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln68 = store i15 %xy_2, i15 %xy" [canny/canny.cpp:68]   --->   Operation 96 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 97 [2/2] (3.25ns)   --->   "%LineBuff_load = load i8 %LineBuff_addr" [canny/canny.cpp:71]   --->   Operation 97 'load' 'LineBuff_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 132> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i14 %ret_V"   --->   Operation 98 'zext' 'zext_ln541' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i32 %src, i64 0, i64 %zext_ln541" [canny/canny.cpp:91]   --->   Operation 99 'getelementptr' 'src_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (3.25ns)   --->   "%src_load = load i14 %src_addr" [canny/canny.cpp:91]   --->   Operation 100 'load' 'src_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%i_op_assign_19_load = load i8 %i_op_assign_19"   --->   Operation 101 'load' 'i_op_assign_19_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V_12 = load i8 %lhs_V_6"   --->   Operation 102 'load' 'lhs_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%i_op_assign_21_load = load i8 %i_op_assign_21"   --->   Operation 103 'load' 'i_op_assign_21_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (3.25ns)   --->   "%LineBuff_load = load i8 %LineBuff_addr" [canny/canny.cpp:71]   --->   Operation 104 'load' 'LineBuff_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 132> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%i_op_assign_s = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %LineBuff_load, i32 8, i32 15" [canny/canny.cpp:71]   --->   Operation 105 'partselect' 'i_op_assign_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%i_op_assign_1 = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %LineBuff_load, i32 16, i32 23" [canny/canny.cpp:71]   --->   Operation 106 'partselect' 'i_op_assign_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%lhs_8 = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %LineBuff_load, i32 24, i32 31" [canny/canny.cpp:71]   --->   Operation 107 'partselect' 'lhs_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%i_op_assign_3 = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %LineBuff_load, i32 32, i32 39" [canny/canny.cpp:71]   --->   Operation 108 'partselect' 'i_op_assign_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 109 [1/2] (3.25ns)   --->   "%src_load = load i14 %src_addr" [canny/canny.cpp:91]   --->   Operation 109 'load' 'src_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%lhs_V_13 = trunc i32 %src_load" [canny/canny.cpp:91]   --->   Operation 110 'trunc' 'lhs_V_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %LineBuff_load, i32 8, i32 39" [canny/canny.cpp:91]   --->   Operation 111 'partselect' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1494_35 = zext i8 %i_op_assign_19_load"   --->   Operation 112 'zext' 'zext_ln1494_35' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 113 [3/3] (2.93ns)   --->   "%ret_V_32 = mul i16 %zext_ln1494_35, i16 65415"   --->   Operation 113 'mul' 'ret_V_32' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1494_36 = zext i8 %lhs_V_12"   --->   Operation 114 'zext' 'zext_ln1494_36' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 115 [3/3] (2.97ns)   --->   "%ret_V_34 = mul i17 %zext_ln1494_36, i17 436"   --->   Operation 115 'mul' 'ret_V_34' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_13, i8 %i_op_assign_21" [canny/canny.cpp:68]   --->   Operation 116 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_21_load, i8 %lhs_V_6" [canny/canny.cpp:68]   --->   Operation 117 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_12, i8 %i_op_assign_19" [canny/canny.cpp:68]   --->   Operation 118 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %lhs_V_13, i32 %tmp" [canny/canny.cpp:91]   --->   Operation 119 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln91 = store i40 %tmp_s, i8 %LineBuff_addr" [canny/canny.cpp:91]   --->   Operation 120 'store' 'store_ln91' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 132> <RAM>
ST_5 : Operation 121 [2/3] (2.93ns)   --->   "%ret_V_32 = mul i16 %zext_ln1494_35, i16 65415"   --->   Operation 121 'mul' 'ret_V_32' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [2/3] (2.97ns)   --->   "%ret_V_34 = mul i17 %zext_ln1494_36, i17 436"   --->   Operation 122 'mul' 'ret_V_34' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1494_37 = zext i8 %i_op_assign_21_load"   --->   Operation 123 'zext' 'zext_ln1494_37' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1494_38 = zext i8 %i_op_assign_21_load"   --->   Operation 124 'zext' 'zext_ln1494_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 125 [3/3] (1.05ns) (grouped into DSP with root node pixel_tmp_1_6)   --->   "%ret_V_35 = mul i15 %zext_ln1494_38, i15 121"   --->   Operation 125 'mul' 'ret_V_35' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [3/3] (1.05ns) (grouped into DSP with root node pixel_tmp_2_5)   --->   "%ret_V_36 = mul i17 %zext_ln1494_37, i17 315"   --->   Operation 126 'mul' 'ret_V_36' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%lhs_V_10 = load i8 %lhs_V_4"   --->   Operation 127 'load' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%lhs_V_11 = load i8 %lhs_V_5"   --->   Operation 128 'load' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1494_27 = zext i8 %lhs_V_11"   --->   Operation 129 'zext' 'zext_ln1494_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 130 [3/3] (2.97ns)   --->   "%ret_V_27 = mul i17 %zext_ln1494_27, i17 394"   --->   Operation 130 'mul' 'ret_V_27' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/3] (2.93ns)   --->   "%ret_V_32 = mul i16 %zext_ln1494_35, i16 65415"   --->   Operation 131 'mul' 'ret_V_32' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/3] (2.97ns)   --->   "%ret_V_34 = mul i17 %zext_ln1494_36, i17 436"   --->   Operation 132 'mul' 'ret_V_34' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [2/3] (1.05ns) (grouped into DSP with root node pixel_tmp_1_6)   --->   "%ret_V_35 = mul i15 %zext_ln1494_38, i15 121"   --->   Operation 133 'mul' 'ret_V_35' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [2/3] (1.05ns) (grouped into DSP with root node pixel_tmp_2_5)   --->   "%ret_V_36 = mul i17 %zext_ln1494_37, i17 315"   --->   Operation 134 'mul' 'ret_V_36' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_3, i8 %lhs_V_5" [canny/canny.cpp:68]   --->   Operation 135 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_11, i8 %lhs_V_4" [canny/canny.cpp:68]   --->   Operation 136 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%i_op_assign_15_load = load i8 %i_op_assign_15"   --->   Operation 137 'load' 'i_op_assign_15_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%i_op_assign_18_load = load i8 %i_op_assign_18"   --->   Operation 138 'load' 'i_op_assign_18_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1494_25 = zext i8 %i_op_assign_15_load"   --->   Operation 139 'zext' 'zext_ln1494_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 140 [3/3] (2.97ns)   --->   "%ret_V_24 = mul i18 %zext_ln1494_25, i18 261750"   --->   Operation 140 'mul' 'ret_V_24' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [2/3] (2.97ns)   --->   "%ret_V_27 = mul i17 %zext_ln1494_27, i17 394"   --->   Operation 141 'mul' 'ret_V_27' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1494_32 = zext i8 %i_op_assign_18_load"   --->   Operation 142 'zext' 'zext_ln1494_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1494_33 = zext i8 %i_op_assign_18_load"   --->   Operation 143 'zext' 'zext_ln1494_33' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 144 [3/3] (1.05ns) (grouped into DSP with root node pixel_tmp_1_7)   --->   "%ret_V_30 = mul i16 %zext_ln1494_33, i16 65439"   --->   Operation 144 'mul' 'ret_V_30' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 145 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_2)   --->   "%ret_V_31 = mul i15 %zext_ln1494_32, i15 97"   --->   Operation 145 'mul' 'ret_V_31' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1494_34 = zext i8 %i_op_assign_19_load"   --->   Operation 146 'zext' 'zext_ln1494_34' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 147 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_1)   --->   "%ret_V_33 = mul i17 %zext_ln1494_34, i17 315"   --->   Operation 147 'mul' 'ret_V_33' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i17 %ret_V_34" [canny/canny.cpp:103]   --->   Operation 148 'zext' 'zext_ln103_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 149 [1/3] (0.00ns) (grouped into DSP with root node pixel_tmp_1_6)   --->   "%ret_V_35 = mul i15 %zext_ln1494_38, i15 121"   --->   Operation 149 'mul' 'ret_V_35' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into DSP with root node pixel_tmp_1_6)   --->   "%zext_ln1494_39 = zext i15 %ret_V_35"   --->   Operation 150 'zext' 'zext_ln1494_39' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node pixel_tmp_2_5)   --->   "%ret_V_36 = mul i17 %zext_ln1494_37, i17 315"   --->   Operation 151 'mul' 'ret_V_36' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node pixel_tmp_2_5)   --->   "%zext_ln103_3 = zext i17 %ret_V_36" [canny/canny.cpp:103]   --->   Operation 152 'zext' 'zext_ln103_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 153 [2/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_1_6 = add i16 %ret_V_32, i16 %zext_ln1494_39" [canny/canny.cpp:109]   --->   Operation 153 'add' 'pixel_tmp_1_6' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 154 [2/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_2_5 = add i18 %zext_ln103_2, i18 %zext_ln103_3" [canny/canny.cpp:110]   --->   Operation 154 'add' 'pixel_tmp_2_5' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_10, i8 %i_op_assign_15" [canny/canny.cpp:68]   --->   Operation 155 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_19_load, i8 %i_op_assign_18" [canny/canny.cpp:68]   --->   Operation 156 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%lhs_6 = load i8 %lhs_1"   --->   Operation 157 'load' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%lhs_2_load = load i8 %lhs_2"   --->   Operation 158 'load' 'lhs_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%lhs_7 = load i8 %lhs_3"   --->   Operation 159 'load' 'lhs_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%lhs_load = load i8 %lhs"   --->   Operation 160 'load' 'lhs_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%i_op_assign_14_load = load i8 %i_op_assign_14"   --->   Operation 161 'load' 'i_op_assign_14_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1494_19 = zext i8 %lhs_load"   --->   Operation 162 'zext' 'zext_ln1494_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 163 [3/3] (2.97ns)   --->   "%ret_V_18 = mul i18 %zext_ln1494_19, i18 261708"   --->   Operation 163 'mul' 'ret_V_18' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1494_23 = zext i8 %i_op_assign_14_load"   --->   Operation 164 'zext' 'zext_ln1494_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 165 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_2)   --->   "%ret_V_22 = mul i18 %zext_ln1494_23, i18 261829"   --->   Operation 165 'mul' 'ret_V_22' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 166 [2/3] (2.97ns)   --->   "%ret_V_24 = mul i18 %zext_ln1494_25, i18 261750"   --->   Operation 166 'mul' 'ret_V_24' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/3] (2.97ns)   --->   "%ret_V_27 = mul i17 %zext_ln1494_27, i17 394"   --->   Operation 167 'mul' 'ret_V_27' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [2/3] (1.05ns) (grouped into DSP with root node pixel_tmp_1_7)   --->   "%ret_V_30 = mul i16 %zext_ln1494_33, i16 65439"   --->   Operation 168 'mul' 'ret_V_30' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 169 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_2)   --->   "%ret_V_31 = mul i15 %zext_ln1494_32, i15 97"   --->   Operation 169 'mul' 'ret_V_31' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 170 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_1)   --->   "%ret_V_33 = mul i17 %zext_ln1494_34, i17 315"   --->   Operation 170 'mul' 'ret_V_33' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 171 [1/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_1_6 = add i16 %ret_V_32, i16 %zext_ln1494_39" [canny/canny.cpp:109]   --->   Operation 171 'add' 'pixel_tmp_1_6' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 172 [1/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_2_5 = add i18 %zext_ln103_2, i18 %zext_ln103_3" [canny/canny.cpp:110]   --->   Operation 172 'add' 'pixel_tmp_2_5' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_8, i8 %lhs_3" [canny/canny.cpp:68]   --->   Operation 173 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_7, i8 %lhs_2" [canny/canny.cpp:68]   --->   Operation 174 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_2_load, i8 %lhs_1" [canny/canny.cpp:68]   --->   Operation 175 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_15_load, i8 %i_op_assign_14" [canny/canny.cpp:68]   --->   Operation 176 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_6, i8 %lhs" [canny/canny.cpp:68]   --->   Operation 177 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%lhs_V_8 = load i8 %lhs_V_2"   --->   Operation 178 'load' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%lhs_V_9 = load i8 %lhs_V_3"   --->   Operation 179 'load' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%i_op_assign_7_load = load i8 %i_op_assign_7"   --->   Operation 180 'load' 'i_op_assign_7_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %lhs_V_9"   --->   Operation 181 'zext' 'zext_ln186' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 182 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_13 = mul i19 %zext_ln186, i19 523742"   --->   Operation 182 'mul' 'ret_V_13' <Predicate = (!icmp_ln68)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1494_14 = zext i8 %i_op_assign_7_load"   --->   Operation 183 'zext' 'zext_ln1494_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 184 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_6)   --->   "%ret_V_14 = mul i17 %zext_ln1494_14, i17 394"   --->   Operation 184 'mul' 'ret_V_14' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1494_16 = zext i8 %i_op_assign_1"   --->   Operation 185 'zext' 'zext_ln1494_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1494_17 = zext i8 %i_op_assign_1"   --->   Operation 186 'zext' 'zext_ln1494_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 187 [3/3] (2.97ns)   --->   "%ret_V_16 = mul i17 %zext_ln1494_17, i17 315"   --->   Operation 187 'mul' 'ret_V_16' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [3/3] (2.93ns)   --->   "%ret_V_17 = mul i16 %zext_ln1494_16, i16 65415"   --->   Operation 188 'mul' 'ret_V_17' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [2/3] (2.97ns)   --->   "%ret_V_18 = mul i18 %zext_ln1494_19, i18 261708"   --->   Operation 189 'mul' 'ret_V_18' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_2)   --->   "%ret_V_22 = mul i18 %zext_ln1494_23, i18 261829"   --->   Operation 190 'mul' 'ret_V_22' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1494_24 = zext i8 %i_op_assign_15_load"   --->   Operation 191 'zext' 'zext_ln1494_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 192 [1/3] (2.97ns)   --->   "%ret_V_24 = mul i18 %zext_ln1494_25, i18 261750"   --->   Operation 192 'mul' 'ret_V_24' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [3/3] (2.97ns)   --->   "%ret_V_25 = mul i17 %zext_ln1494_24, i17 394"   --->   Operation 193 'mul' 'ret_V_25' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node pixel_tmp_1_7)   --->   "%ret_V_30 = mul i16 %zext_ln1494_33, i16 65439"   --->   Operation 194 'mul' 'ret_V_30' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node pixel_tmp_1_7)   --->   "%sext_ln1494_6 = sext i16 %ret_V_30"   --->   Operation 195 'sext' 'sext_ln1494_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 196 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_2)   --->   "%ret_V_31 = mul i15 %zext_ln1494_32, i15 97"   --->   Operation 196 'mul' 'ret_V_31' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 197 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_2)   --->   "%zext_ln1630_5 = zext i15 %ret_V_31"   --->   Operation 197 'zext' 'zext_ln1630_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 198 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_1)   --->   "%ret_V_33 = mul i17 %zext_ln1494_34, i17 315"   --->   Operation 198 'mul' 'ret_V_33' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_1)   --->   "%zext_ln103_1 = zext i17 %ret_V_33" [canny/canny.cpp:103]   --->   Operation 199 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i16 %pixel_tmp_1_6" [canny/canny.cpp:109]   --->   Operation 200 'sext' 'sext_ln109' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_1_7 = add i17 %sext_ln109, i17 %sext_ln1494_6" [canny/canny.cpp:109]   --->   Operation 201 'add' 'pixel_tmp_1_7' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i18 %pixel_tmp_2_5" [canny/canny.cpp:110]   --->   Operation 202 'zext' 'zext_ln110' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 203 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_1 = add i19 %zext_ln110, i19 %zext_ln103_1" [canny/canny.cpp:110]   --->   Operation 203 'add' 'add_ln110_1' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 204 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_2 = add i17 %ret_V_27, i17 %zext_ln1630_5" [canny/canny.cpp:110]   --->   Operation 204 'add' 'add_ln110_2' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_1, i8 %i_op_assign_7" [canny/canny.cpp:68]   --->   Operation 205 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_7_load, i8 %lhs_V_3" [canny/canny.cpp:68]   --->   Operation 206 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_9, i8 %lhs_V_2" [canny/canny.cpp:68]   --->   Operation 207 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%i_op_assign_load = load i8 %i_op_assign"   --->   Operation 208 'load' 'i_op_assign_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%lhs_V_7 = load i8 %lhs_V_1"   --->   Operation 209 'load' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%i_op_assign_2_load = load i8 %i_op_assign_2"   --->   Operation 210 'load' 'i_op_assign_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17424, i64 17424, i64 17424"   --->   Operation 211 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%lhs_V_load = load i8 %lhs_V"   --->   Operation 212 'load' 'lhs_V_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i8 %lhs_V_load"   --->   Operation 213 'zext' 'zext_ln1494' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 214 [3/3] (2.93ns)   --->   "%ret_V_39 = mul i16 %zext_ln1494, i16 65439"   --->   Operation 214 'mul' 'ret_V_39' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i8 %i_op_assign_2_load"   --->   Operation 215 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 216 [3/3] (2.97ns)   --->   "%ret_V_7 = mul i18 %zext_ln1494_4, i18 261829"   --->   Operation 216 'mul' 'ret_V_7' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i8 %i_op_assign_s"   --->   Operation 217 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 218 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_12)   --->   "%ret_V_9 = mul i16 %zext_ln1494_7, i16 65439"   --->   Operation 218 'mul' 'ret_V_9' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 219 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_13 = mul i19 %zext_ln186, i19 523742"   --->   Operation 219 'mul' 'ret_V_13' <Predicate = (!icmp_ln68)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 220 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_6)   --->   "%ret_V_14 = mul i17 %zext_ln1494_14, i17 394"   --->   Operation 220 'mul' 'ret_V_14' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 221 [2/3] (2.97ns)   --->   "%ret_V_16 = mul i17 %zext_ln1494_17, i17 315"   --->   Operation 221 'mul' 'ret_V_16' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [2/3] (2.93ns)   --->   "%ret_V_17 = mul i16 %zext_ln1494_16, i16 65415"   --->   Operation 222 'mul' 'ret_V_17' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/3] (2.97ns)   --->   "%ret_V_18 = mul i18 %zext_ln1494_19, i18 261708"   --->   Operation 223 'mul' 'ret_V_18' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1494_21 = zext i8 %lhs_8"   --->   Operation 224 'zext' 'zext_ln1494_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 225 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_10)   --->   "%ret_V_21 = mul i17 %zext_ln1494_21, i17 436"   --->   Operation 225 'mul' 'ret_V_21' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1494_22 = zext i8 %i_op_assign_14_load"   --->   Operation 226 'zext' 'zext_ln1494_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 227 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_2)   --->   "%ret_V_22 = mul i18 %zext_ln1494_23, i18 261829"   --->   Operation 227 'mul' 'ret_V_22' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 228 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_2)   --->   "%sext_ln1494_4 = sext i18 %ret_V_22"   --->   Operation 228 'sext' 'sext_ln1494_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 229 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_5)   --->   "%ret_V_23 = mul i15 %zext_ln1494_22, i15 121"   --->   Operation 229 'mul' 'ret_V_23' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i18 %ret_V_24"   --->   Operation 230 'sext' 'sext_ln1494_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 231 [2/3] (2.97ns)   --->   "%ret_V_25 = mul i17 %zext_ln1494_24, i17 394"   --->   Operation 231 'mul' 'ret_V_25' <Predicate = (!icmp_ln68)> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1494_26 = zext i8 %lhs_V_10"   --->   Operation 232 'zext' 'zext_ln1494_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 233 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_4)   --->   "%ret_V_26 = mul i18 %zext_ln1494_26, i18 546"   --->   Operation 233 'mul' 'ret_V_26' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1494_40 = zext i8 %lhs_V_13"   --->   Operation 234 'zext' 'zext_ln1494_40' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 235 [3/3] (2.93ns)   --->   "%ret_V_37 = mul i15 %zext_ln1494_40, i15 97"   --->   Operation 235 'mul' 'ret_V_37' <Predicate = (!icmp_ln68)> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [1/2] (2.10ns) (root node of the DSP)   --->   "%pixel_tmp_1_7 = add i17 %sext_ln109, i17 %sext_ln1494_6" [canny/canny.cpp:109]   --->   Operation 236 'add' 'pixel_tmp_1_7' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 237 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_2 = add i19 %sext_ln1494_5, i19 %sext_ln1494_4" [canny/canny.cpp:109]   --->   Operation 237 'add' 'add_ln109_2' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 238 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_1 = add i19 %zext_ln110, i19 %zext_ln103_1" [canny/canny.cpp:110]   --->   Operation 238 'add' 'add_ln110_1' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 239 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_2 = add i17 %ret_V_27, i17 %zext_ln1630_5" [canny/canny.cpp:110]   --->   Operation 239 'add' 'add_ln110_2' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_s, i8 %i_op_assign_2" [canny/canny.cpp:68]   --->   Operation 240 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_2_load, i8 %lhs_V_1" [canny/canny.cpp:68]   --->   Operation 241 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_7, i8 %i_op_assign" [canny/canny.cpp:68]   --->   Operation 242 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %i_op_assign_load, i8 %lhs_V" [canny/canny.cpp:68]   --->   Operation 243 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%i_op_assign_4_load = load i8 %i_op_assign_4"   --->   Operation 244 'load' 'i_op_assign_4_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 245 [2/3] (2.93ns)   --->   "%ret_V_39 = mul i16 %zext_ln1494, i16 65439"   --->   Operation 245 'mul' 'ret_V_39' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i8 %i_op_assign_load"   --->   Operation 246 'zext' 'zext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i8 %i_op_assign_load"   --->   Operation 247 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_13)   --->   "%ret_V_3 = mul i16 %zext_ln1494_2, i16 65415"   --->   Operation 248 'mul' 'ret_V_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 249 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_9)   --->   "%ret_V_4 = mul i18 %zext_ln1494_1, i18 261829"   --->   Operation 249 'mul' 'ret_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 250 [2/3] (2.97ns)   --->   "%ret_V_7 = mul i18 %zext_ln1494_4, i18 261829"   --->   Operation 250 'mul' 'ret_V_7' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i8 %i_op_assign_s"   --->   Operation 251 'zext' 'zext_ln1494_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_15)   --->   "%ret_V_8 = mul i15 %zext_ln1494_8, i15 97"   --->   Operation 252 'mul' 'ret_V_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 253 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_12)   --->   "%ret_V_9 = mul i16 %zext_ln1494_7, i16 65439"   --->   Operation 253 'mul' 'ret_V_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln1494_10 = zext i8 %i_op_assign_4_load"   --->   Operation 254 'zext' 'zext_ln1494_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_14)   --->   "%ret_V_11 = mul i16 %zext_ln1494_10, i16 65415"   --->   Operation 255 'mul' 'ret_V_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 256 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_13 = mul i19 %zext_ln186, i19 523742"   --->   Operation 256 'mul' 'ret_V_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1494_13 = zext i8 %i_op_assign_7_load"   --->   Operation 257 'zext' 'zext_ln1494_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_6)   --->   "%ret_V_14 = mul i17 %zext_ln1494_14, i17 394"   --->   Operation 258 'mul' 'ret_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_6)   --->   "%zext_ln1494_15 = zext i17 %ret_V_14"   --->   Operation 259 'zext' 'zext_ln1494_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_7)   --->   "%ret_V_15 = mul i18 %zext_ln1494_13, i18 261750"   --->   Operation 260 'mul' 'ret_V_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 261 [1/3] (2.97ns)   --->   "%ret_V_16 = mul i17 %zext_ln1494_17, i17 315"   --->   Operation 261 'mul' 'ret_V_16' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/3] (2.93ns)   --->   "%ret_V_17 = mul i16 %zext_ln1494_16, i16 65415"   --->   Operation 262 'mul' 'ret_V_17' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i8 %lhs_6"   --->   Operation 263 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_5)   --->   "%ret_V_19 = mul i19 %zext_ln186_1, i19 523742"   --->   Operation 264 'mul' 'ret_V_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1494_20 = zext i8 %lhs_7"   --->   Operation 265 'zext' 'zext_ln1494_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_7)   --->   "%ret_V_20 = mul i18 %zext_ln1494_20, i18 546"   --->   Operation 266 'mul' 'ret_V_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 267 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_10)   --->   "%ret_V_21 = mul i17 %zext_ln1494_21, i17 436"   --->   Operation 267 'mul' 'ret_V_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 268 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_5)   --->   "%ret_V_23 = mul i15 %zext_ln1494_22, i15 121"   --->   Operation 268 'mul' 'ret_V_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 269 [1/3] (2.97ns)   --->   "%ret_V_25 = mul i17 %zext_ln1494_24, i17 394"   --->   Operation 269 'mul' 'ret_V_25' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_4)   --->   "%ret_V_26 = mul i18 %zext_ln1494_26, i18 546"   --->   Operation 270 'mul' 'ret_V_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1494_28 = zext i17 %ret_V_27"   --->   Operation 271 'zext' 'zext_ln1494_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1494_29 = zext i8 %i_op_assign_3"   --->   Operation 272 'zext' 'zext_ln1494_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_15)   --->   "%ret_V_29 = mul i15 %zext_ln1494_29, i15 121"   --->   Operation 273 'mul' 'ret_V_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 274 [2/3] (2.93ns)   --->   "%ret_V_37 = mul i15 %zext_ln1494_40, i15 97"   --->   Operation 274 'mul' 'ret_V_37' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i17 %pixel_tmp_1_7" [canny/canny.cpp:109]   --->   Operation 275 'sext' 'sext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_2 = add i19 %sext_ln1494_5, i19 %sext_ln1494_4" [canny/canny.cpp:109]   --->   Operation 276 'add' 'add_ln109_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 277 [1/1] (2.10ns)   --->   "%add_ln109_3 = add i19 %sext_ln109_1, i19 %zext_ln1494_28" [canny/canny.cpp:109]   --->   Operation 277 'add' 'add_ln109_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_6 = add i18 %ret_V_18, i18 %zext_ln1494_15" [canny/canny.cpp:109]   --->   Operation 278 'add' 'add_ln109_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i17 %add_ln110_2" [canny/canny.cpp:110]   --->   Operation 279 'zext' 'zext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (2.16ns)   --->   "%pixel_tmp_2_6 = add i19 %zext_ln110_3, i19 %add_ln110_1" [canny/canny.cpp:110]   --->   Operation 280 'add' 'pixel_tmp_2_6' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln68 = store i8 %lhs_V_8, i8 %i_op_assign_4" [canny/canny.cpp:68]   --->   Operation 281 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc" [canny/canny.cpp:68]   --->   Operation 282 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 283 [1/3] (2.93ns)   --->   "%ret_V_39 = mul i16 %zext_ln1494, i16 65439"   --->   Operation 283 'mul' 'ret_V_39' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_13)   --->   "%ret_V_3 = mul i16 %zext_ln1494_2, i16 65415"   --->   Operation 284 'mul' 'ret_V_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 285 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_9)   --->   "%ret_V_4 = mul i18 %zext_ln1494_1, i18 261829"   --->   Operation 285 'mul' 'ret_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i8 %lhs_V_7"   --->   Operation 286 'zext' 'zext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_13)   --->   "%ret_V_5 = mul i18 %zext_ln1494_3, i18 261708"   --->   Operation 287 'mul' 'ret_V_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 288 [1/3] (2.97ns)   --->   "%ret_V_7 = mul i18 %zext_ln1494_4, i18 261829"   --->   Operation 288 'mul' 'ret_V_7' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_15)   --->   "%ret_V_8 = mul i15 %zext_ln1494_8, i15 97"   --->   Operation 289 'mul' 'ret_V_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 290 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_12)   --->   "%ret_V_9 = mul i16 %zext_ln1494_7, i16 65439"   --->   Operation 290 'mul' 'ret_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 291 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_12)   --->   "%sext_ln103_1 = sext i16 %ret_V_9" [canny/canny.cpp:103]   --->   Operation 291 'sext' 'sext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1494_11 = zext i8 %i_op_assign_4_load"   --->   Operation 292 'zext' 'zext_ln1494_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_11)   --->   "%ret_V_10 = mul i18 %zext_ln1494_11, i18 261829"   --->   Operation 293 'mul' 'ret_V_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 294 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_14)   --->   "%ret_V_11 = mul i16 %zext_ln1494_10, i16 65415"   --->   Operation 294 'mul' 'ret_V_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1494_12 = zext i8 %lhs_V_8"   --->   Operation 295 'zext' 'zext_ln1494_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [3/3] (2.97ns)   --->   "%ret_V_12 = mul i18 %zext_ln1494_12, i18 261750"   --->   Operation 296 'mul' 'ret_V_12' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V_13 = mul i19 %zext_ln186, i19 523742"   --->   Operation 297 'mul' 'ret_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 298 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_7)   --->   "%ret_V_15 = mul i18 %zext_ln1494_13, i18 261750"   --->   Operation 298 'mul' 'ret_V_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1494_18 = zext i17 %ret_V_16"   --->   Operation 299 'zext' 'zext_ln1494_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1630_3 = sext i16 %ret_V_17"   --->   Operation 300 'sext' 'sext_ln1630_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_5)   --->   "%ret_V_19 = mul i19 %zext_ln186_1, i19 523742"   --->   Operation 301 'mul' 'ret_V_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 302 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_7)   --->   "%ret_V_20 = mul i18 %zext_ln1494_20, i18 546"   --->   Operation 302 'mul' 'ret_V_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 303 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_10)   --->   "%ret_V_21 = mul i17 %zext_ln1494_21, i17 436"   --->   Operation 303 'mul' 'ret_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 304 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_10)   --->   "%zext_ln1630_1 = zext i17 %ret_V_21"   --->   Operation 304 'zext' 'zext_ln1630_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_5)   --->   "%ret_V_23 = mul i15 %zext_ln1494_22, i15 121"   --->   Operation 305 'mul' 'ret_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 306 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_5)   --->   "%zext_ln1630_2 = zext i15 %ret_V_23"   --->   Operation 306 'zext' 'zext_ln1630_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1630_3 = zext i17 %ret_V_25"   --->   Operation 307 'zext' 'zext_ln1630_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_4)   --->   "%ret_V_26 = mul i18 %zext_ln1494_26, i18 546"   --->   Operation 308 'mul' 'ret_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_4)   --->   "%zext_ln103 = zext i18 %ret_V_26" [canny/canny.cpp:103]   --->   Operation 309 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_15)   --->   "%ret_V_29 = mul i15 %zext_ln1494_29, i15 121"   --->   Operation 310 'mul' 'ret_V_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 311 [1/3] (2.93ns)   --->   "%ret_V_37 = mul i15 %zext_ln1494_40, i15 97"   --->   Operation 311 'mul' 'ret_V_37' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (2.16ns)   --->   "%pixel_tmp_1_8 = add i19 %add_ln109_3, i19 %add_ln109_2" [canny/canny.cpp:109]   --->   Operation 312 'add' 'pixel_tmp_1_8' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_6 = add i18 %ret_V_18, i18 %zext_ln1494_15" [canny/canny.cpp:109]   --->   Operation 313 'add' 'add_ln109_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 314 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_10 = add i18 %zext_ln1494_18, i18 %zext_ln1630_1" [canny/canny.cpp:109]   --->   Operation 314 'add' 'add_ln109_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i19 %pixel_tmp_2_6" [canny/canny.cpp:110]   --->   Operation 315 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_4 = add i20 %zext_ln110_1, i20 %zext_ln103" [canny/canny.cpp:110]   --->   Operation 316 'add' 'add_ln110_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 317 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_5 = add i18 %zext_ln1630_3, i18 %zext_ln1630_2" [canny/canny.cpp:110]   --->   Operation 317 'add' 'add_ln110_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 318 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_12 = add i17 %sext_ln1630_3, i17 %sext_ln103_1" [canny/canny.cpp:110]   --->   Operation 318 'add' 'add_ln110_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i16 %ret_V_39"   --->   Operation 319 'sext' 'sext_ln1494' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_13)   --->   "%ret_V_3 = mul i16 %zext_ln1494_2, i16 65415"   --->   Operation 320 'mul' 'ret_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 321 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_13)   --->   "%sext_ln1494_1 = sext i16 %ret_V_3"   --->   Operation 321 'sext' 'sext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_9)   --->   "%ret_V_4 = mul i18 %zext_ln1494_1, i18 261829"   --->   Operation 322 'mul' 'ret_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 323 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_9)   --->   "%sext_ln103 = sext i18 %ret_V_4" [canny/canny.cpp:103]   --->   Operation 323 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_13)   --->   "%ret_V_5 = mul i18 %zext_ln1494_3, i18 261708"   --->   Operation 324 'mul' 'ret_V_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i8 %i_op_assign_2_load"   --->   Operation 325 'zext' 'zext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_16)   --->   "%ret_V_6 = mul i15 %zext_ln1494_5, i15 121"   --->   Operation 326 'mul' 'ret_V_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i18 %ret_V_7" [canny/canny.cpp:102]   --->   Operation 327 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_15)   --->   "%ret_V_8 = mul i15 %zext_ln1494_8, i15 97"   --->   Operation 328 'mul' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 329 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_15)   --->   "%zext_ln1494_9 = zext i15 %ret_V_8"   --->   Operation 329 'zext' 'zext_ln1494_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_11)   --->   "%ret_V_10 = mul i18 %zext_ln1494_11, i18 261829"   --->   Operation 330 'mul' 'ret_V_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 331 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_14)   --->   "%ret_V_11 = mul i16 %zext_ln1494_10, i16 65415"   --->   Operation 331 'mul' 'ret_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 332 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_14)   --->   "%sext_ln1630_1 = sext i16 %ret_V_11"   --->   Operation 332 'sext' 'sext_ln1630_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [2/3] (2.97ns)   --->   "%ret_V_12 = mul i18 %zext_ln1494_12, i18 261750"   --->   Operation 333 'mul' 'ret_V_12' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_7)   --->   "%ret_V_15 = mul i18 %zext_ln1494_13, i18 261750"   --->   Operation 334 'mul' 'ret_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 335 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_7)   --->   "%sext_ln1630_2 = sext i18 %ret_V_15"   --->   Operation 335 'sext' 'sext_ln1630_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_5)   --->   "%ret_V_19 = mul i19 %zext_ln186_1, i19 523742"   --->   Operation 336 'mul' 'ret_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 337 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_5)   --->   "%sext_ln102_1 = sext i19 %ret_V_19" [canny/canny.cpp:102]   --->   Operation 337 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_7)   --->   "%ret_V_20 = mul i18 %zext_ln1494_20, i18 546"   --->   Operation 338 'mul' 'ret_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 339 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_7)   --->   "%zext_ln1630 = zext i18 %ret_V_20"   --->   Operation 339 'zext' 'zext_ln1630' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1494_30 = zext i8 %i_op_assign_3"   --->   Operation 340 'zext' 'zext_ln1494_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_14)   --->   "%ret_V_28 = mul i17 %zext_ln1494_30, i17 315"   --->   Operation 341 'mul' 'ret_V_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 342 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_15)   --->   "%ret_V_29 = mul i15 %zext_ln1494_29, i15 121"   --->   Operation 342 'mul' 'ret_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 343 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_15)   --->   "%zext_ln1630_4 = zext i15 %ret_V_29"   --->   Operation 343 'zext' 'zext_ln1630_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i15 %ret_V_37" [canny/canny.cpp:109]   --->   Operation 344 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln109_2 = sext i19 %pixel_tmp_1_8" [canny/canny.cpp:109]   --->   Operation 345 'sext' 'sext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_5 = add i20 %sext_ln109_2, i20 %sext_ln102_1" [canny/canny.cpp:109]   --->   Operation 346 'add' 'add_ln109_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln109_4 = sext i18 %add_ln109_6" [canny/canny.cpp:109]   --->   Operation 347 'sext' 'sext_ln109_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_7 = add i19 %sext_ln109_4, i19 %zext_ln1630" [canny/canny.cpp:109]   --->   Operation 348 'add' 'add_ln109_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 349 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_10 = add i18 %zext_ln1494_18, i18 %zext_ln1630_1" [canny/canny.cpp:109]   --->   Operation 349 'add' 'add_ln109_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 350 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_13 = add i17 %sext_ln1494_1, i17 %sext_ln1494" [canny/canny.cpp:109]   --->   Operation 350 'add' 'add_ln109_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 351 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_15 = add i16 %zext_ln1494_9, i16 %zext_ln109" [canny/canny.cpp:109]   --->   Operation 351 'add' 'add_ln109_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 352 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_4 = add i20 %zext_ln110_1, i20 %zext_ln103" [canny/canny.cpp:110]   --->   Operation 352 'add' 'add_ln110_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 353 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_5 = add i18 %zext_ln1630_3, i18 %zext_ln1630_2" [canny/canny.cpp:110]   --->   Operation 353 'add' 'add_ln110_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 354 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_7 = add i19 %ret_V_13, i19 %sext_ln1630_2" [canny/canny.cpp:110]   --->   Operation 354 'add' 'add_ln110_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 355 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_9 = add i19 %sext_ln102, i19 %sext_ln103" [canny/canny.cpp:110]   --->   Operation 355 'add' 'add_ln110_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 356 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_12 = add i17 %sext_ln1630_3, i17 %sext_ln103_1" [canny/canny.cpp:110]   --->   Operation 356 'add' 'add_ln110_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 357 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_14 = add i17 %sext_ln1494, i17 %sext_ln1630_1" [canny/canny.cpp:110]   --->   Operation 357 'add' 'add_ln110_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 358 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_15 = add i16 %zext_ln1630_4, i16 %zext_ln109" [canny/canny.cpp:110]   --->   Operation 358 'add' 'add_ln110_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 359 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_13)   --->   "%ret_V_5 = mul i18 %zext_ln1494_3, i18 261708"   --->   Operation 359 'mul' 'ret_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 360 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_13)   --->   "%sext_ln1630 = sext i18 %ret_V_5"   --->   Operation 360 'sext' 'sext_ln1630' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_16)   --->   "%ret_V_6 = mul i15 %zext_ln1494_5, i15 121"   --->   Operation 361 'mul' 'ret_V_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_11)   --->   "%ret_V_10 = mul i18 %zext_ln1494_11, i18 261829"   --->   Operation 362 'mul' 'ret_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 363 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_11)   --->   "%sext_ln1494_2 = sext i18 %ret_V_10"   --->   Operation 363 'sext' 'sext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/3] (2.97ns)   --->   "%ret_V_12 = mul i18 %zext_ln1494_12, i18 261750"   --->   Operation 364 'mul' 'ret_V_12' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_14)   --->   "%ret_V_28 = mul i17 %zext_ln1494_30, i17 315"   --->   Operation 365 'mul' 'ret_V_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 366 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_5 = add i20 %sext_ln109_2, i20 %sext_ln102_1" [canny/canny.cpp:109]   --->   Operation 366 'add' 'add_ln109_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 367 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_7 = add i19 %sext_ln109_4, i19 %zext_ln1630" [canny/canny.cpp:109]   --->   Operation 367 'add' 'add_ln109_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i18 %add_ln109_10" [canny/canny.cpp:109]   --->   Operation 368 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_11 = add i19 %zext_ln109_1, i19 %sext_ln1494_2" [canny/canny.cpp:109]   --->   Operation 369 'add' 'add_ln109_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 370 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_13 = add i17 %sext_ln1494_1, i17 %sext_ln1494" [canny/canny.cpp:109]   --->   Operation 370 'add' 'add_ln109_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 371 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_15 = add i16 %zext_ln1494_9, i16 %zext_ln109" [canny/canny.cpp:109]   --->   Operation 371 'add' 'add_ln109_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln110_4 = zext i18 %add_ln110_5" [canny/canny.cpp:110]   --->   Operation 372 'zext' 'zext_ln110_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (2.19ns)   --->   "%pixel_tmp_2_7 = add i20 %zext_ln110_4, i20 %add_ln110_4" [canny/canny.cpp:110]   --->   Operation 373 'add' 'pixel_tmp_2_7' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 374 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_7 = add i19 %ret_V_13, i19 %sext_ln1630_2" [canny/canny.cpp:110]   --->   Operation 374 'add' 'add_ln110_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 375 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_9 = add i19 %sext_ln102, i19 %sext_ln103" [canny/canny.cpp:110]   --->   Operation 375 'add' 'add_ln110_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln110_2 = sext i17 %add_ln110_12" [canny/canny.cpp:110]   --->   Operation 376 'sext' 'sext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_13 = add i19 %sext_ln110_2, i19 %sext_ln1630" [canny/canny.cpp:110]   --->   Operation 377 'add' 'add_ln110_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 378 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_14 = add i17 %sext_ln1494, i17 %sext_ln1630_1" [canny/canny.cpp:110]   --->   Operation 378 'add' 'add_ln110_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 379 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_15 = add i16 %zext_ln1630_4, i16 %zext_ln109" [canny/canny.cpp:110]   --->   Operation 379 'add' 'add_ln110_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.19>
ST_15 : Operation 380 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_16)   --->   "%ret_V_6 = mul i15 %zext_ln1494_5, i15 121"   --->   Operation 380 'mul' 'ret_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 381 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_16)   --->   "%zext_ln1494_6 = zext i15 %ret_V_6"   --->   Operation 381 'zext' 'zext_ln1494_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1494_7 = sext i18 %ret_V_12"   --->   Operation 382 'sext' 'sext_ln1494_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_14)   --->   "%ret_V_28 = mul i17 %zext_ln1494_30, i17 315"   --->   Operation 383 'mul' 'ret_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 384 [1/1] (0.00ns) (grouped into DSP with root node add_ln109_14)   --->   "%zext_ln1494_31 = zext i17 %ret_V_28"   --->   Operation 384 'zext' 'zext_ln1494_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln109_5 = sext i19 %add_ln109_7" [canny/canny.cpp:109]   --->   Operation 385 'sext' 'sext_ln109_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (2.19ns)   --->   "%pixel_tmp_1_9 = add i20 %sext_ln109_5, i20 %add_ln109_5" [canny/canny.cpp:109]   --->   Operation 386 'add' 'pixel_tmp_1_9' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_11 = add i19 %zext_ln109_1, i19 %sext_ln1494_2" [canny/canny.cpp:109]   --->   Operation 387 'add' 'add_ln109_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln109_7 = sext i17 %add_ln109_13" [canny/canny.cpp:109]   --->   Operation 388 'sext' 'sext_ln109_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_14 = add i18 %sext_ln109_7, i18 %zext_ln1494_31" [canny/canny.cpp:109]   --->   Operation 389 'add' 'add_ln109_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i16 %add_ln109_15" [canny/canny.cpp:109]   --->   Operation 390 'zext' 'zext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_16 = add i17 %zext_ln109_2, i17 %zext_ln1494_6" [canny/canny.cpp:109]   --->   Operation 391 'add' 'add_ln109_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i20 %pixel_tmp_2_7" [canny/canny.cpp:110]   --->   Operation 392 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i19 %add_ln110_7" [canny/canny.cpp:110]   --->   Operation 393 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (2.19ns)   --->   "%add_ln110_8 = add i21 %sext_ln110, i21 %zext_ln110_2" [canny/canny.cpp:110]   --->   Operation 394 'add' 'add_ln110_8' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 395 [1/1] (2.16ns)   --->   "%add_ln110_10 = add i19 %add_ln110_9, i19 %sext_ln1494_7" [canny/canny.cpp:110]   --->   Operation 395 'add' 'add_ln110_10' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 396 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_13 = add i19 %sext_ln110_2, i19 %sext_ln1630" [canny/canny.cpp:110]   --->   Operation 396 'add' 'add_ln110_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln110_5 = zext i16 %add_ln110_15" [canny/canny.cpp:110]   --->   Operation 397 'zext' 'zext_ln110_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (2.10ns)   --->   "%add_ln110_16 = add i17 %zext_ln110_5, i17 %add_ln110_14" [canny/canny.cpp:110]   --->   Operation 398 'add' 'add_ln110_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.22>
ST_16 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i18 %ret_V_12"   --->   Operation 399 'sext' 'sext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln109_3 = sext i20 %pixel_tmp_1_9" [canny/canny.cpp:109]   --->   Operation 400 'sext' 'sext_ln109_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 401 [1/1] (2.19ns)   --->   "%add_ln109_9 = add i21 %sext_ln109_3, i21 %sext_ln1494_3" [canny/canny.cpp:109]   --->   Operation 401 'add' 'add_ln109_9' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_14 = add i18 %sext_ln109_7, i18 %zext_ln1494_31" [canny/canny.cpp:109]   --->   Operation 402 'add' 'add_ln109_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 403 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_16 = add i17 %zext_ln109_2, i17 %zext_ln1494_6" [canny/canny.cpp:109]   --->   Operation 403 'add' 'add_ln109_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i19 %add_ln110_10" [canny/canny.cpp:110]   --->   Operation 404 'sext' 'sext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (2.22ns)   --->   "%add_ln110_11 = add i21 %sext_ln110_1, i21 %add_ln110_8" [canny/canny.cpp:110]   --->   Operation 405 'add' 'add_ln110_11' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln110_3 = sext i17 %add_ln110_16" [canny/canny.cpp:110]   --->   Operation 406 'sext' 'sext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (2.16ns)   --->   "%add_ln110_17 = add i19 %sext_ln110_3, i19 %add_ln110_13" [canny/canny.cpp:110]   --->   Operation 407 'add' 'add_ln110_17' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.22>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln109_6 = sext i19 %add_ln109_11" [canny/canny.cpp:109]   --->   Operation 408 'sext' 'sext_ln109_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (2.22ns)   --->   "%add_ln109_12 = add i21 %sext_ln109_6, i21 %add_ln109_9" [canny/canny.cpp:109]   --->   Operation 409 'add' 'add_ln109_12' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln109_8 = sext i18 %add_ln109_14" [canny/canny.cpp:109]   --->   Operation 410 'sext' 'sext_ln109_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln109_3 = zext i17 %add_ln109_16" [canny/canny.cpp:109]   --->   Operation 411 'zext' 'zext_ln109_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (2.13ns)   --->   "%add_ln109_17 = add i19 %zext_ln109_3, i19 %sext_ln109_8" [canny/canny.cpp:109]   --->   Operation 412 'add' 'add_ln109_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln110_4 = sext i19 %add_ln110_17" [canny/canny.cpp:110]   --->   Operation 413 'sext' 'sext_ln110_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (2.22ns)   --->   "%pixel_tmp_2 = add i21 %sext_ln110_4, i21 %add_ln110_11" [canny/canny.cpp:110]   --->   Operation 414 'add' 'pixel_tmp_2' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %pixel_tmp_2, i32 8, i32 20" [canny/canny.cpp:114]   --->   Operation 415 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 416 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i20 @_ssdm_op_PartSelect.i20.i21.i32.i32, i21 %pixel_tmp_2, i32 1, i32 20" [canny/canny.cpp:115]   --->   Operation 416 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.22>
ST_18 : Operation 417 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [canny/canny.cpp:69]   --->   Operation 417 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [canny/canny.cpp:68]   --->   Operation 418 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln109_9 = sext i19 %add_ln109_17" [canny/canny.cpp:109]   --->   Operation 419 'sext' 'sext_ln109_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (2.22ns)   --->   "%pixel_tmp_1 = add i21 %sext_ln109_9, i21 %add_ln109_12" [canny/canny.cpp:109]   --->   Operation 420 'add' 'pixel_tmp_1' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 421 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %pixel_tmp_1, i32 8, i32 20" [canny/canny.cpp:113]   --->   Operation 421 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 426 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [canny/canny.cpp:130]   --->   Operation 426 'ret' 'ret_ln130' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.93>
ST_19 : Operation 422 [1/1] (1.93ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %x_sobel, i13 %lshr_ln" [canny/canny.cpp:118]   --->   Operation 422 'write' 'write_ln118' <Predicate = (and_ln117)> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 16384> <FIFO>
ST_19 : Operation 423 [1/1] (1.93ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %y_sobel, i13 %lshr_ln1" [canny/canny.cpp:119]   --->   Operation 423 'write' 'write_ln119' <Predicate = (and_ln117)> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 16384> <FIFO>
ST_19 : Operation 424 [1/1] (1.93ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i20P0A, i20 %y_sobel_7, i20 %lshr_ln2" [canny/canny.cpp:120]   --->   Operation 424 'write' 'write_ln120' <Predicate = (and_ln117)> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 21846> <FIFO>
ST_19 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln121 = br void %if.end147" [canny/canny.cpp:121]   --->   Operation 425 'br' 'br_ln121' <Predicate = (and_ln117)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_sobel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_sobel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_sobel_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
xy                  (alloca           ) [ 01100000000000000000]
y                   (alloca           ) [ 01100000000000000000]
x                   (alloca           ) [ 01100000000000000000]
lhs_V               (alloca           ) [ 01111111111000000000]
i_op_assign_4       (alloca           ) [ 01111111111100000000]
lhs                 (alloca           ) [ 01111111100000000000]
i_op_assign_14      (alloca           ) [ 01111111100000000000]
i_op_assign_18      (alloca           ) [ 01111111000000000000]
i_op_assign         (alloca           ) [ 01111111111000000000]
lhs_V_1             (alloca           ) [ 01111111111000000000]
i_op_assign_2       (alloca           ) [ 01111111111000000000]
lhs_V_2             (alloca           ) [ 01111111110000000000]
lhs_V_3             (alloca           ) [ 01111111110000000000]
i_op_assign_7       (alloca           ) [ 01111111110000000000]
lhs_1               (alloca           ) [ 01111111100000000000]
lhs_2               (alloca           ) [ 01111111100000000000]
lhs_3               (alloca           ) [ 01111111100000000000]
i_op_assign_15      (alloca           ) [ 01111111000000000000]
lhs_V_4             (alloca           ) [ 01111110000000000000]
lhs_V_5             (alloca           ) [ 01111110000000000000]
i_op_assign_19      (alloca           ) [ 01111000000000000000]
lhs_V_6             (alloca           ) [ 01111000000000000000]
i_op_assign_21      (alloca           ) [ 01111000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
LineBuff            (alloca           ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
br_ln68             (br               ) [ 00000000000000000000]
xy_1                (load             ) [ 00000000000000000000]
y_6                 (load             ) [ 00000000000000000000]
x_6                 (load             ) [ 00000000000000000000]
icmp_ln68           (icmp             ) [ 01111111111111111110]
xy_2                (add              ) [ 01100000000000000000]
br_ln68             (br               ) [ 00000000000000000000]
idxprom8            (zext             ) [ 00000000000000000000]
LineBuff_addr       (getelementptr    ) [ 01111100000000000000]
tmp_14              (partselect       ) [ 00000000000000000000]
icmp_ln73           (icmp             ) [ 00000000000000000000]
trunc_ln74          (trunc            ) [ 00000000000000000000]
adr_x_V             (sub              ) [ 00000000000000000000]
icmp_ln76           (icmp             ) [ 00000000000000000000]
adr_x_V_1           (sub              ) [ 00000000000000000000]
adr_x_V_2           (add              ) [ 00000000000000000000]
adr_x_V_3           (select           ) [ 00000000000000000000]
adr_x_V_5           (select           ) [ 01100000000000000000]
tmp_15              (partselect       ) [ 00000000000000000000]
icmp_ln82           (icmp             ) [ 01100000000000000000]
trunc_ln83          (trunc            ) [ 01100000000000000000]
icmp_ln85           (icmp             ) [ 01100000000000000000]
tmp_16              (partselect       ) [ 00000000000000000000]
icmp_ln117          (icmp             ) [ 00000000000000000000]
tmp_17              (partselect       ) [ 00000000000000000000]
icmp_ln117_1        (icmp             ) [ 00000000000000000000]
and_ln117           (and              ) [ 01111111111111111111]
br_ln117            (br               ) [ 00000000000000000000]
icmp_ln122          (icmp             ) [ 00000000000000000000]
y_7                 (add              ) [ 00000000000000000000]
x_7                 (add              ) [ 00000000000000000000]
y_8                 (select           ) [ 01100000000000000000]
x_8                 (select           ) [ 01100000000000000000]
adr_y_V             (sub              ) [ 00000000000000000000]
adr_y_V_1           (sub              ) [ 00000000000000000000]
adr_y_V_2           (add              ) [ 00000000000000000000]
select_ln85         (select           ) [ 00000000000000000000]
select_ln82         (select           ) [ 00000000000000000000]
ret_V_38            (bitconcatenate   ) [ 00000000000000000000]
zext_ln1495         (zext             ) [ 00000000000000000000]
ret_V               (add              ) [ 01010000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
zext_ln541          (zext             ) [ 00000000000000000000]
src_addr            (getelementptr    ) [ 01001000000000000000]
i_op_assign_19_load (load             ) [ 01000111000000000000]
lhs_V_12            (load             ) [ 00000000000000000000]
i_op_assign_21_load (load             ) [ 01000100000000000000]
LineBuff_load       (load             ) [ 00000000000000000000]
i_op_assign_s       (partselect       ) [ 01000111111100000000]
i_op_assign_1       (partselect       ) [ 01000111110000000000]
lhs_8               (partselect       ) [ 01000111111000000000]
i_op_assign_3       (partselect       ) [ 01000111111111000000]
src_load            (load             ) [ 00000000000000000000]
lhs_V_13            (trunc            ) [ 01000111111000000000]
tmp                 (partselect       ) [ 01000100000000000000]
zext_ln1494_35      (zext             ) [ 01000110000000000000]
zext_ln1494_36      (zext             ) [ 01000110000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
tmp_s               (bitconcatenate   ) [ 00000000000000000000]
store_ln91          (store            ) [ 00000000000000000000]
zext_ln1494_37      (zext             ) [ 01000011000000000000]
zext_ln1494_38      (zext             ) [ 01000011000000000000]
lhs_V_10            (load             ) [ 01000001111000000000]
lhs_V_11            (load             ) [ 00000000000000000000]
zext_ln1494_27      (zext             ) [ 01000001100000000000]
ret_V_32            (mul              ) [ 01000001100000000000]
ret_V_34            (mul              ) [ 01000001000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
i_op_assign_15_load (load             ) [ 01000000110000000000]
i_op_assign_18_load (load             ) [ 00000000000000000000]
zext_ln1494_25      (zext             ) [ 01000000110000000000]
zext_ln1494_32      (zext             ) [ 01000000110000000000]
zext_ln1494_33      (zext             ) [ 01000000110000000000]
zext_ln1494_34      (zext             ) [ 01000000110000000000]
zext_ln103_2        (zext             ) [ 01000000100000000000]
ret_V_35            (mul              ) [ 00000000000000000000]
zext_ln1494_39      (zext             ) [ 01000000100000000000]
ret_V_36            (mul              ) [ 00000000000000000000]
zext_ln103_3        (zext             ) [ 01000000100000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
lhs_6               (load             ) [ 01000000011100000000]
lhs_2_load          (load             ) [ 00000000000000000000]
lhs_7               (load             ) [ 01000000011100000000]
lhs_load            (load             ) [ 00000000000000000000]
i_op_assign_14_load (load             ) [ 01000000011000000000]
zext_ln1494_19      (zext             ) [ 01000000011000000000]
zext_ln1494_23      (zext             ) [ 01000000011000000000]
ret_V_27            (mul              ) [ 01000000011100000000]
pixel_tmp_1_6       (add              ) [ 01000000010000000000]
pixel_tmp_2_5       (add              ) [ 01000000010000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
lhs_V_8             (load             ) [ 01000000001110000000]
lhs_V_9             (load             ) [ 00000000000000000000]
i_op_assign_7_load  (load             ) [ 01000000001100000000]
zext_ln186          (zext             ) [ 01000000001110000000]
zext_ln1494_14      (zext             ) [ 01000000001100000000]
zext_ln1494_16      (zext             ) [ 01000000001100000000]
zext_ln1494_17      (zext             ) [ 01000000001100000000]
zext_ln1494_24      (zext             ) [ 01000000001100000000]
ret_V_24            (mul              ) [ 01000000001000000000]
ret_V_30            (mul              ) [ 00000000000000000000]
sext_ln1494_6       (sext             ) [ 01000000001000000000]
ret_V_31            (mul              ) [ 00000000000000000000]
zext_ln1630_5       (zext             ) [ 01000000001000000000]
ret_V_33            (mul              ) [ 00000000000000000000]
zext_ln103_1        (zext             ) [ 01000000001000000000]
sext_ln109          (sext             ) [ 01000000001000000000]
zext_ln110          (zext             ) [ 01000000001000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
i_op_assign_load    (load             ) [ 01000000000100000000]
lhs_V_7             (load             ) [ 01000000000110000000]
i_op_assign_2_load  (load             ) [ 01000000000111000000]
empty               (speclooptripcount) [ 00000000000000000000]
lhs_V_load          (load             ) [ 00000000000000000000]
zext_ln1494         (zext             ) [ 01000000000110000000]
zext_ln1494_4       (zext             ) [ 01000000000110000000]
zext_ln1494_7       (zext             ) [ 01000000000110000000]
ret_V_18            (mul              ) [ 01000000000110000000]
zext_ln1494_21      (zext             ) [ 01000000000110000000]
zext_ln1494_22      (zext             ) [ 01000000000110000000]
ret_V_22            (mul              ) [ 00000000000000000000]
sext_ln1494_4       (sext             ) [ 01000000000100000000]
sext_ln1494_5       (sext             ) [ 01000000000100000000]
zext_ln1494_26      (zext             ) [ 01000000000110000000]
zext_ln1494_40      (zext             ) [ 01000000000110000000]
pixel_tmp_1_7       (add              ) [ 01000000000100000000]
add_ln110_1         (add              ) [ 01000000000100000000]
add_ln110_2         (add              ) [ 01000000000100000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
store_ln68          (store            ) [ 00000000000000000000]
i_op_assign_4_load  (load             ) [ 01000000000010000000]
zext_ln1494_1       (zext             ) [ 01000000000011000000]
zext_ln1494_2       (zext             ) [ 01000000000011000000]
zext_ln1494_8       (zext             ) [ 01000000000011000000]
zext_ln1494_10      (zext             ) [ 01000000000011000000]
zext_ln1494_13      (zext             ) [ 01000000000011000000]
ret_V_14            (mul              ) [ 00000000000000000000]
zext_ln1494_15      (zext             ) [ 01000000000010000000]
ret_V_16            (mul              ) [ 01000000000010000000]
ret_V_17            (mul              ) [ 01000000000010000000]
zext_ln186_1        (zext             ) [ 01000000000011000000]
zext_ln1494_20      (zext             ) [ 01000000000011000000]
ret_V_25            (mul              ) [ 01000000000010000000]
zext_ln1494_28      (zext             ) [ 00000000000000000000]
zext_ln1494_29      (zext             ) [ 01000000000011000000]
sext_ln109_1        (sext             ) [ 00000000000000000000]
add_ln109_2         (add              ) [ 01000000000010000000]
add_ln109_3         (add              ) [ 01000000000010000000]
zext_ln110_3        (zext             ) [ 00000000000000000000]
pixel_tmp_2_6       (add              ) [ 01000000000010000000]
store_ln68          (store            ) [ 00000000000000000000]
br_ln68             (br               ) [ 00000000000000000000]
ret_V_39            (mul              ) [ 01000000000001000000]
zext_ln1494_3       (zext             ) [ 01000000000001100000]
ret_V_7             (mul              ) [ 01000000000001000000]
ret_V_9             (mul              ) [ 00000000000000000000]
sext_ln103_1        (sext             ) [ 01000000000001000000]
zext_ln1494_11      (zext             ) [ 01000000000001100000]
zext_ln1494_12      (zext             ) [ 01000000000001100000]
ret_V_13            (mul              ) [ 01000000000001100000]
zext_ln1494_18      (zext             ) [ 01000000000001000000]
sext_ln1630_3       (sext             ) [ 01000000000001000000]
ret_V_21            (mul              ) [ 00000000000000000000]
zext_ln1630_1       (zext             ) [ 01000000000001000000]
ret_V_23            (mul              ) [ 00000000000000000000]
zext_ln1630_2       (zext             ) [ 01000000000001000000]
zext_ln1630_3       (zext             ) [ 01000000000001000000]
ret_V_26            (mul              ) [ 00000000000000000000]
zext_ln103          (zext             ) [ 01000000000001000000]
ret_V_37            (mul              ) [ 01000000000001000000]
pixel_tmp_1_8       (add              ) [ 01000000000001000000]
add_ln109_6         (add              ) [ 01000000000001000000]
zext_ln110_1        (zext             ) [ 01000000000001000000]
sext_ln1494         (sext             ) [ 01000000000000100000]
ret_V_3             (mul              ) [ 00000000000000000000]
sext_ln1494_1       (sext             ) [ 01000000000000100000]
ret_V_4             (mul              ) [ 00000000000000000000]
sext_ln103          (sext             ) [ 01000000000000100000]
zext_ln1494_5       (zext             ) [ 01000000000000110000]
sext_ln102          (sext             ) [ 01000000000000100000]
ret_V_8             (mul              ) [ 00000000000000000000]
zext_ln1494_9       (zext             ) [ 01000000000000100000]
ret_V_11            (mul              ) [ 00000000000000000000]
sext_ln1630_1       (sext             ) [ 01000000000000100000]
ret_V_15            (mul              ) [ 00000000000000000000]
sext_ln1630_2       (sext             ) [ 01000000000000100000]
ret_V_19            (mul              ) [ 00000000000000000000]
sext_ln102_1        (sext             ) [ 01000000000000100000]
ret_V_20            (mul              ) [ 00000000000000000000]
zext_ln1630         (zext             ) [ 01000000000000100000]
zext_ln1494_30      (zext             ) [ 01000000000000110000]
ret_V_29            (mul              ) [ 00000000000000000000]
zext_ln1630_4       (zext             ) [ 01000000000000100000]
zext_ln109          (zext             ) [ 01000000000000100000]
sext_ln109_2        (sext             ) [ 01000000000000100000]
sext_ln109_4        (sext             ) [ 01000000000000100000]
add_ln109_10        (add              ) [ 01000000000000100000]
add_ln110_4         (add              ) [ 01000000000000100000]
add_ln110_5         (add              ) [ 01000000000000100000]
add_ln110_12        (add              ) [ 01000000000000100000]
ret_V_5             (mul              ) [ 00000000000000000000]
sext_ln1630         (sext             ) [ 01000000000000010000]
ret_V_10            (mul              ) [ 00000000000000000000]
sext_ln1494_2       (sext             ) [ 01000000000000010000]
ret_V_12            (mul              ) [ 01000000000000011000]
add_ln109_5         (add              ) [ 01000000000000010000]
add_ln109_7         (add              ) [ 01000000000000010000]
zext_ln109_1        (zext             ) [ 01000000000000010000]
add_ln109_13        (add              ) [ 01000000000000010000]
add_ln109_15        (add              ) [ 01000000000000010000]
zext_ln110_4        (zext             ) [ 00000000000000000000]
pixel_tmp_2_7       (add              ) [ 01000000000000010000]
add_ln110_7         (add              ) [ 01000000000000010000]
add_ln110_9         (add              ) [ 01000000000000010000]
sext_ln110_2        (sext             ) [ 01000000000000010000]
add_ln110_14        (add              ) [ 01000000000000010000]
add_ln110_15        (add              ) [ 01000000000000010000]
ret_V_6             (mul              ) [ 00000000000000000000]
zext_ln1494_6       (zext             ) [ 01000000000000001000]
sext_ln1494_7       (sext             ) [ 00000000000000000000]
ret_V_28            (mul              ) [ 00000000000000000000]
zext_ln1494_31      (zext             ) [ 01000000000000001000]
sext_ln109_5        (sext             ) [ 00000000000000000000]
pixel_tmp_1_9       (add              ) [ 01000000000000001000]
add_ln109_11        (add              ) [ 01000000000000001100]
sext_ln109_7        (sext             ) [ 01000000000000001000]
zext_ln109_2        (zext             ) [ 01000000000000001000]
zext_ln110_2        (zext             ) [ 00000000000000000000]
sext_ln110          (sext             ) [ 00000000000000000000]
add_ln110_8         (add              ) [ 01000000000000001000]
add_ln110_10        (add              ) [ 01000000000000001000]
add_ln110_13        (add              ) [ 01000000000000001000]
zext_ln110_5        (zext             ) [ 00000000000000000000]
add_ln110_16        (add              ) [ 01000000000000001000]
sext_ln1494_3       (sext             ) [ 00000000000000000000]
sext_ln109_3        (sext             ) [ 00000000000000000000]
add_ln109_9         (add              ) [ 01000000000000000100]
add_ln109_14        (add              ) [ 01000000000000000100]
add_ln109_16        (add              ) [ 01000000000000000100]
sext_ln110_1        (sext             ) [ 00000000000000000000]
add_ln110_11        (add              ) [ 01000000000000000100]
sext_ln110_3        (sext             ) [ 00000000000000000000]
add_ln110_17        (add              ) [ 01000000000000000100]
sext_ln109_6        (sext             ) [ 00000000000000000000]
add_ln109_12        (add              ) [ 01000000000000000010]
sext_ln109_8        (sext             ) [ 00000000000000000000]
zext_ln109_3        (zext             ) [ 00000000000000000000]
add_ln109_17        (add              ) [ 01000000000000000010]
sext_ln110_4        (sext             ) [ 00000000000000000000]
pixel_tmp_2         (add              ) [ 00000000000000000000]
lshr_ln1            (partselect       ) [ 01000000000000000011]
lshr_ln2            (partselect       ) [ 01000000000000000011]
specpipeline_ln69   (specpipeline     ) [ 00000000000000000000]
specloopname_ln68   (specloopname     ) [ 00000000000000000000]
sext_ln109_9        (sext             ) [ 00000000000000000000]
pixel_tmp_1         (add              ) [ 00000000000000000000]
lshr_ln             (partselect       ) [ 01000000000000000001]
write_ln118         (write            ) [ 00000000000000000000]
write_ln119         (write            ) [ 00000000000000000000]
write_ln120         (write            ) [ 00000000000000000000]
br_ln121            (br               ) [ 00000000000000000000]
ret_ln130           (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_sobel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sobel"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_sobel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_sobel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_sobel_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_sobel_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i20P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="xy_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xy/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="y_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="lhs_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_op_assign_4_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign_4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="lhs_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_op_assign_14_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign_14/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_op_assign_18_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign_18/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_op_assign_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="lhs_V_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_op_assign_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="lhs_V_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="lhs_V_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_op_assign_7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign_7/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="lhs_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="lhs_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="lhs_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_op_assign_15_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign_15/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="lhs_V_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="lhs_V_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_5/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_op_assign_19_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign_19/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lhs_V_6_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_6/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_op_assign_21_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign_21/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="LineBuff_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuff/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln118_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="13" slack="0"/>
<pin id="225" dir="0" index="2" bw="13" slack="1"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln118/19 "/>
</bind>
</comp>

<comp id="229" class="1004" name="write_ln119_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="13" slack="0"/>
<pin id="232" dir="0" index="2" bw="13" slack="2"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/19 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln120_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="20" slack="0"/>
<pin id="239" dir="0" index="2" bw="20" slack="2"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln120/19 "/>
</bind>
</comp>

<comp id="243" class="1004" name="LineBuff_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="40" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LineBuff_addr/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="4"/>
<pin id="252" dir="0" index="1" bw="40" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="2"/>
<pin id="255" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="40" slack="2147483647"/>
<pin id="258" dir="1" index="7" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBuff_load/3 store_ln91/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="src_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="14" slack="0"/>
<pin id="263" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln68_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln68_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln68_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="15" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="xy_1_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="15" slack="0"/>
<pin id="289" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xy_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="y_6_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_6/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="x_6_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln68_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="0"/>
<pin id="298" dir="0" index="1" bw="15" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="xy_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="15" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xy_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="idxprom8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom8/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_14_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln73_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln74_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="adr_x_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="adr_x_V/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln76_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="9" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="adr_x_V_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="adr_x_V_1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="adr_x_V_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="adr_x_V_2/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="adr_x_V_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="adr_x_V_3/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="adr_x_V_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="adr_x_V_5/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_15_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="0" index="3" bw="6" slack="0"/>
<pin id="378" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln82_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln83_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln85_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_16_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="30" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="3" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln117_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="30" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_17_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="30" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="0" index="3" bw="6" slack="0"/>
<pin id="420" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln117_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="30" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117_1/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln117_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln122_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="9" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="y_7_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_7/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="x_7_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_7/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="y_8_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_8/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="x_8_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_8/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="adr_y_V_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="7" slack="1"/>
<pin id="474" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="adr_y_V/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="adr_y_V_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="7" slack="1"/>
<pin id="479" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="adr_y_V_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="adr_y_V_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="1"/>
<pin id="483" dir="0" index="1" bw="2" slack="0"/>
<pin id="484" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="adr_y_V_2/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln85_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="0" index="2" bw="7" slack="0"/>
<pin id="490" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln82_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="0" index="2" bw="7" slack="0"/>
<pin id="497" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="ret_V_38_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="14" slack="0"/>
<pin id="502" dir="0" index="1" bw="7" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_38/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln1495_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="ret_V_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="14" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln68_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="32" slack="1"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln68_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="0" index="1" bw="32" slack="1"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln68_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="15" slack="1"/>
<pin id="527" dir="0" index="1" bw="15" slack="1"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln541_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="i_op_assign_19_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="3"/>
<pin id="535" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_19_load/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="lhs_V_12_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="3"/>
<pin id="538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_12/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="i_op_assign_21_load_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="3"/>
<pin id="541" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_21_load/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="i_op_assign_s_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="40" slack="0"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="0" index="3" bw="5" slack="0"/>
<pin id="547" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i_op_assign_s/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="i_op_assign_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="40" slack="0"/>
<pin id="555" dir="0" index="2" bw="6" slack="0"/>
<pin id="556" dir="0" index="3" bw="6" slack="0"/>
<pin id="557" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i_op_assign_1/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="lhs_8_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="40" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="0"/>
<pin id="566" dir="0" index="3" bw="6" slack="0"/>
<pin id="567" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lhs_8/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="i_op_assign_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="40" slack="0"/>
<pin id="575" dir="0" index="2" bw="7" slack="0"/>
<pin id="576" dir="0" index="3" bw="7" slack="0"/>
<pin id="577" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i_op_assign_3/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="lhs_V_13_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_V_13/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="40" slack="0"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="0" index="3" bw="7" slack="0"/>
<pin id="591" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln1494_35_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_35/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_32/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln1494_36_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_36/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="10" slack="0"/>
<pin id="613" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_34/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln68_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="3"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln68_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="3"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln68_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="3"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_s_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="40" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="1"/>
<pin id="634" dir="0" index="2" bw="32" slack="1"/>
<pin id="635" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln1494_37_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_37/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln1494_38_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="1"/>
<pin id="643" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_38/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="lhs_V_10_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="5"/>
<pin id="646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_10/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="lhs_V_11_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="5"/>
<pin id="649" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_11/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln1494_27_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_27/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="10" slack="0"/>
<pin id="657" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_27/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="store_ln68_store_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="2"/>
<pin id="662" dir="0" index="1" bw="8" slack="5"/>
<pin id="663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln68_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="5"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="i_op_assign_15_load_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="6"/>
<pin id="671" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_15_load/7 "/>
</bind>
</comp>

<comp id="672" class="1004" name="i_op_assign_18_load_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="6"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_18_load/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln1494_25_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_25/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="grp_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="10" slack="0"/>
<pin id="682" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_24/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln1494_32_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_32/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln1494_33_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_33/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln1494_34_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="3"/>
<pin id="695" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_34/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln103_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="17" slack="1"/>
<pin id="698" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_2/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln68_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="1"/>
<pin id="701" dir="0" index="1" bw="8" slack="6"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="store_ln68_store_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="3"/>
<pin id="705" dir="0" index="1" bw="8" slack="6"/>
<pin id="706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="lhs_6_load_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="7"/>
<pin id="709" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_6/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="lhs_2_load_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="7"/>
<pin id="712" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_2_load/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="lhs_7_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="7"/>
<pin id="715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_7/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="lhs_load_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="7"/>
<pin id="718" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="i_op_assign_14_load_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="7"/>
<pin id="721" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_14_load/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln1494_19_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_19/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="10" slack="0"/>
<pin id="729" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_18/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln1494_23_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_23/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="store_ln68_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="4"/>
<pin id="738" dir="0" index="1" bw="8" slack="7"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln68_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="7"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln68_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="7"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="store_ln68_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="1"/>
<pin id="752" dir="0" index="1" bw="8" slack="7"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="store_ln68_store_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="7"/>
<pin id="757" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/8 "/>
</bind>
</comp>

<comp id="759" class="1004" name="lhs_V_8_load_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="8"/>
<pin id="761" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_8/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="lhs_V_9_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="8"/>
<pin id="764" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_9/9 "/>
</bind>
</comp>

<comp id="765" class="1004" name="i_op_assign_7_load_load_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="8"/>
<pin id="767" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_7_load/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln186_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln1494_14_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_14/9 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln1494_16_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="5"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_16/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln1494_17_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="5"/>
<pin id="781" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_17/9 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="10" slack="0"/>
<pin id="785" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_16/9 "/>
</bind>
</comp>

<comp id="788" class="1004" name="grp_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_17/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln1494_24_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="2"/>
<pin id="796" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_24/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="grp_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="10" slack="0"/>
<pin id="800" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_25/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sext_ln109_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="1"/>
<pin id="805" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="zext_ln110_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="18" slack="1"/>
<pin id="808" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="store_ln68_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="5"/>
<pin id="811" dir="0" index="1" bw="8" slack="8"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/9 "/>
</bind>
</comp>

<comp id="813" class="1004" name="store_ln68_store_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="8"/>
<pin id="816" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="store_ln68_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="8" slack="8"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="i_op_assign_load_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="9"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_load/10 "/>
</bind>
</comp>

<comp id="826" class="1004" name="lhs_V_7_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="9"/>
<pin id="828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_7/10 "/>
</bind>
</comp>

<comp id="829" class="1004" name="i_op_assign_2_load_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="9"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_2_load/10 "/>
</bind>
</comp>

<comp id="832" class="1004" name="lhs_V_load_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="9"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln1494_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/10 "/>
</bind>
</comp>

<comp id="839" class="1004" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_39/10 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln1494_4_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/10 "/>
</bind>
</comp>

<comp id="849" class="1004" name="grp_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="10" slack="0"/>
<pin id="852" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_7/10 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln1494_7_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="6"/>
<pin id="857" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_7/10 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln1494_21_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="6"/>
<pin id="860" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_21/10 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln1494_22_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="2"/>
<pin id="863" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_22/10 "/>
</bind>
</comp>

<comp id="864" class="1004" name="sext_ln1494_5_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="18" slack="1"/>
<pin id="866" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_5/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln1494_26_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="4"/>
<pin id="869" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_26/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln1494_40_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="6"/>
<pin id="872" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_40/10 "/>
</bind>
</comp>

<comp id="873" class="1004" name="grp_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="0"/>
<pin id="876" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_37/10 "/>
</bind>
</comp>

<comp id="879" class="1004" name="store_ln68_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="6"/>
<pin id="881" dir="0" index="1" bw="8" slack="9"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="store_ln68_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="9"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="store_ln68_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="9"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="store_ln68_store_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="9"/>
<pin id="896" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="i_op_assign_4_load_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="10"/>
<pin id="900" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_4_load/11 "/>
</bind>
</comp>

<comp id="901" class="1004" name="zext_ln1494_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="1"/>
<pin id="903" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/11 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln1494_2_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="1"/>
<pin id="906" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/11 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln1494_8_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="7"/>
<pin id="909" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_8/11 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln1494_10_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_10/11 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln1494_13_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="2"/>
<pin id="916" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_13/11 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln186_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="3"/>
<pin id="919" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/11 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln1494_20_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="3"/>
<pin id="922" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_20/11 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln1494_28_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="17" slack="3"/>
<pin id="925" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_28/11 "/>
</bind>
</comp>

<comp id="926" class="1004" name="zext_ln1494_29_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="7"/>
<pin id="928" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_29/11 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln109_1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="17" slack="1"/>
<pin id="931" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_1/11 "/>
</bind>
</comp>

<comp id="932" class="1004" name="add_ln109_3_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="17" slack="0"/>
<pin id="934" dir="0" index="1" bw="17" slack="0"/>
<pin id="935" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_3/11 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln110_3_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="17" slack="1"/>
<pin id="940" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_3/11 "/>
</bind>
</comp>

<comp id="941" class="1004" name="pixel_tmp_2_6_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="17" slack="0"/>
<pin id="943" dir="0" index="1" bw="19" slack="1"/>
<pin id="944" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_tmp_2_6/11 "/>
</bind>
</comp>

<comp id="946" class="1004" name="store_ln68_store_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="2"/>
<pin id="948" dir="0" index="1" bw="8" slack="10"/>
<pin id="949" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/11 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln1494_3_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="2"/>
<pin id="952" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/12 "/>
</bind>
</comp>

<comp id="953" class="1004" name="zext_ln1494_11_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_11/12 "/>
</bind>
</comp>

<comp id="956" class="1004" name="zext_ln1494_12_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="3"/>
<pin id="958" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_12/12 "/>
</bind>
</comp>

<comp id="959" class="1004" name="grp_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="0" index="1" bw="10" slack="0"/>
<pin id="962" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_12/12 "/>
</bind>
</comp>

<comp id="965" class="1004" name="zext_ln1494_18_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="17" slack="1"/>
<pin id="967" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_18/12 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sext_ln1630_3_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="1"/>
<pin id="970" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1630_3/12 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln1630_3_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="17" slack="1"/>
<pin id="973" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1630_3/12 "/>
</bind>
</comp>

<comp id="974" class="1004" name="pixel_tmp_1_8_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="19" slack="1"/>
<pin id="976" dir="0" index="1" bw="19" slack="1"/>
<pin id="977" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_tmp_1_8/12 "/>
</bind>
</comp>

<comp id="978" class="1004" name="zext_ln110_1_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="19" slack="1"/>
<pin id="980" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/12 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sext_ln1494_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="1"/>
<pin id="983" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494/13 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln1494_5_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="3"/>
<pin id="986" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/13 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sext_ln102_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="18" slack="1"/>
<pin id="989" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/13 "/>
</bind>
</comp>

<comp id="990" class="1004" name="zext_ln1494_30_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="9"/>
<pin id="992" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_30/13 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln109_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="15" slack="1"/>
<pin id="995" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/13 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sext_ln109_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="19" slack="1"/>
<pin id="998" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_2/13 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln109_4_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="18" slack="1"/>
<pin id="1001" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_4/13 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="zext_ln109_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="18" slack="1"/>
<pin id="1004" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/14 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="zext_ln110_4_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="18" slack="1"/>
<pin id="1007" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_4/14 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="pixel_tmp_2_7_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="18" slack="0"/>
<pin id="1010" dir="0" index="1" bw="20" slack="1"/>
<pin id="1011" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_tmp_2_7/14 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sext_ln110_2_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="17" slack="1"/>
<pin id="1015" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_2/14 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln1494_7_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="18" slack="1"/>
<pin id="1018" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_7/15 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln109_5_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="19" slack="1"/>
<pin id="1021" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_5/15 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="pixel_tmp_1_9_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="19" slack="0"/>
<pin id="1024" dir="0" index="1" bw="20" slack="1"/>
<pin id="1025" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_tmp_1_9/15 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sext_ln109_7_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="17" slack="1"/>
<pin id="1029" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_7/15 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="zext_ln109_2_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="16" slack="1"/>
<pin id="1032" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_2/15 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="zext_ln110_2_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="20" slack="1"/>
<pin id="1035" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/15 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="sext_ln110_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="19" slack="1"/>
<pin id="1038" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/15 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln110_8_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="19" slack="0"/>
<pin id="1041" dir="0" index="1" bw="20" slack="0"/>
<pin id="1042" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_8/15 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="add_ln110_10_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="19" slack="1"/>
<pin id="1047" dir="0" index="1" bw="18" slack="0"/>
<pin id="1048" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_10/15 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="zext_ln110_5_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="16" slack="1"/>
<pin id="1052" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_5/15 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="add_ln110_16_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="16" slack="0"/>
<pin id="1055" dir="0" index="1" bw="17" slack="1"/>
<pin id="1056" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_16/15 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="sext_ln1494_3_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="18" slack="2"/>
<pin id="1060" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_3/16 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="sext_ln109_3_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="20" slack="1"/>
<pin id="1063" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_3/16 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="add_ln109_9_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="20" slack="0"/>
<pin id="1066" dir="0" index="1" bw="18" slack="0"/>
<pin id="1067" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_9/16 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="sext_ln110_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="19" slack="1"/>
<pin id="1072" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_1/16 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="add_ln110_11_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="19" slack="0"/>
<pin id="1075" dir="0" index="1" bw="21" slack="1"/>
<pin id="1076" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_11/16 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sext_ln110_3_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="17" slack="1"/>
<pin id="1080" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_3/16 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="add_ln110_17_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="17" slack="0"/>
<pin id="1083" dir="0" index="1" bw="19" slack="1"/>
<pin id="1084" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_17/16 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sext_ln109_6_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="19" slack="2"/>
<pin id="1088" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_6/17 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="add_ln109_12_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="19" slack="0"/>
<pin id="1091" dir="0" index="1" bw="21" slack="1"/>
<pin id="1092" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_12/17 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="sext_ln109_8_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="18" slack="1"/>
<pin id="1096" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_8/17 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="zext_ln109_3_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="17" slack="1"/>
<pin id="1099" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_3/17 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="add_ln109_17_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="17" slack="0"/>
<pin id="1102" dir="0" index="1" bw="18" slack="0"/>
<pin id="1103" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_17/17 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="sext_ln110_4_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="19" slack="1"/>
<pin id="1108" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_4/17 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="pixel_tmp_2_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="19" slack="0"/>
<pin id="1111" dir="0" index="1" bw="21" slack="1"/>
<pin id="1112" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_tmp_2/17 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="lshr_ln1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="13" slack="0"/>
<pin id="1116" dir="0" index="1" bw="21" slack="0"/>
<pin id="1117" dir="0" index="2" bw="5" slack="0"/>
<pin id="1118" dir="0" index="3" bw="6" slack="0"/>
<pin id="1119" dir="1" index="4" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/17 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="lshr_ln2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="20" slack="0"/>
<pin id="1126" dir="0" index="1" bw="21" slack="0"/>
<pin id="1127" dir="0" index="2" bw="1" slack="0"/>
<pin id="1128" dir="0" index="3" bw="6" slack="0"/>
<pin id="1129" dir="1" index="4" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/17 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln109_9_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="19" slack="1"/>
<pin id="1136" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_9/18 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="pixel_tmp_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="19" slack="0"/>
<pin id="1139" dir="0" index="1" bw="21" slack="1"/>
<pin id="1140" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_tmp_1/18 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="lshr_ln_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="13" slack="0"/>
<pin id="1144" dir="0" index="1" bw="21" slack="0"/>
<pin id="1145" dir="0" index="2" bw="5" slack="0"/>
<pin id="1146" dir="0" index="3" bw="6" slack="0"/>
<pin id="1147" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/18 "/>
</bind>
</comp>

<comp id="1152" class="1007" name="grp_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="0"/>
<pin id="1154" dir="0" index="1" bw="7" slack="0"/>
<pin id="1155" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1156" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_35/5 zext_ln1494_39/7 pixel_tmp_1_6/7 "/>
</bind>
</comp>

<comp id="1159" class="1007" name="grp_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="0"/>
<pin id="1161" dir="0" index="1" bw="9" slack="0"/>
<pin id="1162" dir="0" index="2" bw="17" slack="0"/>
<pin id="1163" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_36/5 zext_ln103_3/7 pixel_tmp_2_5/7 "/>
</bind>
</comp>

<comp id="1167" class="1007" name="grp_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="0"/>
<pin id="1169" dir="0" index="1" bw="8" slack="0"/>
<pin id="1170" dir="0" index="2" bw="16" slack="0"/>
<pin id="1171" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_30/7 sext_ln1494_6/9 pixel_tmp_1_7/9 "/>
</bind>
</comp>

<comp id="1175" class="1007" name="grp_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="0"/>
<pin id="1177" dir="0" index="1" bw="7" slack="0"/>
<pin id="1178" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="1179" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_31/7 zext_ln1630_5/9 add_ln110_2/9 "/>
</bind>
</comp>

<comp id="1182" class="1007" name="grp_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="0"/>
<pin id="1184" dir="0" index="1" bw="9" slack="0"/>
<pin id="1185" dir="0" index="2" bw="18" slack="0"/>
<pin id="1186" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_33/7 zext_ln103_1/9 add_ln110_1/9 "/>
</bind>
</comp>

<comp id="1190" class="1007" name="grp_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="0"/>
<pin id="1192" dir="0" index="1" bw="10" slack="0"/>
<pin id="1193" dir="0" index="2" bw="18" slack="0"/>
<pin id="1194" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_22/8 sext_ln1494_4/10 add_ln109_2/10 "/>
</bind>
</comp>

<comp id="1198" class="1007" name="grp_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="0"/>
<pin id="1200" dir="0" index="1" bw="11" slack="0"/>
<pin id="1201" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_13/9 "/>
</bind>
</comp>

<comp id="1204" class="1007" name="grp_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="8" slack="0"/>
<pin id="1206" dir="0" index="1" bw="9" slack="0"/>
<pin id="1207" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1208" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_14/9 zext_ln1494_15/11 add_ln109_6/11 "/>
</bind>
</comp>

<comp id="1211" class="1007" name="grp_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="0" index="1" bw="8" slack="0"/>
<pin id="1214" dir="0" index="2" bw="16" slack="0"/>
<pin id="1215" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_9/10 sext_ln103_1/12 add_ln110_12/12 "/>
</bind>
</comp>

<comp id="1219" class="1007" name="grp_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="0"/>
<pin id="1221" dir="0" index="1" bw="9" slack="0"/>
<pin id="1222" dir="0" index="2" bw="17" slack="0"/>
<pin id="1223" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_21/10 zext_ln1630_1/12 add_ln109_10/12 "/>
</bind>
</comp>

<comp id="1227" class="1007" name="grp_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="0"/>
<pin id="1229" dir="0" index="1" bw="7" slack="0"/>
<pin id="1230" dir="0" index="2" bw="17" slack="0"/>
<pin id="1231" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_23/10 zext_ln1630_2/12 add_ln110_5/12 "/>
</bind>
</comp>

<comp id="1235" class="1007" name="grp_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="0"/>
<pin id="1237" dir="0" index="1" bw="10" slack="0"/>
<pin id="1238" dir="0" index="2" bw="19" slack="0"/>
<pin id="1239" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_26/10 zext_ln103/12 add_ln110_4/12 "/>
</bind>
</comp>

<comp id="1243" class="1007" name="grp_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="0"/>
<pin id="1245" dir="0" index="1" bw="8" slack="0"/>
<pin id="1246" dir="0" index="2" bw="16" slack="0"/>
<pin id="1247" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_3/11 sext_ln1494_1/13 add_ln109_13/13 "/>
</bind>
</comp>

<comp id="1251" class="1007" name="grp_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="0"/>
<pin id="1253" dir="0" index="1" bw="10" slack="0"/>
<pin id="1254" dir="0" index="2" bw="18" slack="0"/>
<pin id="1255" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_4/11 sext_ln103/13 add_ln110_9/13 "/>
</bind>
</comp>

<comp id="1259" class="1007" name="grp_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="8" slack="0"/>
<pin id="1261" dir="0" index="1" bw="7" slack="0"/>
<pin id="1262" dir="0" index="2" bw="15" slack="0"/>
<pin id="1263" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_8/11 zext_ln1494_9/13 add_ln109_15/13 "/>
</bind>
</comp>

<comp id="1267" class="1007" name="grp_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="0"/>
<pin id="1269" dir="0" index="1" bw="8" slack="0"/>
<pin id="1270" dir="0" index="2" bw="16" slack="0"/>
<pin id="1271" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_11/11 sext_ln1630_1/13 add_ln110_14/13 "/>
</bind>
</comp>

<comp id="1275" class="1007" name="grp_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="0"/>
<pin id="1277" dir="0" index="1" bw="10" slack="0"/>
<pin id="1278" dir="0" index="2" bw="19" slack="2147483647"/>
<pin id="1279" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_15/11 sext_ln1630_2/13 add_ln110_7/13 "/>
</bind>
</comp>

<comp id="1282" class="1007" name="grp_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="0"/>
<pin id="1284" dir="0" index="1" bw="11" slack="0"/>
<pin id="1285" dir="0" index="2" bw="19" slack="0"/>
<pin id="1286" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_19/11 sext_ln102_1/13 add_ln109_5/13 "/>
</bind>
</comp>

<comp id="1290" class="1007" name="grp_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="0"/>
<pin id="1292" dir="0" index="1" bw="10" slack="0"/>
<pin id="1293" dir="0" index="2" bw="18" slack="0"/>
<pin id="1294" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_20/11 zext_ln1630/13 add_ln109_7/13 "/>
</bind>
</comp>

<comp id="1298" class="1007" name="grp_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="0" index="1" bw="7" slack="0"/>
<pin id="1301" dir="0" index="2" bw="15" slack="0"/>
<pin id="1302" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_29/11 zext_ln1630_4/13 add_ln110_15/13 "/>
</bind>
</comp>

<comp id="1306" class="1007" name="grp_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8" slack="0"/>
<pin id="1308" dir="0" index="1" bw="10" slack="0"/>
<pin id="1309" dir="0" index="2" bw="17" slack="0"/>
<pin id="1310" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_5/12 sext_ln1630/14 add_ln110_13/14 "/>
</bind>
</comp>

<comp id="1314" class="1007" name="grp_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="0"/>
<pin id="1316" dir="0" index="1" bw="10" slack="0"/>
<pin id="1317" dir="0" index="2" bw="18" slack="0"/>
<pin id="1318" dir="1" index="3" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_10/12 sext_ln1494_2/14 add_ln109_11/14 "/>
</bind>
</comp>

<comp id="1322" class="1007" name="grp_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="0"/>
<pin id="1324" dir="0" index="1" bw="7" slack="0"/>
<pin id="1325" dir="0" index="2" bw="16" slack="0"/>
<pin id="1326" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_6/13 zext_ln1494_6/15 add_ln109_16/15 "/>
</bind>
</comp>

<comp id="1330" class="1007" name="grp_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="0"/>
<pin id="1332" dir="0" index="1" bw="9" slack="0"/>
<pin id="1333" dir="0" index="2" bw="17" slack="0"/>
<pin id="1334" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_28/13 zext_ln1494_31/15 add_ln109_14/15 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="xy_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="15" slack="0"/>
<pin id="1340" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="xy "/>
</bind>
</comp>

<comp id="1345" class="1005" name="y_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="0"/>
<pin id="1347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1352" class="1005" name="x_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="0"/>
<pin id="1354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1359" class="1005" name="lhs_V_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="8" slack="9"/>
<pin id="1361" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="1365" class="1005" name="i_op_assign_4_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="10"/>
<pin id="1367" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="i_op_assign_4 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="lhs_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="8" slack="7"/>
<pin id="1373" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="1377" class="1005" name="i_op_assign_14_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="7"/>
<pin id="1379" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="i_op_assign_14 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="i_op_assign_18_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="8" slack="6"/>
<pin id="1385" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="i_op_assign_18 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="i_op_assign_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="9"/>
<pin id="1391" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="i_op_assign "/>
</bind>
</comp>

<comp id="1395" class="1005" name="lhs_V_1_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="8" slack="9"/>
<pin id="1397" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lhs_V_1 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="i_op_assign_2_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="8" slack="9"/>
<pin id="1403" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="i_op_assign_2 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="lhs_V_2_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="8"/>
<pin id="1409" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="lhs_V_2 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="lhs_V_3_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="8" slack="8"/>
<pin id="1415" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="lhs_V_3 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="i_op_assign_7_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="8" slack="8"/>
<pin id="1421" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="i_op_assign_7 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="lhs_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="8" slack="7"/>
<pin id="1427" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="lhs_2_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="8" slack="7"/>
<pin id="1433" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="lhs_2 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="lhs_3_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="8" slack="7"/>
<pin id="1439" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="lhs_3 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="i_op_assign_15_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="8" slack="6"/>
<pin id="1445" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="i_op_assign_15 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="lhs_V_4_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="5"/>
<pin id="1451" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="lhs_V_4 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="lhs_V_5_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="8" slack="5"/>
<pin id="1457" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="lhs_V_5 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="i_op_assign_19_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="8" slack="3"/>
<pin id="1463" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="i_op_assign_19 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="lhs_V_6_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="8" slack="3"/>
<pin id="1469" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lhs_V_6 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="i_op_assign_21_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="8" slack="3"/>
<pin id="1475" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="i_op_assign_21 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="icmp_ln68_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="1"/>
<pin id="1481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="xy_2_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="15" slack="1"/>
<pin id="1485" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="xy_2 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="LineBuff_addr_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="8" slack="2"/>
<pin id="1490" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="LineBuff_addr "/>
</bind>
</comp>

<comp id="1494" class="1005" name="adr_x_V_5_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="8" slack="1"/>
<pin id="1496" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="adr_x_V_5 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="icmp_ln82_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="1"/>
<pin id="1501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="trunc_ln83_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="7" slack="1"/>
<pin id="1506" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="icmp_ln85_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="1"/>
<pin id="1513" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="and_ln117_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="18"/>
<pin id="1518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln117 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="y_8_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="32" slack="1"/>
<pin id="1522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_8 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="x_8_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="1"/>
<pin id="1527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_8 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="ret_V_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="14" slack="1"/>
<pin id="1532" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1535" class="1005" name="src_addr_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="14" slack="1"/>
<pin id="1537" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="1540" class="1005" name="i_op_assign_19_load_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="8" slack="3"/>
<pin id="1542" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="i_op_assign_19_load "/>
</bind>
</comp>

<comp id="1546" class="1005" name="i_op_assign_21_load_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="8" slack="1"/>
<pin id="1548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_21_load "/>
</bind>
</comp>

<comp id="1552" class="1005" name="i_op_assign_s_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="8" slack="6"/>
<pin id="1554" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="i_op_assign_s "/>
</bind>
</comp>

<comp id="1559" class="1005" name="i_op_assign_1_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="8" slack="5"/>
<pin id="1561" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="i_op_assign_1 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="lhs_8_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="8" slack="4"/>
<pin id="1568" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="lhs_8 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="i_op_assign_3_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="8" slack="2"/>
<pin id="1574" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="i_op_assign_3 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="lhs_V_13_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="8" slack="1"/>
<pin id="1581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_13 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="tmp_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="32" slack="1"/>
<pin id="1587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1590" class="1005" name="zext_ln1494_35_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="16" slack="1"/>
<pin id="1592" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_35 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="zext_ln1494_36_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="17" slack="1"/>
<pin id="1597" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_36 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="zext_ln1494_37_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="17" slack="1"/>
<pin id="1602" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_37 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="zext_ln1494_38_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="15" slack="1"/>
<pin id="1607" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_38 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="lhs_V_10_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="8" slack="1"/>
<pin id="1612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_10 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="zext_ln1494_27_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="17" slack="1"/>
<pin id="1618" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_27 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="ret_V_32_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="16" slack="1"/>
<pin id="1623" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="ret_V_34_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="17" slack="1"/>
<pin id="1628" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="i_op_assign_15_load_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="8" slack="1"/>
<pin id="1633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_15_load "/>
</bind>
</comp>

<comp id="1637" class="1005" name="zext_ln1494_25_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="18" slack="1"/>
<pin id="1639" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_25 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="zext_ln1494_32_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="15" slack="1"/>
<pin id="1644" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_32 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="zext_ln1494_33_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="16" slack="1"/>
<pin id="1649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_33 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="zext_ln1494_34_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="17" slack="1"/>
<pin id="1654" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_34 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="zext_ln103_2_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="18" slack="1"/>
<pin id="1659" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103_2 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="lhs_6_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="8" slack="3"/>
<pin id="1664" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lhs_6 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="lhs_7_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="8" slack="3"/>
<pin id="1669" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lhs_7 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="i_op_assign_14_load_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="8" slack="2"/>
<pin id="1674" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="i_op_assign_14_load "/>
</bind>
</comp>

<comp id="1677" class="1005" name="zext_ln1494_19_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="18" slack="1"/>
<pin id="1679" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_19 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="zext_ln1494_23_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="18" slack="1"/>
<pin id="1684" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_23 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="ret_V_27_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="17" slack="1"/>
<pin id="1689" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_27 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="pixel_tmp_1_6_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="16" slack="1"/>
<pin id="1695" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pixel_tmp_1_6 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="pixel_tmp_2_5_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="18" slack="1"/>
<pin id="1700" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="pixel_tmp_2_5 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="lhs_V_8_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="8" slack="2"/>
<pin id="1705" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lhs_V_8 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="i_op_assign_7_load_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="8" slack="2"/>
<pin id="1711" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="i_op_assign_7_load "/>
</bind>
</comp>

<comp id="1714" class="1005" name="zext_ln186_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="19" slack="1"/>
<pin id="1716" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="zext_ln1494_14_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="17" slack="1"/>
<pin id="1721" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_14 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="zext_ln1494_16_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="16" slack="1"/>
<pin id="1726" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_16 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="zext_ln1494_17_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="17" slack="1"/>
<pin id="1731" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_17 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="zext_ln1494_24_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="17" slack="1"/>
<pin id="1736" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_24 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="ret_V_24_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="18" slack="1"/>
<pin id="1741" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_24 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="sext_ln109_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="17" slack="1"/>
<pin id="1746" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln109 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="zext_ln110_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="19" slack="1"/>
<pin id="1751" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="i_op_assign_load_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="8" slack="1"/>
<pin id="1756" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_load "/>
</bind>
</comp>

<comp id="1760" class="1005" name="lhs_V_7_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="8" slack="2"/>
<pin id="1762" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lhs_V_7 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="i_op_assign_2_load_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="8" slack="3"/>
<pin id="1767" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="i_op_assign_2_load "/>
</bind>
</comp>

<comp id="1770" class="1005" name="zext_ln1494_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="16" slack="1"/>
<pin id="1772" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="zext_ln1494_4_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="18" slack="1"/>
<pin id="1777" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_4 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="zext_ln1494_7_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="16" slack="1"/>
<pin id="1782" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_7 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="ret_V_18_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="18" slack="1"/>
<pin id="1787" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_18 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="zext_ln1494_21_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="17" slack="1"/>
<pin id="1792" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_21 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="zext_ln1494_22_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="15" slack="1"/>
<pin id="1797" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_22 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="sext_ln1494_5_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="19" slack="1"/>
<pin id="1802" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1494_5 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="zext_ln1494_26_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="18" slack="1"/>
<pin id="1807" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_26 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="zext_ln1494_40_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="15" slack="1"/>
<pin id="1812" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_40 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="pixel_tmp_1_7_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="17" slack="1"/>
<pin id="1817" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="pixel_tmp_1_7 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="add_ln110_1_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="19" slack="1"/>
<pin id="1822" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_1 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="add_ln110_2_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="17" slack="1"/>
<pin id="1827" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_2 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="i_op_assign_4_load_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="8" slack="1"/>
<pin id="1832" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_4_load "/>
</bind>
</comp>

<comp id="1835" class="1005" name="zext_ln1494_1_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="18" slack="1"/>
<pin id="1837" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_1 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="zext_ln1494_2_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="16" slack="1"/>
<pin id="1842" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_2 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="zext_ln1494_8_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="15" slack="1"/>
<pin id="1847" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_8 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="zext_ln1494_10_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="16" slack="1"/>
<pin id="1852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_10 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="zext_ln1494_13_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="18" slack="1"/>
<pin id="1857" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_13 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="ret_V_16_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="17" slack="1"/>
<pin id="1862" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="ret_V_17_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="16" slack="1"/>
<pin id="1867" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_17 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="zext_ln186_1_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="19" slack="1"/>
<pin id="1872" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_1 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="zext_ln1494_20_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="18" slack="1"/>
<pin id="1877" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_20 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="ret_V_25_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="17" slack="1"/>
<pin id="1882" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_25 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="zext_ln1494_29_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="15" slack="1"/>
<pin id="1887" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_29 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="add_ln109_2_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="19" slack="1"/>
<pin id="1892" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_2 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="add_ln109_3_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="19" slack="1"/>
<pin id="1897" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_3 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="pixel_tmp_2_6_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="19" slack="1"/>
<pin id="1902" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="pixel_tmp_2_6 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="ret_V_39_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="16" slack="1"/>
<pin id="1907" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_39 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="zext_ln1494_3_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="18" slack="1"/>
<pin id="1912" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_3 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="ret_V_7_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="18" slack="1"/>
<pin id="1917" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="zext_ln1494_11_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="18" slack="1"/>
<pin id="1922" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_11 "/>
</bind>
</comp>

<comp id="1925" class="1005" name="zext_ln1494_12_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="18" slack="1"/>
<pin id="1927" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_12 "/>
</bind>
</comp>

<comp id="1930" class="1005" name="ret_V_13_reg_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="19" slack="1"/>
<pin id="1932" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_13 "/>
</bind>
</comp>

<comp id="1935" class="1005" name="zext_ln1494_18_reg_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="18" slack="1"/>
<pin id="1937" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_18 "/>
</bind>
</comp>

<comp id="1940" class="1005" name="sext_ln1630_3_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="17" slack="1"/>
<pin id="1942" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1630_3 "/>
</bind>
</comp>

<comp id="1945" class="1005" name="zext_ln1630_3_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="18" slack="1"/>
<pin id="1947" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1630_3 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="ret_V_37_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="15" slack="1"/>
<pin id="1952" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_37 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="pixel_tmp_1_8_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="19" slack="1"/>
<pin id="1957" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="pixel_tmp_1_8 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="add_ln109_6_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="18" slack="1"/>
<pin id="1962" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_6 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="zext_ln110_1_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="20" slack="1"/>
<pin id="1967" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110_1 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="sext_ln1494_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="17" slack="1"/>
<pin id="1972" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1494 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="zext_ln1494_5_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="15" slack="1"/>
<pin id="1978" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_5 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="sext_ln102_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="19" slack="1"/>
<pin id="1983" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln102 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="zext_ln1494_30_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="17" slack="1"/>
<pin id="1988" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_30 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="zext_ln109_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="16" slack="1"/>
<pin id="1993" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln109 "/>
</bind>
</comp>

<comp id="1997" class="1005" name="sext_ln109_2_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="20" slack="1"/>
<pin id="1999" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln109_2 "/>
</bind>
</comp>

<comp id="2002" class="1005" name="sext_ln109_4_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="19" slack="1"/>
<pin id="2004" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln109_4 "/>
</bind>
</comp>

<comp id="2007" class="1005" name="add_ln109_10_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="18" slack="1"/>
<pin id="2009" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_10 "/>
</bind>
</comp>

<comp id="2012" class="1005" name="add_ln110_4_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="20" slack="1"/>
<pin id="2014" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_4 "/>
</bind>
</comp>

<comp id="2017" class="1005" name="add_ln110_5_reg_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="18" slack="1"/>
<pin id="2019" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_5 "/>
</bind>
</comp>

<comp id="2022" class="1005" name="add_ln110_12_reg_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="17" slack="1"/>
<pin id="2024" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_12 "/>
</bind>
</comp>

<comp id="2027" class="1005" name="ret_V_12_reg_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="18" slack="1"/>
<pin id="2029" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_12 "/>
</bind>
</comp>

<comp id="2033" class="1005" name="add_ln109_5_reg_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="20" slack="1"/>
<pin id="2035" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_5 "/>
</bind>
</comp>

<comp id="2038" class="1005" name="add_ln109_7_reg_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="19" slack="1"/>
<pin id="2040" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_7 "/>
</bind>
</comp>

<comp id="2043" class="1005" name="zext_ln109_1_reg_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="19" slack="1"/>
<pin id="2045" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln109_1 "/>
</bind>
</comp>

<comp id="2048" class="1005" name="add_ln109_13_reg_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="17" slack="1"/>
<pin id="2050" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_13 "/>
</bind>
</comp>

<comp id="2053" class="1005" name="add_ln109_15_reg_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="16" slack="1"/>
<pin id="2055" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_15 "/>
</bind>
</comp>

<comp id="2058" class="1005" name="pixel_tmp_2_7_reg_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="20" slack="1"/>
<pin id="2060" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="pixel_tmp_2_7 "/>
</bind>
</comp>

<comp id="2063" class="1005" name="add_ln110_7_reg_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="19" slack="1"/>
<pin id="2065" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_7 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="add_ln110_9_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="19" slack="1"/>
<pin id="2070" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_9 "/>
</bind>
</comp>

<comp id="2073" class="1005" name="sext_ln110_2_reg_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="19" slack="1"/>
<pin id="2075" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln110_2 "/>
</bind>
</comp>

<comp id="2078" class="1005" name="add_ln110_14_reg_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="17" slack="1"/>
<pin id="2080" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_14 "/>
</bind>
</comp>

<comp id="2083" class="1005" name="add_ln110_15_reg_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="16" slack="1"/>
<pin id="2085" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_15 "/>
</bind>
</comp>

<comp id="2088" class="1005" name="pixel_tmp_1_9_reg_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="20" slack="1"/>
<pin id="2090" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="pixel_tmp_1_9 "/>
</bind>
</comp>

<comp id="2093" class="1005" name="add_ln109_11_reg_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="19" slack="2"/>
<pin id="2095" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="add_ln109_11 "/>
</bind>
</comp>

<comp id="2098" class="1005" name="sext_ln109_7_reg_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="18" slack="1"/>
<pin id="2100" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln109_7 "/>
</bind>
</comp>

<comp id="2103" class="1005" name="zext_ln109_2_reg_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="17" slack="1"/>
<pin id="2105" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln109_2 "/>
</bind>
</comp>

<comp id="2108" class="1005" name="add_ln110_8_reg_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="21" slack="1"/>
<pin id="2110" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_8 "/>
</bind>
</comp>

<comp id="2113" class="1005" name="add_ln110_10_reg_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="19" slack="1"/>
<pin id="2115" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_10 "/>
</bind>
</comp>

<comp id="2118" class="1005" name="add_ln110_13_reg_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="19" slack="1"/>
<pin id="2120" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_13 "/>
</bind>
</comp>

<comp id="2123" class="1005" name="add_ln110_16_reg_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="17" slack="1"/>
<pin id="2125" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_16 "/>
</bind>
</comp>

<comp id="2128" class="1005" name="add_ln109_9_reg_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="21" slack="1"/>
<pin id="2130" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_9 "/>
</bind>
</comp>

<comp id="2133" class="1005" name="add_ln109_14_reg_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="18" slack="1"/>
<pin id="2135" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_14 "/>
</bind>
</comp>

<comp id="2138" class="1005" name="add_ln109_16_reg_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="17" slack="1"/>
<pin id="2140" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_16 "/>
</bind>
</comp>

<comp id="2143" class="1005" name="add_ln110_11_reg_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="21" slack="1"/>
<pin id="2145" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_11 "/>
</bind>
</comp>

<comp id="2148" class="1005" name="add_ln110_17_reg_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="19" slack="1"/>
<pin id="2150" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_17 "/>
</bind>
</comp>

<comp id="2153" class="1005" name="add_ln109_12_reg_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="21" slack="1"/>
<pin id="2155" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_12 "/>
</bind>
</comp>

<comp id="2158" class="1005" name="add_ln109_17_reg_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="19" slack="1"/>
<pin id="2160" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_17 "/>
</bind>
</comp>

<comp id="2163" class="1005" name="lshr_ln1_reg_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="13" slack="2"/>
<pin id="2165" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="2168" class="1005" name="lshr_ln2_reg_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="20" slack="2"/>
<pin id="2170" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="2173" class="1005" name="lshr_ln_reg_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="13" slack="1"/>
<pin id="2175" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="122" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="122" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="124" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="218" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="300"><net_src comp="287" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="287" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="293" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="293" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="8" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="327"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="293" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="293" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="329" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="329" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="339" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="345" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="323" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="333" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="357" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="379"><net_src comp="32" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="290" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="8" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="387"><net_src comp="373" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="290" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="290" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="293" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="48" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="413"><net_src comp="399" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="290" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="429"><net_src comp="415" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="409" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="293" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="52" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="290" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="8" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="293" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="8" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="437" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="443" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="290" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="437" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="14" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="449" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="58" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="476" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="471" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="486" pin="3"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="493" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="515"><net_src comp="500" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="548"><net_src comp="62" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="250" pin="7"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="64" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="66" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="558"><net_src comp="62" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="250" pin="7"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="68" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="70" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="568"><net_src comp="62" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="250" pin="7"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="72" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="34" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="578"><net_src comp="62" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="250" pin="7"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="74" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="76" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="266" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="250" pin="7"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="64" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="76" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="599"><net_src comp="533" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="80" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="536" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="82" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="582" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="539" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="536" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="636"><net_src comp="84" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="631" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="90" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="668"><net_src comp="647" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="678"><net_src comp="669" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="92" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="672" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="672" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="98" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="719" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="744"><net_src comp="713" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="710" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="758"><net_src comp="707" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="771"><net_src comp="762" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="765" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="786"><net_src comp="779" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="88" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="776" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="80" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="801"><net_src comp="794" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="90" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="817"><net_src comp="765" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="822"><net_src comp="762" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="94" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="829" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="845" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="100" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="877"><net_src comp="870" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="96" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="887"><net_src comp="829" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="826" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="823" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="913"><net_src comp="898" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="936"><net_src comp="929" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="923" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="945"><net_src comp="938" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="963"><net_src comp="956" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="92" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="1012"><net_src comp="1005" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1026"><net_src comp="1019" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1043"><net_src comp="1036" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1033" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="1016" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1057"><net_src comp="1050" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1068"><net_src comp="1061" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1058" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1077"><net_src comp="1070" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1085"><net_src comp="1078" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1093"><net_src comp="1086" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1104"><net_src comp="1097" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1094" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1113"><net_src comp="1106" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1120"><net_src comp="110" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="1109" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1122"><net_src comp="64" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1123"><net_src comp="112" pin="0"/><net_sink comp="1114" pin=3"/></net>

<net id="1130"><net_src comp="114" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="1109" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1132"><net_src comp="8" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1133"><net_src comp="112" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1141"><net_src comp="1134" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1148"><net_src comp="110" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="1137" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1150"><net_src comp="64" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1151"><net_src comp="112" pin="0"/><net_sink comp="1142" pin=3"/></net>

<net id="1157"><net_src comp="641" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="86" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1164"><net_src comp="638" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="88" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1166"><net_src comp="696" pin="1"/><net_sink comp="1159" pin=2"/></net>

<net id="1172"><net_src comp="689" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1173"><net_src comp="94" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1174"><net_src comp="803" pin="1"/><net_sink comp="1167" pin=2"/></net>

<net id="1180"><net_src comp="685" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="96" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1187"><net_src comp="693" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1188"><net_src comp="88" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1189"><net_src comp="806" pin="1"/><net_sink comp="1182" pin=2"/></net>

<net id="1195"><net_src comp="732" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1196"><net_src comp="100" pin="0"/><net_sink comp="1190" pin=1"/></net>

<net id="1197"><net_src comp="864" pin="1"/><net_sink comp="1190" pin=2"/></net>

<net id="1202"><net_src comp="768" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="102" pin="0"/><net_sink comp="1198" pin=1"/></net>

<net id="1209"><net_src comp="772" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1210"><net_src comp="90" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1216"><net_src comp="855" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1217"><net_src comp="94" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1218"><net_src comp="968" pin="1"/><net_sink comp="1211" pin=2"/></net>

<net id="1224"><net_src comp="858" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="82" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="965" pin="1"/><net_sink comp="1219" pin=2"/></net>

<net id="1232"><net_src comp="861" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1233"><net_src comp="86" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1234"><net_src comp="971" pin="1"/><net_sink comp="1227" pin=2"/></net>

<net id="1240"><net_src comp="867" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="108" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1242"><net_src comp="978" pin="1"/><net_sink comp="1235" pin=2"/></net>

<net id="1248"><net_src comp="904" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="80" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="981" pin="1"/><net_sink comp="1243" pin=2"/></net>

<net id="1256"><net_src comp="901" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1257"><net_src comp="100" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1258"><net_src comp="987" pin="1"/><net_sink comp="1251" pin=2"/></net>

<net id="1264"><net_src comp="907" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1265"><net_src comp="96" pin="0"/><net_sink comp="1259" pin=1"/></net>

<net id="1266"><net_src comp="993" pin="1"/><net_sink comp="1259" pin=2"/></net>

<net id="1272"><net_src comp="910" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1273"><net_src comp="80" pin="0"/><net_sink comp="1267" pin=1"/></net>

<net id="1274"><net_src comp="981" pin="1"/><net_sink comp="1267" pin=2"/></net>

<net id="1280"><net_src comp="914" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1281"><net_src comp="92" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1287"><net_src comp="917" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1288"><net_src comp="102" pin="0"/><net_sink comp="1282" pin=1"/></net>

<net id="1289"><net_src comp="996" pin="1"/><net_sink comp="1282" pin=2"/></net>

<net id="1295"><net_src comp="920" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="108" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="999" pin="1"/><net_sink comp="1290" pin=2"/></net>

<net id="1303"><net_src comp="926" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1304"><net_src comp="86" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1305"><net_src comp="993" pin="1"/><net_sink comp="1298" pin=2"/></net>

<net id="1311"><net_src comp="950" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1312"><net_src comp="98" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1313"><net_src comp="1013" pin="1"/><net_sink comp="1306" pin=2"/></net>

<net id="1319"><net_src comp="953" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1320"><net_src comp="100" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1321"><net_src comp="1002" pin="1"/><net_sink comp="1314" pin=2"/></net>

<net id="1327"><net_src comp="984" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="86" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1329"><net_src comp="1030" pin="1"/><net_sink comp="1322" pin=2"/></net>

<net id="1335"><net_src comp="990" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1336"><net_src comp="88" pin="0"/><net_sink comp="1330" pin=1"/></net>

<net id="1337"><net_src comp="1027" pin="1"/><net_sink comp="1330" pin=2"/></net>

<net id="1341"><net_src comp="126" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1344"><net_src comp="1338" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1348"><net_src comp="130" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1351"><net_src comp="1345" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1355"><net_src comp="134" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1358"><net_src comp="1352" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1362"><net_src comp="138" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1368"><net_src comp="142" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1370"><net_src comp="1365" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1374"><net_src comp="146" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1380"><net_src comp="150" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1386"><net_src comp="154" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1392"><net_src comp="158" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1398"><net_src comp="162" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1404"><net_src comp="166" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1410"><net_src comp="170" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1416"><net_src comp="174" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1422"><net_src comp="178" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1424"><net_src comp="1419" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1428"><net_src comp="182" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1434"><net_src comp="186" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1440"><net_src comp="190" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1442"><net_src comp="1437" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1446"><net_src comp="194" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1452"><net_src comp="198" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1458"><net_src comp="202" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1464"><net_src comp="206" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1466"><net_src comp="1461" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1470"><net_src comp="210" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1472"><net_src comp="1467" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1476"><net_src comp="214" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1478"><net_src comp="1473" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1482"><net_src comp="296" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1486"><net_src comp="302" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1491"><net_src comp="243" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1497"><net_src comp="365" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1502"><net_src comp="383" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1507"><net_src comp="389" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1510"><net_src comp="1504" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1514"><net_src comp="393" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1519"><net_src comp="431" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1523"><net_src comp="455" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1528"><net_src comp="463" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1533"><net_src comp="511" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1538"><net_src comp="259" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1543"><net_src comp="533" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1549"><net_src comp="539" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1555"><net_src comp="542" pin="4"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1557"><net_src comp="1552" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1558"><net_src comp="1552" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1562"><net_src comp="552" pin="4"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1564"><net_src comp="1559" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1565"><net_src comp="1559" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1569"><net_src comp="562" pin="4"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1575"><net_src comp="572" pin="4"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1578"><net_src comp="1572" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1582"><net_src comp="582" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1584"><net_src comp="1579" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1588"><net_src comp="586" pin="4"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="1593"><net_src comp="596" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1598"><net_src comp="606" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1603"><net_src comp="638" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1608"><net_src comp="641" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1613"><net_src comp="644" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1615"><net_src comp="1610" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1619"><net_src comp="650" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1624"><net_src comp="600" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1629"><net_src comp="610" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1634"><net_src comp="669" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1636"><net_src comp="1631" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1640"><net_src comp="675" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1645"><net_src comp="685" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1650"><net_src comp="689" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1655"><net_src comp="693" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1660"><net_src comp="696" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1665"><net_src comp="707" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1670"><net_src comp="713" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1675"><net_src comp="719" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1680"><net_src comp="722" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1685"><net_src comp="732" pin="1"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1690"><net_src comp="654" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1692"><net_src comp="1687" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1696"><net_src comp="1152" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1701"><net_src comp="1159" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1706"><net_src comp="759" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1708"><net_src comp="1703" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1712"><net_src comp="765" pin="1"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1717"><net_src comp="768" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1722"><net_src comp="772" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1727"><net_src comp="776" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1732"><net_src comp="779" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1737"><net_src comp="794" pin="1"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1742"><net_src comp="679" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1747"><net_src comp="803" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1752"><net_src comp="806" pin="1"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1757"><net_src comp="823" pin="1"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1759"><net_src comp="1754" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1763"><net_src comp="826" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1768"><net_src comp="829" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1773"><net_src comp="835" pin="1"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1778"><net_src comp="845" pin="1"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1783"><net_src comp="855" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1788"><net_src comp="726" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1793"><net_src comp="858" pin="1"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1798"><net_src comp="861" pin="1"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1803"><net_src comp="864" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1808"><net_src comp="867" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1813"><net_src comp="870" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1818"><net_src comp="1167" pin="3"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1823"><net_src comp="1182" pin="3"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1828"><net_src comp="1175" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1833"><net_src comp="898" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1838"><net_src comp="901" pin="1"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1843"><net_src comp="904" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1848"><net_src comp="907" pin="1"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1853"><net_src comp="910" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1858"><net_src comp="914" pin="1"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1863"><net_src comp="782" pin="2"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1868"><net_src comp="788" pin="2"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1873"><net_src comp="917" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1878"><net_src comp="920" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1883"><net_src comp="797" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1888"><net_src comp="926" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1893"><net_src comp="1190" pin="3"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1898"><net_src comp="932" pin="2"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1903"><net_src comp="941" pin="2"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1908"><net_src comp="839" pin="2"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1913"><net_src comp="950" pin="1"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1918"><net_src comp="849" pin="2"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1923"><net_src comp="953" pin="1"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1928"><net_src comp="956" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="1929"><net_src comp="1925" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1933"><net_src comp="1198" pin="2"/><net_sink comp="1930" pin=0"/></net>

<net id="1934"><net_src comp="1930" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1938"><net_src comp="965" pin="1"/><net_sink comp="1935" pin=0"/></net>

<net id="1939"><net_src comp="1935" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1943"><net_src comp="968" pin="1"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1948"><net_src comp="971" pin="1"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1953"><net_src comp="873" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1958"><net_src comp="974" pin="2"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1963"><net_src comp="1204" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1968"><net_src comp="978" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1973"><net_src comp="981" pin="1"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1975"><net_src comp="1970" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1979"><net_src comp="984" pin="1"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1984"><net_src comp="987" pin="1"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1989"><net_src comp="990" pin="1"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1994"><net_src comp="993" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1996"><net_src comp="1991" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="2000"><net_src comp="996" pin="1"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="2005"><net_src comp="999" pin="1"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="2010"><net_src comp="1219" pin="3"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="2015"><net_src comp="1235" pin="3"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="2020"><net_src comp="1227" pin="3"/><net_sink comp="2017" pin=0"/></net>

<net id="2021"><net_src comp="2017" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="2025"><net_src comp="1211" pin="3"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="2030"><net_src comp="959" pin="2"/><net_sink comp="2027" pin=0"/></net>

<net id="2031"><net_src comp="2027" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="2032"><net_src comp="2027" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="2036"><net_src comp="1282" pin="3"/><net_sink comp="2033" pin=0"/></net>

<net id="2037"><net_src comp="2033" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="2041"><net_src comp="1290" pin="3"/><net_sink comp="2038" pin=0"/></net>

<net id="2042"><net_src comp="2038" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="2046"><net_src comp="1002" pin="1"/><net_sink comp="2043" pin=0"/></net>

<net id="2047"><net_src comp="2043" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="2051"><net_src comp="1243" pin="3"/><net_sink comp="2048" pin=0"/></net>

<net id="2052"><net_src comp="2048" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="2056"><net_src comp="1259" pin="3"/><net_sink comp="2053" pin=0"/></net>

<net id="2057"><net_src comp="2053" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="2061"><net_src comp="1008" pin="2"/><net_sink comp="2058" pin=0"/></net>

<net id="2062"><net_src comp="2058" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="2066"><net_src comp="1275" pin="3"/><net_sink comp="2063" pin=0"/></net>

<net id="2067"><net_src comp="2063" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="2071"><net_src comp="1251" pin="3"/><net_sink comp="2068" pin=0"/></net>

<net id="2072"><net_src comp="2068" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="2076"><net_src comp="1013" pin="1"/><net_sink comp="2073" pin=0"/></net>

<net id="2077"><net_src comp="2073" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="2081"><net_src comp="1267" pin="3"/><net_sink comp="2078" pin=0"/></net>

<net id="2082"><net_src comp="2078" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="2086"><net_src comp="1298" pin="3"/><net_sink comp="2083" pin=0"/></net>

<net id="2087"><net_src comp="2083" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="2091"><net_src comp="1022" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2092"><net_src comp="2088" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="2096"><net_src comp="1314" pin="3"/><net_sink comp="2093" pin=0"/></net>

<net id="2097"><net_src comp="2093" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="2101"><net_src comp="1027" pin="1"/><net_sink comp="2098" pin=0"/></net>

<net id="2102"><net_src comp="2098" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="2106"><net_src comp="1030" pin="1"/><net_sink comp="2103" pin=0"/></net>

<net id="2107"><net_src comp="2103" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="2111"><net_src comp="1039" pin="2"/><net_sink comp="2108" pin=0"/></net>

<net id="2112"><net_src comp="2108" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="2116"><net_src comp="1045" pin="2"/><net_sink comp="2113" pin=0"/></net>

<net id="2117"><net_src comp="2113" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="2121"><net_src comp="1306" pin="3"/><net_sink comp="2118" pin=0"/></net>

<net id="2122"><net_src comp="2118" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="2126"><net_src comp="1053" pin="2"/><net_sink comp="2123" pin=0"/></net>

<net id="2127"><net_src comp="2123" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="2131"><net_src comp="1064" pin="2"/><net_sink comp="2128" pin=0"/></net>

<net id="2132"><net_src comp="2128" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="2136"><net_src comp="1330" pin="3"/><net_sink comp="2133" pin=0"/></net>

<net id="2137"><net_src comp="2133" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="2141"><net_src comp="1322" pin="3"/><net_sink comp="2138" pin=0"/></net>

<net id="2142"><net_src comp="2138" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="2146"><net_src comp="1073" pin="2"/><net_sink comp="2143" pin=0"/></net>

<net id="2147"><net_src comp="2143" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="2151"><net_src comp="1081" pin="2"/><net_sink comp="2148" pin=0"/></net>

<net id="2152"><net_src comp="2148" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="2156"><net_src comp="1089" pin="2"/><net_sink comp="2153" pin=0"/></net>

<net id="2157"><net_src comp="2153" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="2161"><net_src comp="1100" pin="2"/><net_sink comp="2158" pin=0"/></net>

<net id="2162"><net_src comp="2158" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="2166"><net_src comp="1114" pin="4"/><net_sink comp="2163" pin=0"/></net>

<net id="2167"><net_src comp="2163" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="2171"><net_src comp="1124" pin="4"/><net_sink comp="2168" pin=0"/></net>

<net id="2172"><net_src comp="2168" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="2176"><net_src comp="1142" pin="4"/><net_sink comp="2173" pin=0"/></net>

<net id="2177"><net_src comp="2173" pin="1"/><net_sink comp="222" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_sobel | {19 }
	Port: y_sobel | {19 }
	Port: y_sobel_7 | {19 }
 - Input state : 
	Port: MergeFilter : src | {3 4 }
  - Chain level:
	State 1
		store_ln68 : 1
		store_ln68 : 1
		store_ln68 : 1
		xy_1 : 1
		y_6 : 1
		x_6 : 1
		icmp_ln68 : 2
		xy_2 : 2
		br_ln68 : 3
		idxprom8 : 2
		LineBuff_addr : 3
		tmp_14 : 2
		icmp_ln73 : 3
		trunc_ln74 : 2
		adr_x_V : 3
		icmp_ln76 : 2
		adr_x_V_1 : 3
		adr_x_V_2 : 3
		adr_x_V_3 : 4
		adr_x_V_5 : 5
		tmp_15 : 2
		icmp_ln82 : 3
		trunc_ln83 : 2
		icmp_ln85 : 2
		tmp_16 : 2
		icmp_ln117 : 3
		tmp_17 : 2
		icmp_ln117_1 : 3
		and_ln117 : 4
		br_ln117 : 4
		icmp_ln122 : 2
		y_7 : 2
		x_7 : 2
		y_8 : 3
		x_8 : 3
	State 2
		select_ln85 : 1
		select_ln82 : 2
		ret_V_38 : 3
		ret_V : 4
	State 3
		src_addr : 1
		src_load : 2
	State 4
		i_op_assign_s : 1
		i_op_assign_1 : 1
		lhs_8 : 1
		i_op_assign_3 : 1
		lhs_V_13 : 1
		tmp : 1
		zext_ln1494_35 : 1
		ret_V_32 : 2
		zext_ln1494_36 : 1
		ret_V_34 : 2
		store_ln68 : 2
		store_ln68 : 1
		store_ln68 : 1
	State 5
		store_ln91 : 1
		ret_V_35 : 1
		ret_V_36 : 1
	State 6
		zext_ln1494_27 : 1
		ret_V_27 : 2
		store_ln68 : 1
	State 7
		zext_ln1494_25 : 1
		ret_V_24 : 2
		zext_ln1494_32 : 1
		zext_ln1494_33 : 1
		ret_V_30 : 2
		ret_V_31 : 2
		ret_V_33 : 1
		zext_ln1494_39 : 1
		zext_ln103_3 : 1
		pixel_tmp_1_6 : 2
		pixel_tmp_2_5 : 2
	State 8
		zext_ln1494_19 : 1
		ret_V_18 : 2
		zext_ln1494_23 : 1
		ret_V_22 : 2
		store_ln68 : 1
		store_ln68 : 1
		store_ln68 : 1
	State 9
		zext_ln186 : 1
		ret_V_13 : 2
		zext_ln1494_14 : 1
		ret_V_14 : 2
		ret_V_16 : 1
		ret_V_17 : 1
		ret_V_25 : 1
		sext_ln1494_6 : 1
		zext_ln1630_5 : 1
		zext_ln103_1 : 1
		pixel_tmp_1_7 : 2
		add_ln110_1 : 2
		add_ln110_2 : 2
		store_ln68 : 1
		store_ln68 : 1
	State 10
		zext_ln1494 : 1
		ret_V_39 : 2
		zext_ln1494_4 : 1
		ret_V_7 : 2
		ret_V_9 : 1
		ret_V_21 : 1
		sext_ln1494_4 : 1
		ret_V_23 : 1
		ret_V_26 : 1
		ret_V_37 : 1
		add_ln109_2 : 2
		store_ln68 : 1
		store_ln68 : 1
		store_ln68 : 1
	State 11
		ret_V_3 : 1
		ret_V_4 : 1
		ret_V_8 : 1
		zext_ln1494_10 : 1
		ret_V_11 : 2
		zext_ln1494_15 : 1
		ret_V_15 : 1
		ret_V_19 : 1
		ret_V_20 : 1
		ret_V_29 : 1
		add_ln109_3 : 1
		add_ln109_6 : 2
		pixel_tmp_2_6 : 1
	State 12
		ret_V_5 : 1
		sext_ln103_1 : 1
		ret_V_10 : 1
		ret_V_12 : 1
		zext_ln1630_1 : 1
		zext_ln1630_2 : 1
		zext_ln103 : 1
		add_ln109_10 : 2
		add_ln110_4 : 2
		add_ln110_5 : 2
		add_ln110_12 : 2
	State 13
		sext_ln1494_1 : 1
		sext_ln103 : 1
		ret_V_6 : 1
		zext_ln1494_9 : 1
		sext_ln1630_1 : 1
		sext_ln1630_2 : 1
		sext_ln102_1 : 1
		zext_ln1630 : 1
		ret_V_28 : 1
		zext_ln1630_4 : 1
		add_ln109_5 : 2
		add_ln109_7 : 2
		add_ln109_13 : 2
		add_ln109_15 : 2
		add_ln110_7 : 2
		add_ln110_9 : 2
		add_ln110_14 : 2
		add_ln110_15 : 2
	State 14
		sext_ln1630 : 1
		sext_ln1494_2 : 1
		add_ln109_11 : 2
		pixel_tmp_2_7 : 1
		add_ln110_13 : 2
	State 15
		zext_ln1494_6 : 1
		zext_ln1494_31 : 1
		pixel_tmp_1_9 : 1
		add_ln109_14 : 2
		add_ln109_16 : 2
		add_ln110_8 : 1
		add_ln110_10 : 1
		add_ln110_16 : 1
	State 16
		add_ln109_9 : 1
		add_ln110_11 : 1
		add_ln110_17 : 1
	State 17
		add_ln109_12 : 1
		add_ln109_17 : 1
		pixel_tmp_2 : 1
		lshr_ln1 : 2
		lshr_ln2 : 2
	State 18
		pixel_tmp_1 : 1
		lshr_ln : 2
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        xy_2_fu_302       |    0    |    0    |    20   |
|          |     adr_x_V_2_fu_351     |    0    |    0    |    15   |
|          |        y_7_fu_443        |    0    |    0    |    39   |
|          |        x_7_fu_449        |    0    |    0    |    39   |
|          |     adr_y_V_2_fu_481     |    0    |    0    |    14   |
|          |       ret_V_fu_511       |    0    |    0    |    17   |
|          |    add_ln109_3_fu_932    |    0    |    0    |    24   |
|          |   pixel_tmp_2_6_fu_941   |    0    |    0    |    26   |
|          |   pixel_tmp_1_8_fu_974   |    0    |    0    |    26   |
|          |   pixel_tmp_2_7_fu_1008  |    0    |    0    |    27   |
|    add   |   pixel_tmp_1_9_fu_1022  |    0    |    0    |    27   |
|          |    add_ln110_8_fu_1039   |    0    |    0    |    27   |
|          |   add_ln110_10_fu_1045   |    0    |    0    |    26   |
|          |   add_ln110_16_fu_1053   |    0    |    0    |    24   |
|          |    add_ln109_9_fu_1064   |    0    |    0    |    27   |
|          |   add_ln110_11_fu_1073   |    0    |    0    |    28   |
|          |   add_ln110_17_fu_1081   |    0    |    0    |    26   |
|          |   add_ln109_12_fu_1089   |    0    |    0    |    28   |
|          |   add_ln109_17_fu_1100   |    0    |    0    |    25   |
|          |    pixel_tmp_2_fu_1109   |    0    |    0    |    28   |
|          |    pixel_tmp_1_fu_1137   |    0    |    0    |    28   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln68_fu_296     |    0    |    0    |    12   |
|          |     icmp_ln73_fu_323     |    0    |    0    |    17   |
|          |     icmp_ln76_fu_339     |    0    |    0    |    18   |
|   icmp   |     icmp_ln82_fu_383     |    0    |    0    |    17   |
|          |     icmp_ln85_fu_393     |    0    |    0    |    18   |
|          |     icmp_ln117_fu_409    |    0    |    0    |    17   |
|          |    icmp_ln117_1_fu_425   |    0    |    0    |    17   |
|          |     icmp_ln122_fu_437    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |     adr_x_V_3_fu_357     |    0    |    0    |    8    |
|          |     adr_x_V_5_fu_365     |    0    |    0    |    8    |
|  select  |        y_8_fu_455        |    0    |    0    |    32   |
|          |        x_8_fu_463        |    0    |    0    |    32   |
|          |    select_ln85_fu_486    |    0    |    0    |    7    |
|          |    select_ln82_fu_493    |    0    |    0    |    7    |
|----------|--------------------------|---------|---------|---------|
|          |      adr_x_V_fu_333      |    0    |    0    |    15   |
|    sub   |     adr_x_V_1_fu_345     |    0    |    0    |    15   |
|          |      adr_y_V_fu_471      |    0    |    0    |    14   |
|          |     adr_y_V_1_fu_476     |    0    |    0    |    14   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_1152       |    1    |    0    |    0    |
|          |        grp_fu_1159       |    1    |    0    |    0    |
|          |        grp_fu_1167       |    1    |    0    |    0    |
|          |        grp_fu_1175       |    1    |    0    |    0    |
|          |        grp_fu_1182       |    1    |    0    |    0    |
|          |        grp_fu_1190       |    1    |    0    |    0    |
|          |        grp_fu_1204       |    1    |    0    |    0    |
|          |        grp_fu_1211       |    1    |    0    |    0    |
|          |        grp_fu_1219       |    1    |    0    |    0    |
|          |        grp_fu_1227       |    1    |    0    |    0    |
|          |        grp_fu_1235       |    1    |    0    |    0    |
|  muladd  |        grp_fu_1243       |    1    |    0    |    0    |
|          |        grp_fu_1251       |    1    |    0    |    0    |
|          |        grp_fu_1259       |    1    |    0    |    0    |
|          |        grp_fu_1267       |    1    |    0    |    0    |
|          |        grp_fu_1275       |    1    |    0    |    0    |
|          |        grp_fu_1282       |    1    |    0    |    0    |
|          |        grp_fu_1290       |    1    |    0    |    0    |
|          |        grp_fu_1298       |    1    |    0    |    0    |
|          |        grp_fu_1306       |    1    |    0    |    0    |
|          |        grp_fu_1314       |    1    |    0    |    0    |
|          |        grp_fu_1322       |    1    |    0    |    0    |
|          |        grp_fu_1330       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_600        |    1    |    0    |    0    |
|          |        grp_fu_610        |    1    |    0    |    0    |
|          |        grp_fu_654        |    1    |    0    |    0    |
|          |        grp_fu_679        |    1    |    0    |    0    |
|          |        grp_fu_726        |    1    |    0    |    0    |
|          |        grp_fu_782        |    1    |    0    |    0    |
|    mul   |        grp_fu_788        |    1    |    0    |    0    |
|          |        grp_fu_797        |    1    |    0    |    0    |
|          |        grp_fu_839        |    1    |    0    |    0    |
|          |        grp_fu_849        |    1    |    0    |    0    |
|          |        grp_fu_873        |    1    |    0    |    0    |
|          |        grp_fu_959        |    1    |    0    |    0    |
|          |        grp_fu_1198       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    and   |     and_ln117_fu_431     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln118_write_fu_222 |    0    |    0    |    0    |
|   write  | write_ln119_write_fu_229 |    0    |    0    |    0    |
|          | write_ln120_write_fu_236 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      idxprom8_fu_308     |    0    |    0    |    0    |
|          |    zext_ln1495_fu_508    |    0    |    0    |    0    |
|          |     zext_ln541_fu_529    |    0    |    0    |    0    |
|          |   zext_ln1494_35_fu_596  |    0    |    0    |    0    |
|          |   zext_ln1494_36_fu_606  |    0    |    0    |    0    |
|          |   zext_ln1494_37_fu_638  |    0    |    0    |    0    |
|          |   zext_ln1494_38_fu_641  |    0    |    0    |    0    |
|          |   zext_ln1494_27_fu_650  |    0    |    0    |    0    |
|          |   zext_ln1494_25_fu_675  |    0    |    0    |    0    |
|          |   zext_ln1494_32_fu_685  |    0    |    0    |    0    |
|          |   zext_ln1494_33_fu_689  |    0    |    0    |    0    |
|          |   zext_ln1494_34_fu_693  |    0    |    0    |    0    |
|          |    zext_ln103_2_fu_696   |    0    |    0    |    0    |
|          |   zext_ln1494_19_fu_722  |    0    |    0    |    0    |
|          |   zext_ln1494_23_fu_732  |    0    |    0    |    0    |
|          |     zext_ln186_fu_768    |    0    |    0    |    0    |
|          |   zext_ln1494_14_fu_772  |    0    |    0    |    0    |
|          |   zext_ln1494_16_fu_776  |    0    |    0    |    0    |
|          |   zext_ln1494_17_fu_779  |    0    |    0    |    0    |
|          |   zext_ln1494_24_fu_794  |    0    |    0    |    0    |
|          |     zext_ln110_fu_806    |    0    |    0    |    0    |
|          |    zext_ln1494_fu_835    |    0    |    0    |    0    |
|          |   zext_ln1494_4_fu_845   |    0    |    0    |    0    |
|          |   zext_ln1494_7_fu_855   |    0    |    0    |    0    |
|          |   zext_ln1494_21_fu_858  |    0    |    0    |    0    |
|          |   zext_ln1494_22_fu_861  |    0    |    0    |    0    |
|   zext   |   zext_ln1494_26_fu_867  |    0    |    0    |    0    |
|          |   zext_ln1494_40_fu_870  |    0    |    0    |    0    |
|          |   zext_ln1494_1_fu_901   |    0    |    0    |    0    |
|          |   zext_ln1494_2_fu_904   |    0    |    0    |    0    |
|          |   zext_ln1494_8_fu_907   |    0    |    0    |    0    |
|          |   zext_ln1494_10_fu_910  |    0    |    0    |    0    |
|          |   zext_ln1494_13_fu_914  |    0    |    0    |    0    |
|          |    zext_ln186_1_fu_917   |    0    |    0    |    0    |
|          |   zext_ln1494_20_fu_920  |    0    |    0    |    0    |
|          |   zext_ln1494_28_fu_923  |    0    |    0    |    0    |
|          |   zext_ln1494_29_fu_926  |    0    |    0    |    0    |
|          |    zext_ln110_3_fu_938   |    0    |    0    |    0    |
|          |   zext_ln1494_3_fu_950   |    0    |    0    |    0    |
|          |   zext_ln1494_11_fu_953  |    0    |    0    |    0    |
|          |   zext_ln1494_12_fu_956  |    0    |    0    |    0    |
|          |   zext_ln1494_18_fu_965  |    0    |    0    |    0    |
|          |   zext_ln1630_3_fu_971   |    0    |    0    |    0    |
|          |    zext_ln110_1_fu_978   |    0    |    0    |    0    |
|          |   zext_ln1494_5_fu_984   |    0    |    0    |    0    |
|          |   zext_ln1494_30_fu_990  |    0    |    0    |    0    |
|          |     zext_ln109_fu_993    |    0    |    0    |    0    |
|          |   zext_ln109_1_fu_1002   |    0    |    0    |    0    |
|          |   zext_ln110_4_fu_1005   |    0    |    0    |    0    |
|          |   zext_ln109_2_fu_1030   |    0    |    0    |    0    |
|          |   zext_ln110_2_fu_1033   |    0    |    0    |    0    |
|          |   zext_ln110_5_fu_1050   |    0    |    0    |    0    |
|          |   zext_ln109_3_fu_1097   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_14_fu_313      |    0    |    0    |    0    |
|          |       tmp_15_fu_373      |    0    |    0    |    0    |
|          |       tmp_16_fu_399      |    0    |    0    |    0    |
|          |       tmp_17_fu_415      |    0    |    0    |    0    |
|          |   i_op_assign_s_fu_542   |    0    |    0    |    0    |
|partselect|   i_op_assign_1_fu_552   |    0    |    0    |    0    |
|          |       lhs_8_fu_562       |    0    |    0    |    0    |
|          |   i_op_assign_3_fu_572   |    0    |    0    |    0    |
|          |        tmp_fu_586        |    0    |    0    |    0    |
|          |     lshr_ln1_fu_1114     |    0    |    0    |    0    |
|          |     lshr_ln2_fu_1124     |    0    |    0    |    0    |
|          |      lshr_ln_fu_1142     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     trunc_ln74_fu_329    |    0    |    0    |    0    |
|   trunc  |     trunc_ln83_fu_389    |    0    |    0    |    0    |
|          |      lhs_V_13_fu_582     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|      ret_V_38_fu_500     |    0    |    0    |    0    |
|          |       tmp_s_fu_631       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln109_fu_803    |    0    |    0    |    0    |
|          |   sext_ln1494_5_fu_864   |    0    |    0    |    0    |
|          |    sext_ln109_1_fu_929   |    0    |    0    |    0    |
|          |   sext_ln1630_3_fu_968   |    0    |    0    |    0    |
|          |    sext_ln1494_fu_981    |    0    |    0    |    0    |
|          |     sext_ln102_fu_987    |    0    |    0    |    0    |
|          |    sext_ln109_2_fu_996   |    0    |    0    |    0    |
|          |    sext_ln109_4_fu_999   |    0    |    0    |    0    |
|          |   sext_ln110_2_fu_1013   |    0    |    0    |    0    |
|          |   sext_ln1494_7_fu_1016  |    0    |    0    |    0    |
|   sext   |   sext_ln109_5_fu_1019   |    0    |    0    |    0    |
|          |   sext_ln109_7_fu_1027   |    0    |    0    |    0    |
|          |    sext_ln110_fu_1036    |    0    |    0    |    0    |
|          |   sext_ln1494_3_fu_1058  |    0    |    0    |    0    |
|          |   sext_ln109_3_fu_1061   |    0    |    0    |    0    |
|          |   sext_ln110_1_fu_1070   |    0    |    0    |    0    |
|          |   sext_ln110_3_fu_1078   |    0    |    0    |    0    |
|          |   sext_ln109_6_fu_1086   |    0    |    0    |    0    |
|          |   sext_ln109_8_fu_1094   |    0    |    0    |    0    |
|          |   sext_ln110_4_fu_1106   |    0    |    0    |    0    |
|          |   sext_ln109_9_fu_1134   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    36   |    0    |   829   |
|----------|--------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|LineBuff|    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   LineBuff_addr_reg_1488   |    8   |
|    add_ln109_10_reg_2007   |   18   |
|    add_ln109_11_reg_2093   |   19   |
|    add_ln109_12_reg_2153   |   21   |
|    add_ln109_13_reg_2048   |   17   |
|    add_ln109_14_reg_2133   |   18   |
|    add_ln109_15_reg_2053   |   16   |
|    add_ln109_16_reg_2138   |   17   |
|    add_ln109_17_reg_2158   |   19   |
|    add_ln109_2_reg_1890    |   19   |
|    add_ln109_3_reg_1895    |   19   |
|    add_ln109_5_reg_2033    |   20   |
|    add_ln109_6_reg_1960    |   18   |
|    add_ln109_7_reg_2038    |   19   |
|    add_ln109_9_reg_2128    |   21   |
|    add_ln110_10_reg_2113   |   19   |
|    add_ln110_11_reg_2143   |   21   |
|    add_ln110_12_reg_2022   |   17   |
|    add_ln110_13_reg_2118   |   19   |
|    add_ln110_14_reg_2078   |   17   |
|    add_ln110_15_reg_2083   |   16   |
|    add_ln110_16_reg_2123   |   17   |
|    add_ln110_17_reg_2148   |   19   |
|    add_ln110_1_reg_1820    |   19   |
|    add_ln110_2_reg_1825    |   17   |
|    add_ln110_4_reg_2012    |   20   |
|    add_ln110_5_reg_2017    |   18   |
|    add_ln110_7_reg_2063    |   19   |
|    add_ln110_8_reg_2108    |   21   |
|    add_ln110_9_reg_2068    |   19   |
|     adr_x_V_5_reg_1494     |    8   |
|     and_ln117_reg_1516     |    1   |
|i_op_assign_14_load_reg_1672|    8   |
|   i_op_assign_14_reg_1377  |    8   |
|i_op_assign_15_load_reg_1631|    8   |
|   i_op_assign_15_reg_1443  |    8   |
|   i_op_assign_18_reg_1383  |    8   |
|i_op_assign_19_load_reg_1540|    8   |
|   i_op_assign_19_reg_1461  |    8   |
|   i_op_assign_1_reg_1559   |    8   |
|i_op_assign_21_load_reg_1546|    8   |
|   i_op_assign_21_reg_1473  |    8   |
| i_op_assign_2_load_reg_1765|    8   |
|   i_op_assign_2_reg_1401   |    8   |
|   i_op_assign_3_reg_1572   |    8   |
| i_op_assign_4_load_reg_1830|    8   |
|   i_op_assign_4_reg_1365   |    8   |
| i_op_assign_7_load_reg_1709|    8   |
|   i_op_assign_7_reg_1419   |    8   |
|  i_op_assign_load_reg_1754 |    8   |
|    i_op_assign_reg_1389    |    8   |
|   i_op_assign_s_reg_1552   |    8   |
|     icmp_ln68_reg_1479     |    1   |
|     icmp_ln82_reg_1499     |    1   |
|     icmp_ln85_reg_1511     |    1   |
|       lhs_1_reg_1425       |    8   |
|       lhs_2_reg_1431       |    8   |
|       lhs_3_reg_1437       |    8   |
|       lhs_6_reg_1662       |    8   |
|       lhs_7_reg_1667       |    8   |
|       lhs_8_reg_1566       |    8   |
|      lhs_V_10_reg_1610     |    8   |
|      lhs_V_13_reg_1579     |    8   |
|      lhs_V_1_reg_1395      |    8   |
|      lhs_V_2_reg_1407      |    8   |
|      lhs_V_3_reg_1413      |    8   |
|      lhs_V_4_reg_1449      |    8   |
|      lhs_V_5_reg_1455      |    8   |
|      lhs_V_6_reg_1467      |    8   |
|      lhs_V_7_reg_1760      |    8   |
|      lhs_V_8_reg_1703      |    8   |
|       lhs_V_reg_1359       |    8   |
|        lhs_reg_1371        |    8   |
|      lshr_ln1_reg_2163     |   13   |
|      lshr_ln2_reg_2168     |   20   |
|      lshr_ln_reg_2173      |   13   |
|   pixel_tmp_1_6_reg_1693   |   16   |
|   pixel_tmp_1_7_reg_1815   |   17   |
|   pixel_tmp_1_8_reg_1955   |   19   |
|   pixel_tmp_1_9_reg_2088   |   20   |
|   pixel_tmp_2_5_reg_1698   |   18   |
|   pixel_tmp_2_6_reg_1900   |   19   |
|   pixel_tmp_2_7_reg_2058   |   20   |
|      ret_V_12_reg_2027     |   18   |
|      ret_V_13_reg_1930     |   19   |
|      ret_V_16_reg_1860     |   17   |
|      ret_V_17_reg_1865     |   16   |
|      ret_V_18_reg_1785     |   18   |
|      ret_V_24_reg_1739     |   18   |
|      ret_V_25_reg_1880     |   17   |
|      ret_V_27_reg_1687     |   17   |
|      ret_V_32_reg_1621     |   16   |
|      ret_V_34_reg_1626     |   17   |
|      ret_V_37_reg_1950     |   15   |
|      ret_V_39_reg_1905     |   16   |
|      ret_V_7_reg_1915      |   18   |
|       ret_V_reg_1530       |   14   |
|     sext_ln102_reg_1981    |   19   |
|    sext_ln109_2_reg_1997   |   20   |
|    sext_ln109_4_reg_2002   |   19   |
|    sext_ln109_7_reg_2098   |   18   |
|     sext_ln109_reg_1744    |   17   |
|    sext_ln110_2_reg_2073   |   19   |
|   sext_ln1494_5_reg_1800   |   19   |
|    sext_ln1494_reg_1970    |   17   |
|   sext_ln1630_3_reg_1940   |   17   |
|      src_addr_reg_1535     |   14   |
|        tmp_reg_1585        |   32   |
|     trunc_ln83_reg_1504    |    7   |
|        x_8_reg_1525        |   32   |
|         x_reg_1352         |   32   |
|        xy_2_reg_1483       |   15   |
|         xy_reg_1338        |   15   |
|        y_8_reg_1520        |   32   |
|         y_reg_1345         |   32   |
|    zext_ln103_2_reg_1657   |   18   |
|    zext_ln109_1_reg_2043   |   19   |
|    zext_ln109_2_reg_2103   |   17   |
|     zext_ln109_reg_1991    |   16   |
|    zext_ln110_1_reg_1965   |   20   |
|     zext_ln110_reg_1749    |   19   |
|   zext_ln1494_10_reg_1850  |   16   |
|   zext_ln1494_11_reg_1920  |   18   |
|   zext_ln1494_12_reg_1925  |   18   |
|   zext_ln1494_13_reg_1855  |   18   |
|   zext_ln1494_14_reg_1719  |   17   |
|   zext_ln1494_16_reg_1724  |   16   |
|   zext_ln1494_17_reg_1729  |   17   |
|   zext_ln1494_18_reg_1935  |   18   |
|   zext_ln1494_19_reg_1677  |   18   |
|   zext_ln1494_1_reg_1835   |   18   |
|   zext_ln1494_20_reg_1875  |   18   |
|   zext_ln1494_21_reg_1790  |   17   |
|   zext_ln1494_22_reg_1795  |   15   |
|   zext_ln1494_23_reg_1682  |   18   |
|   zext_ln1494_24_reg_1734  |   17   |
|   zext_ln1494_25_reg_1637  |   18   |
|   zext_ln1494_26_reg_1805  |   18   |
|   zext_ln1494_27_reg_1616  |   17   |
|   zext_ln1494_29_reg_1885  |   15   |
|   zext_ln1494_2_reg_1840   |   16   |
|   zext_ln1494_30_reg_1986  |   17   |
|   zext_ln1494_32_reg_1642  |   15   |
|   zext_ln1494_33_reg_1647  |   16   |
|   zext_ln1494_34_reg_1652  |   17   |
|   zext_ln1494_35_reg_1590  |   16   |
|   zext_ln1494_36_reg_1595  |   17   |
|   zext_ln1494_37_reg_1600  |   17   |
|   zext_ln1494_38_reg_1605  |   15   |
|   zext_ln1494_3_reg_1910   |   18   |
|   zext_ln1494_40_reg_1810  |   15   |
|   zext_ln1494_4_reg_1775   |   18   |
|   zext_ln1494_5_reg_1976   |   15   |
|   zext_ln1494_7_reg_1780   |   16   |
|   zext_ln1494_8_reg_1845   |   15   |
|    zext_ln1494_reg_1770    |   16   |
|   zext_ln1630_3_reg_1945   |   18   |
|    zext_ln186_1_reg_1870   |   19   |
|     zext_ln186_reg_1714    |   19   |
+----------------------------+--------+
|            Total           |  2401  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_266 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_600    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_610    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_654    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_679    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_726    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_782    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_788    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_797    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_839    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_849    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_873    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_959    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1152    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1159    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1167    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1175    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1182    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1190    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1198    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1204    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1211    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1219    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1227    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1235    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1243    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1243    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1251    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1259    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1259    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_1267    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1275    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1282    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1290    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1298    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1298    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_1306    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1314    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1322    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1330    |  p0  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   808  ||  65.906 ||   460   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   36   |    -   |    0   |   829  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   65   |    -   |   460  |    -   |
|  Register |    -   |    -   |    -   |  2401  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   36   |   65   |  2401  |  1289  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
