// Seed: 603629093
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  always @(posedge 1'h0 or posedge 1) begin
    id_6 <= 1;
  end
  always @(negedge 1) id_5 = 1;
endmodule
