Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Feb 15 07:45:47 2021
| Host         : DESKTOP-5287K91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (79)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (190)
5. checking no_input_delay (13)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (79)
-------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: ClockDiv/tmp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (190)
--------------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.541        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.541        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 3.164ns (57.925%)  route 2.298ns (42.075%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.507    ClockDiv/count_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  ClockDiv/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.631    ClockDiv/count1_carry_i_6_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  ClockDiv/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ClockDiv/count1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  ClockDiv/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    ClockDiv/count1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  ClockDiv/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.409    ClockDiv/count1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 f  ClockDiv/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.474     8.997    ClockDiv/load
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  ClockDiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.121    ClockDiv/count[0]_i_5_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.671 r  ClockDiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.671    ClockDiv/count_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.785 r  ClockDiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    ClockDiv/count_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ClockDiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    ClockDiv/count_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ClockDiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    ClockDiv/count_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ClockDiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    ClockDiv/count_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ClockDiv/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    ClockDiv/count_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  ClockDiv/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    ClockDiv/count_reg[24]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.689 r  ClockDiv/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.689    ClockDiv/count_reg[28]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    ClockDiv/Clk
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[29]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062    15.230    ClockDiv/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 3.143ns (57.763%)  route 2.298ns (42.237%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.507    ClockDiv/count_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  ClockDiv/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.631    ClockDiv/count1_carry_i_6_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  ClockDiv/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ClockDiv/count1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  ClockDiv/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    ClockDiv/count1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  ClockDiv/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.409    ClockDiv/count1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 f  ClockDiv/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.474     8.997    ClockDiv/load
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  ClockDiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.121    ClockDiv/count[0]_i_5_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.671 r  ClockDiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.671    ClockDiv/count_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.785 r  ClockDiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    ClockDiv/count_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ClockDiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    ClockDiv/count_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ClockDiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    ClockDiv/count_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ClockDiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    ClockDiv/count_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ClockDiv/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    ClockDiv/count_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  ClockDiv/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    ClockDiv/count_reg[24]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.668 r  ClockDiv/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.668    ClockDiv/count_reg[28]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    ClockDiv/Clk
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[31]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062    15.230    ClockDiv/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 3.069ns (57.180%)  route 2.298ns (42.820%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.507    ClockDiv/count_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  ClockDiv/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.631    ClockDiv/count1_carry_i_6_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  ClockDiv/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ClockDiv/count1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  ClockDiv/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    ClockDiv/count1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  ClockDiv/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.409    ClockDiv/count1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 f  ClockDiv/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.474     8.997    ClockDiv/load
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  ClockDiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.121    ClockDiv/count[0]_i_5_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.671 r  ClockDiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.671    ClockDiv/count_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.785 r  ClockDiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    ClockDiv/count_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ClockDiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    ClockDiv/count_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ClockDiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    ClockDiv/count_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ClockDiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    ClockDiv/count_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ClockDiv/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    ClockDiv/count_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  ClockDiv/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    ClockDiv/count_reg[24]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.594 r  ClockDiv/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.594    ClockDiv/count_reg[28]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    ClockDiv/Clk
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[30]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062    15.230    ClockDiv/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 3.053ns (57.052%)  route 2.298ns (42.948%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.507    ClockDiv/count_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  ClockDiv/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.631    ClockDiv/count1_carry_i_6_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  ClockDiv/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ClockDiv/count1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  ClockDiv/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    ClockDiv/count1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  ClockDiv/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.409    ClockDiv/count1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 f  ClockDiv/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.474     8.997    ClockDiv/load
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  ClockDiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.121    ClockDiv/count[0]_i_5_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.671 r  ClockDiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.671    ClockDiv/count_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.785 r  ClockDiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    ClockDiv/count_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ClockDiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    ClockDiv/count_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ClockDiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    ClockDiv/count_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ClockDiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    ClockDiv/count_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ClockDiv/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    ClockDiv/count_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  ClockDiv/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    ClockDiv/count_reg[24]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.578 r  ClockDiv/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.578    ClockDiv/count_reg[28]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    ClockDiv/Clk
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[28]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062    15.230    ClockDiv/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 3.050ns (57.028%)  route 2.298ns (42.972%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.507    ClockDiv/count_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  ClockDiv/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.631    ClockDiv/count1_carry_i_6_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  ClockDiv/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ClockDiv/count1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  ClockDiv/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    ClockDiv/count1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  ClockDiv/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.409    ClockDiv/count1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 f  ClockDiv/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.474     8.997    ClockDiv/load
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  ClockDiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.121    ClockDiv/count[0]_i_5_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.671 r  ClockDiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.671    ClockDiv/count_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.785 r  ClockDiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    ClockDiv/count_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ClockDiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    ClockDiv/count_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ClockDiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    ClockDiv/count_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ClockDiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    ClockDiv/count_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ClockDiv/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    ClockDiv/count_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.575 r  ClockDiv/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.575    ClockDiv/count_reg[24]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    ClockDiv/Clk
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[25]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062    15.230    ClockDiv/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 3.029ns (56.859%)  route 2.298ns (43.141%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.507    ClockDiv/count_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  ClockDiv/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.631    ClockDiv/count1_carry_i_6_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  ClockDiv/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ClockDiv/count1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  ClockDiv/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    ClockDiv/count1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  ClockDiv/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.409    ClockDiv/count1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 f  ClockDiv/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.474     8.997    ClockDiv/load
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  ClockDiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.121    ClockDiv/count[0]_i_5_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.671 r  ClockDiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.671    ClockDiv/count_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.785 r  ClockDiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    ClockDiv/count_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ClockDiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    ClockDiv/count_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ClockDiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    ClockDiv/count_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ClockDiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    ClockDiv/count_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ClockDiv/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    ClockDiv/count_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.554 r  ClockDiv/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.554    ClockDiv/count_reg[24]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    ClockDiv/Clk
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[27]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062    15.230    ClockDiv/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 2.955ns (56.251%)  route 2.298ns (43.749%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.507    ClockDiv/count_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  ClockDiv/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.631    ClockDiv/count1_carry_i_6_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  ClockDiv/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ClockDiv/count1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  ClockDiv/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    ClockDiv/count1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  ClockDiv/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.409    ClockDiv/count1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 f  ClockDiv/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.474     8.997    ClockDiv/load
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  ClockDiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.121    ClockDiv/count[0]_i_5_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.671 r  ClockDiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.671    ClockDiv/count_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.785 r  ClockDiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    ClockDiv/count_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ClockDiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    ClockDiv/count_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ClockDiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    ClockDiv/count_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ClockDiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    ClockDiv/count_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ClockDiv/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    ClockDiv/count_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.480 r  ClockDiv/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.480    ClockDiv/count_reg[24]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    ClockDiv/Clk
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[26]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062    15.230    ClockDiv/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 2.939ns (56.117%)  route 2.298ns (43.883%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.507    ClockDiv/count_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  ClockDiv/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.631    ClockDiv/count1_carry_i_6_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  ClockDiv/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ClockDiv/count1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  ClockDiv/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    ClockDiv/count1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  ClockDiv/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.409    ClockDiv/count1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 f  ClockDiv/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.474     8.997    ClockDiv/load
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  ClockDiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.121    ClockDiv/count[0]_i_5_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.671 r  ClockDiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.671    ClockDiv/count_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.785 r  ClockDiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    ClockDiv/count_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ClockDiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    ClockDiv/count_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ClockDiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    ClockDiv/count_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ClockDiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    ClockDiv/count_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ClockDiv/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    ClockDiv/count_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.464 r  ClockDiv/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.464    ClockDiv/count_reg[24]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    ClockDiv/Clk
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[24]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062    15.230    ClockDiv/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 2.936ns (56.092%)  route 2.298ns (43.908%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.507    ClockDiv/count_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  ClockDiv/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.631    ClockDiv/count1_carry_i_6_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  ClockDiv/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ClockDiv/count1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  ClockDiv/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    ClockDiv/count1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  ClockDiv/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.409    ClockDiv/count1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 f  ClockDiv/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.474     8.997    ClockDiv/load
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  ClockDiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.121    ClockDiv/count[0]_i_5_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.671 r  ClockDiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.671    ClockDiv/count_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.785 r  ClockDiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    ClockDiv/count_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ClockDiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    ClockDiv/count_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ClockDiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    ClockDiv/count_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ClockDiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    ClockDiv/count_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.461 r  ClockDiv/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.461    ClockDiv/count_reg[20]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  ClockDiv/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    ClockDiv/Clk
    SLICE_X52Y96         FDCE                                         r  ClockDiv/count_reg[21]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    15.229    ClockDiv/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 2.915ns (55.915%)  route 2.298ns (44.085%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.824     6.507    ClockDiv/count_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  ClockDiv/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.631    ClockDiv/count1_carry_i_6_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  ClockDiv/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ClockDiv/count1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  ClockDiv/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    ClockDiv/count1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  ClockDiv/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.409    ClockDiv/count1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 f  ClockDiv/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.474     8.997    ClockDiv/load
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  ClockDiv/count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.121    ClockDiv/count[0]_i_5_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.671 r  ClockDiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.671    ClockDiv/count_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.785 r  ClockDiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    ClockDiv/count_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ClockDiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    ClockDiv/count_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ClockDiv/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    ClockDiv/count_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ClockDiv/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    ClockDiv/count_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.440 r  ClockDiv/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.440    ClockDiv/count_reg[20]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  ClockDiv/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    ClockDiv/Clk
    SLICE_X52Y96         FDCE                                         r  ClockDiv/count_reg[23]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    15.229    ClockDiv/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  4.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ClockDiv/tmp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    ClockDiv/Clk
    SLICE_X51Y96         FDCE                                         r  ClockDiv/tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ClockDiv/tmp_reg/Q
                         net (fo=2, routed)           0.168     1.794    ClockDiv/tmp
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  ClockDiv/tmp_i_1/O
                         net (fo=1, routed)           0.000     1.839    ClockDiv/tmp_i_1_n_0
    SLICE_X51Y96         FDCE                                         r  ClockDiv/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    ClockDiv/Clk
    SLICE_X51Y96         FDCE                                         r  ClockDiv/tmp_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.091     1.575    ClockDiv/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ClockDiv/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ClockDiv/Clk
    SLICE_X52Y94         FDCE                                         r  ClockDiv/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  ClockDiv/count_reg[15]/Q
                         net (fo=3, routed)           0.172     1.796    ClockDiv/count_reg[15]
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  ClockDiv/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.841    ClockDiv/count[12]_i_2_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  ClockDiv/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    ClockDiv/count_reg[12]_i_1_n_4
    SLICE_X52Y94         FDCE                                         r  ClockDiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ClockDiv/Clk
    SLICE_X52Y94         FDCE                                         r  ClockDiv/count_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    ClockDiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ClockDiv/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ClockDiv/Clk
    SLICE_X52Y95         FDCE                                         r  ClockDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  ClockDiv/count_reg[19]/Q
                         net (fo=3, routed)           0.172     1.796    ClockDiv/count_reg[19]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  ClockDiv/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    ClockDiv/count[16]_i_2_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  ClockDiv/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    ClockDiv/count_reg[16]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  ClockDiv/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ClockDiv/Clk
    SLICE_X52Y95         FDCE                                         r  ClockDiv/count_reg[19]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    ClockDiv/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ClockDiv/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ClockDiv/Clk
    SLICE_X52Y93         FDCE                                         r  ClockDiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  ClockDiv/count_reg[11]/Q
                         net (fo=3, routed)           0.173     1.797    ClockDiv/count_reg[11]
    SLICE_X52Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  ClockDiv/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ClockDiv/count[8]_i_2_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.905 r  ClockDiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    ClockDiv/count_reg[8]_i_1_n_4
    SLICE_X52Y93         FDCE                                         r  ClockDiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ClockDiv/Clk
    SLICE_X52Y93         FDCE                                         r  ClockDiv/count_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    ClockDiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ClockDiv/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ClockDiv/Clk
    SLICE_X52Y96         FDCE                                         r  ClockDiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  ClockDiv/count_reg[23]/Q
                         net (fo=3, routed)           0.173     1.797    ClockDiv/count_reg[23]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  ClockDiv/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ClockDiv/count[20]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.905 r  ClockDiv/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    ClockDiv/count_reg[20]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  ClockDiv/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ClockDiv/Clk
    SLICE_X52Y96         FDCE                                         r  ClockDiv/count_reg[23]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    ClockDiv/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ClockDiv/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    ClockDiv/Clk
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ClockDiv/count_reg[27]/Q
                         net (fo=3, routed)           0.173     1.798    ClockDiv/count_reg[27]
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  ClockDiv/count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.843    ClockDiv/count[24]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  ClockDiv/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    ClockDiv/count_reg[24]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    ClockDiv/Clk
    SLICE_X52Y97         FDCE                                         r  ClockDiv/count_reg[27]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    ClockDiv/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ClockDiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    ClockDiv/Clk
    SLICE_X52Y92         FDCE                                         r  ClockDiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  ClockDiv/count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.796    ClockDiv/count_reg[7]
    SLICE_X52Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  ClockDiv/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.841    ClockDiv/count[4]_i_2_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  ClockDiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    ClockDiv/count_reg[4]_i_1_n_4
    SLICE_X52Y92         FDCE                                         r  ClockDiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    ClockDiv/Clk
    SLICE_X52Y92         FDCE                                         r  ClockDiv/count_reg[7]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.105     1.587    ClockDiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ClockDiv/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    ClockDiv/Clk
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ClockDiv/count_reg[31]/Q
                         net (fo=3, routed)           0.173     1.798    ClockDiv/count_reg[31]
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  ClockDiv/count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.843    ClockDiv/count[28]_i_2_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  ClockDiv/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    ClockDiv/count_reg[28]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    ClockDiv/Clk
    SLICE_X52Y98         FDCE                                         r  ClockDiv/count_reg[31]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105     1.589    ClockDiv/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  ClockDiv/count_reg[3]/Q
                         net (fo=3, routed)           0.173     1.796    ClockDiv/count_reg[3]
    SLICE_X52Y91         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  ClockDiv/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.841    ClockDiv/count[0]_i_3_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  ClockDiv/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    ClockDiv/count_reg[0]_i_1_n_4
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    ClockDiv/Clk
    SLICE_X52Y91         FDCE                                         r  ClockDiv/count_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y91         FDCE (Hold_fdce_C_D)         0.105     1.587    ClockDiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ClockDiv/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ClockDiv/Clk
    SLICE_X52Y94         FDCE                                         r  ClockDiv/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  ClockDiv/count_reg[12]/Q
                         net (fo=3, routed)           0.184     1.808    ClockDiv/count_reg[12]
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.853 r  ClockDiv/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.853    ClockDiv/count[12]_i_5_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.923 r  ClockDiv/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    ClockDiv/count_reg[12]_i_1_n_7
    SLICE_X52Y94         FDCE                                         r  ClockDiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ClockDiv/Clk
    SLICE_X52Y94         FDCE                                         r  ClockDiv/count_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    ClockDiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    ClockDiv/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    ClockDiv/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    ClockDiv/count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    ClockDiv/count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    ClockDiv/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ClockDiv/count_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ClockDiv/count_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ClockDiv/count_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ClockDiv/count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ClockDiv/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ClockDiv/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ClockDiv/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ClockDiv/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ClockDiv/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ClockDiv/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ClockDiv/count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ClockDiv/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ClockDiv/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ClockDiv/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    ClockDiv/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    ClockDiv/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ClockDiv/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ClockDiv/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ClockDiv/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ClockDiv/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ClockDiv/count_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ClockDiv/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    ClockDiv/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    ClockDiv/count_reg[1]/C



