{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759938743317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759938743317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 09 02:52:23 2025 " "Processing started: Thu Oct 09 02:52:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759938743317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1759938743317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT_stream -c FFT_stream --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_stream -c FFT_stream --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1759938743317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1759938743754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1759938743754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beat_led_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file beat_led_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 beat_led_display " "Found entity 1: beat_led_display" {  } { { "beat_led_display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748672 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beat_detector.sv(82) " "Verilog HDL information at beat_detector.sv(82): always construct contains both blocking and non-blocking assignments" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1759938748672 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beat_detector.sv(184) " "Verilog HDL information at beat_detector.sv(184): always construct contains both blocking and non-blocking assignments" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1759938748672 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beat_detector.sv(220) " "Verilog HDL information at beat_detector.sv(220): always construct contains both blocking and non-blocking assignments" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 220 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1759938748672 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beat_detector.sv(280) " "Verilog HDL information at beat_detector.sv(280): always construct contains both blocking and non-blocking assignments" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 280 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1759938748672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beat_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file beat_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 beat_detector " "Found entity 1: beat_detector" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip_r22sdf/twiddle.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/twiddle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Twiddle " "Found entity 1: Twiddle" {  } { { "fft_ip_r22sdf/Twiddle.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Twiddle.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip_r22sdf/sdfunit.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/sdfunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit " "Found entity 1: SdfUnit" {  } { { "fft_ip_r22sdf/SdfUnit.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip_r22sdf/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "fft_ip_r22sdf/Multiply.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip_r22sdf/delaybuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/delaybuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayBuffer " "Found entity 1: DelayBuffer" {  } { { "fft_ip_r22sdf/DelayBuffer.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/DelayBuffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip_r22sdf/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 Butterfly " "Found entity 1: Butterfly" {  } { { "fft_ip_r22sdf/Butterfly.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "window_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file window_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 window_function " "Found entity 1: window_function" {  } { { "window_function.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/window_function.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimate.sv 1 1 " "Found 1 design units, including 1 entities, in source file decimate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimate " "Found entity 1: decimate" {  } { { "decimate.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/decimate.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip_r22sdf/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "fft_ip_r22sdf/FFT.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reg_addr REG_ADDR i2c_master.sv(9) " "Verilog HDL Declaration information at i2c_master.sv(9): object \"reg_addr\" differs only in case from object \"REG_ADDR\" in the same scope" {  } { { "mic/i2c_master.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1759938748694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic/i2c_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file mic/i2c_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "mic/i2c_master.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic/set_audio_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file mic/set_audio_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_audio_encoder " "Found entity 1: set_audio_encoder" {  } { { "mic/set_audio_encoder.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/set_audio_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic/mic_load.sv 1 1 " "Found 1 design units, including 1 entities, in source file mic/mic_load.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mic_load " "Found entity 1: mic_load" {  } { { "mic/mic_load.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/mic_load.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file low_pass_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 low_pass_conv " "Found entity 1: low_pass_conv" {  } { { "low_pass_conv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/low_pass_conv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic/i2c_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mic/i2c_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_pll " "Found entity 1: i2c_pll" {  } { { "mic/i2c_pll.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic/adc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mic/adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll " "Found entity 1: adc_pll" {  } { { "mic/adc_pll.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/adc_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_pitch_detect_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_pitch_detect_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_pitch_detect_tb " "Found entity 1: fft_pitch_detect_tb" {  } { { "fft_pitch_detect_tb.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/seven_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/async_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_find_peak.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_find_peak.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_find_peak " "Found entity 1: fft_find_peak" {  } { { "fft_find_peak.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_find_peak.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_mag_sq.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_mag_sq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_mag_sq " "Found entity 1: fft_mag_sq" {  } { { "fft_mag_sq.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_mag_sq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_input_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_input_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_input_buffer " "Found entity 1: fft_input_buffer" {  } { { "fft_input_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_input_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_output_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_output_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_output_buffer " "Found entity 1: fft_output_buffer" {  } { { "fft_output_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_output_buffer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_pitch_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_pitch_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_pitch_detect " "Found entity 1: fft_pitch_detect" {  } { { "fft_pitch_detect.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snr_calculator.sv(73) " "Verilog HDL information at snr_calculator.sv(73): always construct contains both blocking and non-blocking assignments" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1759938748706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snr_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file snr_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snr_calculator " "Found entity 1: snr_calculator" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log10_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file log10_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 log10_lut " "Found entity 1: log10_lut" {  } { { "log10_lut.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/log10_lut.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snr_calculator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file snr_calculator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snr_calculator_tb " "Found entity 1: snr_calculator_tb" {  } { { "snr_calculator_tb.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk top_level.sv(151) " "Verilog HDL Implicit Net warning at top_level.sv(151): created implicit net for \"clk\"" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_input top_level.sv(154) " "Verilog HDL Implicit Net warning at top_level.sv(154): created implicit net for \"audio_input\"" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_input_ready top_level.sv(156) " "Verilog HDL Implicit Net warning at top_level.sv(156): created implicit net for \"audio_input_ready\"" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "snr_db top_level.sv(157) " "Verilog HDL Implicit Net warning at top_level.sv(157): created implicit net for \"snr_db\"" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signal_rms top_level.sv(158) " "Verilog HDL Implicit Net warning at top_level.sv(158): created implicit net for \"signal_rms\"" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "noise_rms top_level.sv(159) " "Verilog HDL Implicit Net warning at top_level.sv(159): created implicit net for \"noise_rms\"" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_valid top_level.sv(160) " "Verilog HDL Implicit Net warning at top_level.sv(160): created implicit net for \"output_valid\"" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_ready top_level.sv(161) " "Verilog HDL Implicit Net warning at top_level.sv(161): created implicit net for \"output_ready\"" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "snr_value top_level.sv(178) " "Verilog HDL Implicit Net warning at top_level.sv(178): created implicit net for \"snr_value\"" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1759938748799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_pll i2c_pll:i2c_pll_u " "Elaborating entity \"i2c_pll\" for hierarchy \"i2c_pll:i2c_pll_u\"" {  } { { "top_level.sv" "i2c_pll_u" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll i2c_pll:i2c_pll_u\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"i2c_pll:i2c_pll_u\|altpll:altpll_component\"" {  } { { "mic/i2c_pll.v" "altpll_component" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_pll:i2c_pll_u\|altpll:altpll_component " "Elaborated megafunction instantiation \"i2c_pll:i2c_pll_u\|altpll:altpll_component\"" {  } { { "mic/i2c_pll.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_pll:i2c_pll_u\|altpll:altpll_component " "Instantiated megafunction \"i2c_pll:i2c_pll_u\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2500 " "Parameter \"clk0_divide_by\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=i2c_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=i2c_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748821 ""}  } { { "mic/i2c_pll.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1759938748821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/i2c_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/i2c_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_pll_altpll " "Found entity 1: i2c_pll_altpll" {  } { { "db/i2c_pll_altpll.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/i2c_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_pll_altpll i2c_pll:i2c_pll_u\|altpll:altpll_component\|i2c_pll_altpll:auto_generated " "Elaborating entity \"i2c_pll_altpll\" for hierarchy \"i2c_pll:i2c_pll_u\|altpll:altpll_component\|i2c_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_pll adc_pll:adc_pll_u " "Elaborating entity \"adc_pll\" for hierarchy \"adc_pll:adc_pll_u\"" {  } { { "top_level.sv" "adc_pll_u" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll adc_pll:adc_pll_u\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"adc_pll:adc_pll_u\|altpll:altpll_component\"" {  } { { "mic/adc_pll.v" "altpll_component" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/adc_pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_pll:adc_pll_u\|altpll:altpll_component " "Elaborated megafunction instantiation \"adc_pll:adc_pll_u\|altpll:altpll_component\"" {  } { { "mic/adc_pll.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/adc_pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_pll:adc_pll_u\|altpll:altpll_component " "Instantiated megafunction \"adc_pll:adc_pll_u\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1152 " "Parameter \"clk0_multiply_by\" = \"1152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=adc_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=adc_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748862 ""}  } { { "mic/adc_pll.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/adc_pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1759938748862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll_altpll " "Found entity 1: adc_pll_altpll" {  } { { "db/adc_pll_altpll.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/adc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938748894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938748894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_pll_altpll adc_pll:adc_pll_u\|altpll:altpll_component\|adc_pll_altpll:auto_generated " "Elaborating entity \"adc_pll_altpll\" for hierarchy \"adc_pll:adc_pll_u\|altpll:altpll_component\|adc_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_audio_encoder set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc " "Elaborating entity \"set_audio_encoder\" for hierarchy \"set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc\"" {  } { { "top_level.sv" "DE1_SOC_BOARD.set_codec_de1_soc" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done set_audio_encoder.sv(30) " "Verilog HDL or VHDL warning at set_audio_encoder.sv(30): object \"done\" assigned a value but never read" {  } { { "mic/set_audio_encoder.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/set_audio_encoder.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759938748894 "|top_level|set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 set_audio_encoder.sv(37) " "Verilog HDL assignment warning at set_audio_encoder.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "mic/set_audio_encoder.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/set_audio_encoder.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938748894 "|top_level|set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "set_audio_encoder.sv(35) " "Verilog HDL Case Statement information at set_audio_encoder.sv(35): all case item expressions in this case statement are onehot" {  } { { "mic/set_audio_encoder.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/set_audio_encoder.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759938748894 "|top_level|set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc\|i2c_master:u1 " "Elaborating entity \"i2c_master\" for hierarchy \"set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc\|i2c_master:u1\"" {  } { { "mic/set_audio_encoder.sv" "u1" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/set_audio_encoder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_master.sv(28) " "Verilog HDL assignment warning at i2c_master.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "mic/i2c_master.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938748894 "|top_level|set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc|i2c_master:u1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master.sv(62) " "Verilog HDL Case Statement information at i2c_master.sv(62): all case item expressions in this case statement are onehot" {  } { { "mic/i2c_master.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759938748894 "|top_level|set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_master.sv(70) " "Verilog HDL assignment warning at i2c_master.sv(70): truncated value with size 32 to match size of target (3)" {  } { { "mic/i2c_master.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938748894 "|top_level|set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_data i2c_master.sv(15) " "Output port \"read_data\" at i2c_master.sv(15) has no driver" {  } { { "mic/i2c_master.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759938748894 "|top_level|set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_valid i2c_master.sv(16) " "Output port \"read_valid\" at i2c_master.sv(16) has no driver" {  } { { "mic/i2c_master.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759938748894 "|top_level|set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc|i2c_master:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_load mic_load:u_mic_load " "Elaborating entity \"mic_load\" for hierarchy \"mic_load:u_mic_load\"" {  } { { "top_level.sv" "u_mic_load" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 mic_load.sv(97) " "Verilog HDL assignment warning at mic_load.sv(97): truncated value with size 32 to match size of target (17)" {  } { { "mic/mic_load.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/mic_load.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938748894 "|top_level|mic_load:u_mic_load"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_pitch_detect fft_pitch_detect:u_fft_pitch_detect " "Elaborating entity \"fft_pitch_detect\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\"" {  } { { "top_level.sv" "u_fft_pitch_detect" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fft_pitch_detect.sv(119) " "Verilog HDL assignment warning at fft_pitch_detect.sv(119): truncated value with size 32 to match size of target (10)" {  } { { "fft_pitch_detect.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938748901 "|top_level|fft_pitch_detect:u_fft_pitch_detect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimate fft_pitch_detect:u_fft_pitch_detect\|decimate:u_decimate " "Elaborating entity \"decimate\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|decimate:u_decimate\"" {  } { { "fft_pitch_detect.sv" "u_decimate" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 decimate.sv(32) " "Verilog HDL assignment warning at decimate.sv(32): truncated value with size 32 to match size of target (2)" {  } { { "decimate.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/decimate.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938748901 "|top_level|fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low_pass_conv fft_pitch_detect:u_fft_pitch_detect\|decimate:u_decimate\|low_pass_conv:u_decimation_filter " "Elaborating entity \"low_pass_conv\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|decimate:u_decimate\|low_pass_conv:u_decimation_filter\"" {  } { { "decimate.sv" "u_decimation_filter" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/decimate.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748901 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mult_result\[40\] 0 low_pass_conv.sv(34) " "Net \"mult_result\[40\]\" at low_pass_conv.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "low_pass_conv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/low_pass_conv.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759938748901 "|top_level|fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate|low_pass_conv:u_decimation_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "window_function fft_pitch_detect:u_fft_pitch_detect\|window_function:u_window_function " "Elaborating entity \"window_function\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|window_function:u_window_function\"" {  } { { "fft_pitch_detect.sv" "u_window_function" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_input_buffer fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer " "Elaborating entity \"fft_input_buffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\"" {  } { { "fft_pitch_detect.sv" "u_fft_input_buffer" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fft_input_buffer.sv(36) " "Verilog HDL assignment warning at fft_input_buffer.sv(36): truncated value with size 32 to match size of target (11)" {  } { { "fft_input_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_input_buffer.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938748909 "|top_level|fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fft_input_buffer.sv(39) " "Verilog HDL assignment warning at fft_input_buffer.sv(39): truncated value with size 32 to match size of target (11)" {  } { { "fft_input_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_input_buffer.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938748909 "|top_level|fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo " "Elaborating entity \"async_fifo\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\"" {  } { { "fft_input_buffer.sv" "u_fifo" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_input_buffer.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938748909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "async_fifo.v" "dcfifo_component" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/async_fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "async_fifo.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/async_fifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749068 ""}  } { { "async_fifo.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/async_fifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1759938749068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dbq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dbq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dbq1 " "Found entity 1: dcfifo_dbq1" {  } { { "db/dcfifo_dbq1.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938749100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938749100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dbq1 fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated " "Elaborating entity \"dcfifo_dbq1\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938749131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938749131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_dbq1.tdf" "rdptr_g1p" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938749162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938749162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_dbq1.tdf" "wrptr_g1p" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1b1 " "Found entity 1: altsyncram_f1b1" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/altsyncram_f1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938749190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938749190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f1b1 fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|altsyncram_f1b1:fifo_ram " "Elaborating entity \"altsyncram_f1b1\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|altsyncram_f1b1:fifo_ram\"" {  } { { "db/dcfifo_dbq1.tdf" "fifo_ram" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938749190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938749190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_dbq1.tdf" "rs_dgwp" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938749190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938749190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938749205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938749205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_dbq1.tdf" "ws_dgrp" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938749205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938749205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe15" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/cmpr_a06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759938749237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759938749237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_dbq1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_dbq1.tdf" "rdempty_eq_comp" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip " "Elaborating entity \"FFT\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\"" {  } { { "fft_pitch_detect.sv" "u_fft_ip" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1 " "Elaborating entity \"SdfUnit\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\"" {  } { { "fft_ip_r22sdf/FFT.v" "SU1" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 10 to match size of target (8)" {  } { { "fft_ip_r22sdf/SdfUnit.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749237 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|Butterfly:BF1 " "Elaborating entity \"Butterfly\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|Butterfly:BF1\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "BF1" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(27) " "Verilog HDL assignment warning at Butterfly.v(27): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Butterfly.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749253 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(28) " "Verilog HDL assignment warning at Butterfly.v(28): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Butterfly.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749253 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(29) " "Verilog HDL assignment warning at Butterfly.v(29): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Butterfly.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749253 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(30) " "Verilog HDL assignment warning at Butterfly.v(30): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Butterfly.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749253 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB1\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "DB1" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|Butterfly:BF2 " "Elaborating entity \"Butterfly\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|Butterfly:BF2\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "BF2" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(27) " "Verilog HDL assignment warning at Butterfly.v(27): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Butterfly.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749285 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(28) " "Verilog HDL assignment warning at Butterfly.v(28): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Butterfly.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749285 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(29) " "Verilog HDL assignment warning at Butterfly.v(29): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Butterfly.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749285 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(30) " "Verilog HDL assignment warning at Butterfly.v(30): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Butterfly.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749285 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB2\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "DB2" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Twiddle fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|Twiddle:TW " "Elaborating entity \"Twiddle\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|Twiddle:TW\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "TW" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiply fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU " "Elaborating entity \"Multiply\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "MU" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(25) " "Verilog HDL assignment warning at Multiply.v(25): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Multiply.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Multiply.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749317 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(26) " "Verilog HDL assignment warning at Multiply.v(26): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Multiply.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Multiply.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749317 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(27) " "Verilog HDL assignment warning at Multiply.v(27): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Multiply.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Multiply.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749317 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(28) " "Verilog HDL assignment warning at Multiply.v(28): truncated value with size 32 to match size of target (16)" {  } { { "fft_ip_r22sdf/Multiply.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Multiply.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749317 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU2 " "Elaborating entity \"SdfUnit\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU2\"" {  } { { "fft_ip_r22sdf/FFT.v" "SU2" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 10 to match size of target (8)" {  } { { "fft_ip_r22sdf/SdfUnit.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749317 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB1\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "DB1" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB2\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "DB2" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU3 " "Elaborating entity \"SdfUnit\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU3\"" {  } { { "fft_ip_r22sdf/FFT.v" "SU3" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 10 to match size of target (8)" {  } { { "fft_ip_r22sdf/SdfUnit.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749361 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB1\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "DB1" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB2\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "DB2" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU4 " "Elaborating entity \"SdfUnit\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU4\"" {  } { { "fft_ip_r22sdf/FFT.v" "SU4" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 10 to match size of target (8)" {  } { { "fft_ip_r22sdf/SdfUnit.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749380 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB1\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "DB1" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB2\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "DB2" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU5 " "Elaborating entity \"SdfUnit\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU5\"" {  } { { "fft_ip_r22sdf/FFT.v" "SU5" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 10 to match size of target (8)" {  } { { "fft_ip_r22sdf/SdfUnit.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749412 "|top_level|fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU5\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU5\|DelayBuffer:DB1\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "DB1" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU5\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|FFT:u_fft_ip\|SdfUnit:SU5\|DelayBuffer:DB2\"" {  } { { "fft_ip_r22sdf/SdfUnit.v" "DB2" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_mag_sq fft_pitch_detect:u_fft_pitch_detect\|fft_mag_sq:u_fft_mag_sq " "Elaborating entity \"fft_mag_sq\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_mag_sq:u_fft_mag_sq\"" {  } { { "fft_pitch_detect.sv" "u_fft_mag_sq" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_find_peak fft_pitch_detect:u_fft_pitch_detect\|fft_find_peak:u_fft_find_peak " "Elaborating entity \"fft_find_peak\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_find_peak:u_fft_find_peak\"" {  } { { "fft_pitch_detect.sv" "u_fft_find_peak" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fft_find_peak.sv(65) " "Verilog HDL assignment warning at fft_find_peak.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "fft_find_peak.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_find_peak.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749437 "|top_level|fft_pitch_detect:u_fft_pitch_detect|fft_find_peak:u_fft_find_peak"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_output_buffer fft_pitch_detect:u_fft_pitch_detect\|fft_output_buffer:u_fft_output_buffer " "Elaborating entity \"fft_output_buffer\" for hierarchy \"fft_pitch_detect:u_fft_pitch_detect\|fft_output_buffer:u_fft_output_buffer\"" {  } { { "fft_pitch_detect.sv" "u_fft_output_buffer" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fft_output_buffer.sv(35) " "Verilog HDL assignment warning at fft_output_buffer.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "fft_output_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_output_buffer.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749437 "|top_level|fft_pitch_detect:u_fft_pitch_detect|fft_output_buffer:u_fft_output_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fft_output_buffer.sv(50) " "Verilog HDL assignment warning at fft_output_buffer.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "fft_output_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_output_buffer.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749437 "|top_level|fft_pitch_detect:u_fft_pitch_detect|fft_output_buffer:u_fft_output_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "45 33 fft_output_buffer.sv(52) " "Verilog HDL assignment warning at fft_output_buffer.sv(52): truncated value with size 45 to match size of target (33)" {  } { { "fft_output_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_output_buffer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749437 "|top_level|fft_pitch_detect:u_fft_pitch_detect|fft_output_buffer:u_fft_output_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beat_detector beat_detector:u_beat_detector " "Elaborating entity \"beat_detector\" for hierarchy \"beat_detector:u_beat_detector\"" {  } { { "top_level.sv" "u_beat_detector" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 beat_detector.sv(52) " "Verilog HDL assignment warning at beat_detector.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 beat_detector.sv(170) " "Verilog HDL assignment warning at beat_detector.sv(170): truncated value with size 32 to match size of target (4)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 beat_detector.sv(203) " "Verilog HDL assignment warning at beat_detector.sv(203): truncated value with size 36 to match size of target (32)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 beat_detector.sv(204) " "Verilog HDL assignment warning at beat_detector.sv(204): truncated value with size 36 to match size of target (32)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 beat_detector.sv(205) " "Verilog HDL assignment warning at beat_detector.sv(205): truncated value with size 36 to match size of target (32)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 beat_detector.sv(231) " "Verilog HDL assignment warning at beat_detector.sv(231): truncated value with size 32 to match size of target (4)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 beat_detector.sv(232) " "Verilog HDL assignment warning at beat_detector.sv(232): truncated value with size 32 to match size of target (4)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 beat_detector.sv(233) " "Verilog HDL assignment warning at beat_detector.sv(233): truncated value with size 32 to match size of target (4)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 beat_detector.sv(255) " "Verilog HDL assignment warning at beat_detector.sv(255): truncated value with size 32 to match size of target (4)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 beat_detector.sv(256) " "Verilog HDL assignment warning at beat_detector.sv(256): truncated value with size 32 to match size of target (4)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 beat_detector.sv(257) " "Verilog HDL assignment warning at beat_detector.sv(257): truncated value with size 32 to match size of target (4)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 beat_detector.sv(293) " "Verilog HDL assignment warning at beat_detector.sv(293): truncated value with size 32 to match size of target (16)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 beat_detector.sv(307) " "Verilog HDL assignment warning at beat_detector.sv(307): truncated value with size 32 to match size of target (2)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 beat_detector.sv(317) " "Verilog HDL assignment warning at beat_detector.sv(317): truncated value with size 20 to match size of target (8)" {  } { { "beat_detector.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749452 "|top_level|beat_detector:u_beat_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snr_calculator snr_calculator:u_snr " "Elaborating entity \"snr_calculator\" for hierarchy \"snr_calculator:u_snr\"" {  } { { "top_level.sv" "u_snr" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 snr_calculator.sv(86) " "Verilog HDL assignment warning at snr_calculator.sv(86): truncated value with size 32 to match size of target (16)" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749452 "|top_level|snr_calculator:u_snr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 snr_calculator.sv(97) " "Verilog HDL assignment warning at snr_calculator.sv(97): truncated value with size 32 to match size of target (16)" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749452 "|top_level|snr_calculator:u_snr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 snr_calculator.sv(110) " "Verilog HDL assignment warning at snr_calculator.sv(110): truncated value with size 32 to match size of target (16)" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749452 "|top_level|snr_calculator:u_snr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 snr_calculator.sv(111) " "Verilog HDL assignment warning at snr_calculator.sv(111): truncated value with size 32 to match size of target (16)" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749452 "|top_level|snr_calculator:u_snr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 snr_calculator.sv(127) " "Verilog HDL assignment warning at snr_calculator.sv(127): truncated value with size 32 to match size of target (8)" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749452 "|top_level|snr_calculator:u_snr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_valid snr_calculator.sv(73) " "Verilog HDL Always Construct warning at snr_calculator.sv(73): inferring latch(es) for variable \"output_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1759938749452 "|top_level|snr_calculator:u_snr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "audio_input_ready snr_calculator.sv(73) " "Verilog HDL Always Construct warning at snr_calculator.sv(73): inferring latch(es) for variable \"audio_input_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1759938749452 "|top_level|snr_calculator:u_snr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_input_ready snr_calculator.sv(73) " "Inferred latch for \"audio_input_ready\" at snr_calculator.sv(73)" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1759938749452 "|top_level|snr_calculator:u_snr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_valid snr_calculator.sv(73) " "Inferred latch for \"output_valid\" at snr_calculator.sv(73)" {  } { { "snr_calculator.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1759938749452 "|top_level|snr_calculator:u_snr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beat_led_display beat_led_display:u_beat_led_display " "Elaborating entity \"beat_led_display\" for hierarchy \"beat_led_display:u_beat_led_display\"" {  } { { "top_level.sv" "u_beat_led_display" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749460 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "beat_led_display.sv(14) " "Verilog HDL error at beat_led_display.sv(14): constant value overflow" {  } { { "beat_led_display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv" 14 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1759938749460 "|top_level|beat_led_display:u_beat_led_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 beat_led_display.sv(31) " "Verilog HDL assignment warning at beat_led_display.sv(31): truncated value with size 32 to match size of target (21)" {  } { { "beat_led_display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749460 "|top_level|beat_led_display:u_beat_led_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 beat_led_display.sv(34) " "Verilog HDL assignment warning at beat_led_display.sv(34): truncated value with size 32 to match size of target (21)" {  } { { "beat_led_display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749460 "|top_level|beat_led_display:u_beat_led_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 beat_led_display.sv(47) " "Verilog HDL assignment warning at beat_led_display.sv(47): truncated value with size 32 to match size of target (21)" {  } { { "beat_led_display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749460 "|top_level|beat_led_display:u_beat_led_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 beat_led_display.sv(50) " "Verilog HDL assignment warning at beat_led_display.sv(50): truncated value with size 32 to match size of target (21)" {  } { { "beat_led_display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749460 "|top_level|beat_led_display:u_beat_led_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 beat_led_display.sv(63) " "Verilog HDL assignment warning at beat_led_display.sv(63): truncated value with size 32 to match size of target (21)" {  } { { "beat_led_display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749460 "|top_level|beat_led_display:u_beat_led_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 beat_led_display.sv(66) " "Verilog HDL assignment warning at beat_led_display.sv(66): truncated value with size 32 to match size of target (21)" {  } { { "beat_led_display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749460 "|top_level|beat_led_display:u_beat_led_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 beat_led_display.sv(87) " "Verilog HDL assignment warning at beat_led_display.sv(87): truncated value with size 32 to match size of target (3)" {  } { { "beat_led_display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759938749460 "|top_level|beat_led_display:u_beat_led_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u_display " "Elaborating entity \"display\" for hierarchy \"display:u_display\"" {  } { { "top_level.sv" "u_display" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(34) " "Verilog HDL assignment warning at display.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749460 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display.sv(42) " "Verilog HDL Case Statement warning at display.sv(42): incomplete case statement has no default case item" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1759938749460 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(84) " "Verilog HDL assignment warning at display.sv(84): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749460 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(85) " "Verilog HDL assignment warning at display.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749460 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(86) " "Verilog HDL assignment warning at display.sv(86): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749460 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(87) " "Verilog HDL assignment warning at display.sv(87): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749460 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(88) " "Verilog HDL assignment warning at display.sv(88): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749460 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(89) " "Verilog HDL assignment warning at display.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759938749460 "|top_level|display:u_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg display:u_display\|seven_seg:u_digit0 " "Elaborating entity \"seven_seg\" for hierarchy \"display:u_display\|seven_seg:u_digit0\"" {  } { { "display.sv" "u_digit0" { Text "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759938749460 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1759938751043 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/output_files/FFT_stream.map.smsg " "Generated suppressed messages file C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/output_files/FFT_stream.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1759938751107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759938751154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 09 02:52:31 2025 " "Processing ended: Thu Oct 09 02:52:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759938751154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759938751154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759938751154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1759938751154 ""}
