// VerilogA for Lib, my_DAC_10bit, veriloga

`include "constants.vams"
`include "disciplines.vams"
`define BITS 10
module my_DAC_10bit(data,out);
	input [`BITS-1:0] data;
	output out;
	
	electrical [`BITS-1:0] data;
	electrical out;

	parameter real vth = 2.5;
	parameter real tpd = 0.0;
	parameter real tf = 1n;
	parameter real tr = 1n;
	parameter real Vref = 1.0;

	real Dvalue;
	real weight;

	genvar j;

	analog begin
		Dvalue = 0.0;
		weight = 0.5;
		for(j = `BITS-1 ; j>= 0; j = j-1) begin
			Dvalue = Dvalue + (V(data[j]) > vth ? weight: 0.0);
			weight = weight/2.0;
		end

		V(out) <+ transition(Vref*Dvalue,tpd,tr,tf);
	end
endmodule
