

================================================================
== Vitis HLS Report for 'mvm_sa_Pipeline_load_A_loop'
================================================================
* Date:           Wed Jul  6 15:16:20 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mvm_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_A_loop  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loc = alloca i32 1"   --->   Operation 7 'alloca' 'loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %A_stream_V_last_V, i4 %A_stream_V_strb_V, i4 %A_stream_V_keep_V, i32 %A_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %loc"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.83>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%loc_1 = load i5 %loc" [mvm_sa.cpp:19]   --->   Operation 13 'load' 'loc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln19 = icmp_eq  i5 %loc_1, i5 16" [mvm_sa.cpp:19]   --->   Operation 14 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%loc_2 = add i5 %loc_1, i5 1" [mvm_sa.cpp:19]   --->   Operation 16 'add' 'loc_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split13, void %.loopexit.loopexit2.exitStub" [mvm_sa.cpp:19]   --->   Operation 17 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [mvm_sa.cpp:21]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [mvm_sa.cpp:22]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [mvm_sa.cpp:19]   --->   Operation 20 'specpipeline' 'specpipeline_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [mvm_sa.cpp:19]   --->   Operation 21 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp_eq  i32 %j_load, i32 4" [mvm_sa.cpp:21]   --->   Operation 22 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%add_ln22 = add i32 %i_load, i32 1" [mvm_sa.cpp:22]   --->   Operation 23 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.69ns)   --->   "%j_1 = select i1 %icmp_ln21, i32 0, i32 %j_load" [mvm_sa.cpp:21]   --->   Operation 24 'select' 'j_1' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.69ns)   --->   "%i_2 = select i1 %icmp_ln21, i32 %add_ln22, i32 %i_load" [mvm_sa.cpp:21]   --->   Operation 25 'select' 'i_2' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_12 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %A_stream_V_data_V, i4 %A_stream_V_keep_V, i4 %A_stream_V_strb_V, i1 %A_stream_V_last_V"   --->   Operation 26 'read' 'empty_12' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = extractvalue i41 %empty_12"   --->   Operation 27 'extractvalue' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %j_1" [mvm_sa.cpp:27]   --->   Operation 28 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i32 %i_2" [mvm_sa.cpp:27]   --->   Operation 29 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln27 = icmp_eq  i2 %trunc_ln27_1, i2 0" [mvm_sa.cpp:27]   --->   Operation 30 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln19)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %arrayidx32.exit, void %arrayidx32.case.0" [mvm_sa.cpp:27]   --->   Operation 31 'br' 'br_ln27' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.30ns)   --->   "%switch_ln27 = switch i2 %trunc_ln27, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14" [mvm_sa.cpp:27]   --->   Operation 32 'switch' 'switch_ln27' <Predicate = (!icmp_ln19 & icmp_ln27)> <Delay = 1.30>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln27 = store i32 %tmp, i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_22" [mvm_sa.cpp:27]   --->   Operation 33 'store' 'store_ln27' <Predicate = (!icmp_ln19 & icmp_ln27 & trunc_ln27 == 2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx32.case.049" [mvm_sa.cpp:27]   --->   Operation 34 'br' 'br_ln27' <Predicate = (!icmp_ln19 & icmp_ln27 & trunc_ln27 == 2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln27 = store i32 %tmp, i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_11" [mvm_sa.cpp:27]   --->   Operation 35 'store' 'store_ln27' <Predicate = (!icmp_ln19 & icmp_ln27 & trunc_ln27 == 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx32.case.049" [mvm_sa.cpp:27]   --->   Operation 36 'br' 'br_ln27' <Predicate = (!icmp_ln19 & icmp_ln27 & trunc_ln27 == 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln27 = store i32 %tmp, i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_0" [mvm_sa.cpp:27]   --->   Operation 37 'store' 'store_ln27' <Predicate = (!icmp_ln19 & icmp_ln27 & trunc_ln27 == 0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx32.case.049" [mvm_sa.cpp:27]   --->   Operation 38 'br' 'br_ln27' <Predicate = (!icmp_ln19 & icmp_ln27 & trunc_ln27 == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln27 = store i32 %tmp, i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_33" [mvm_sa.cpp:27]   --->   Operation 39 'store' 'store_ln27' <Predicate = (!icmp_ln19 & icmp_ln27 & trunc_ln27 == 3)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx32.case.049" [mvm_sa.cpp:27]   --->   Operation 40 'br' 'br_ln27' <Predicate = (!icmp_ln19 & icmp_ln27 & trunc_ln27 == 3)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx32.exit" [mvm_sa.cpp:27]   --->   Operation 41 'br' 'br_ln27' <Predicate = (!icmp_ln19 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln19 = store i5 %loc_2, i5 %loc" [mvm_sa.cpp:19]   --->   Operation 42 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %i_2, i32 %i" [mvm_sa.cpp:21]   --->   Operation 43 'store' 'store_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%j_2 = add i32 %j_1, i32 1" [mvm_sa.cpp:19]   --->   Operation 44 'add' 'j_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln19 = store i32 %j_2, i32 %j" [mvm_sa.cpp:19]   --->   Operation 45 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('loc') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'loc' [13]  (1.59 ns)

 <State 2>: 4.84ns
The critical path consists of the following:
	'load' operation ('i_load', mvm_sa.cpp:22) on local variable 'i' [25]  (0 ns)
	'add' operation ('add_ln22', mvm_sa.cpp:22) [29]  (2.55 ns)
	'select' operation ('i', mvm_sa.cpp:21) [31]  (0.698 ns)
	'store' operation ('store_ln21', mvm_sa.cpp:21) of variable 'i', mvm_sa.cpp:21 on local variable 'i' [57]  (1.59 ns)

 <State 3>: 4.14ns
The critical path consists of the following:
	'add' operation ('j', mvm_sa.cpp:19) [55]  (2.55 ns)
	'store' operation ('store_ln19', mvm_sa.cpp:19) of variable 'j', mvm_sa.cpp:19 on local variable 'j' [58]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
