
*** Running vivado
    with args -log convLayerSingle.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source convLayerSingle.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source convLayerSingle.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 455.547 ; gain = 159.973
Command: read_checkpoint -auto_incremental -incremental {C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/utils_1/imports/synth_1/ReLU.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/utils_1/imports/synth_1/ReLU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top convLayerSingle -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1274.957 ; gain = 409.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'convLayerSingle' [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/convLayerSingle.v:3]
INFO: [Synth 8-6157] synthesizing module 'convUnit' [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/convUnit.v:3]
	Parameter D bound to: 1 - type: integer 
	Parameter F bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'processingElement' [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/processingElement.v:3]
INFO: [Synth 8-6157] synthesizing module 'floatMult' [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/floatMult.v:3]
INFO: [Synth 8-6155] done synthesizing module 'floatMult' (0#1) [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/floatMult.v:3]
INFO: [Synth 8-6157] synthesizing module 'floatAdd' [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/floatAdd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'floatAdd' (0#1) [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/floatAdd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'processingElement' (0#1) [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/processingElement.v:3]
INFO: [Synth 8-6155] done synthesizing module 'convUnit' (0#1) [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/convUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'RFselector' [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/RFselector.v:6]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter D bound to: 1 - type: integer 
	Parameter H bound to: 32 - type: integer 
	Parameter W bound to: 32 - type: integer 
	Parameter F bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RFselector' (0#1) [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/RFselector.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convLayerSingle' (0#1) [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/convLayerSingle.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1699.828 ; gain = 833.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1699.828 ; gain = 833.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1699.828 ; gain = 833.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/constrs_1/new/file_1.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'module' is not supported in the xdc constraint file. [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/constrs_1/new/file_1.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'input' is not supported in the xdc constraint file. [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/constrs_1/new/file_1.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'output' is not supported in the xdc constraint file. [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/constrs_1/new/file_1.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command ')' is not supported in the xdc constraint file. [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/constrs_1/new/file_1.xdc:4]
Finished Parsing XDC File [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/constrs_1/new/file_1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 2204.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/utils_1/imports/synth_1/ReLU.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'column_reg' in module 'convLayerSingle'
WARNING: [Synth 8-327] inferring latch for variable 'outputConv_reg' [C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.srcs/sources_1/new/convLayerSingle.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                           000000
                  iSTATE |                                1 |                           001110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'column_reg' using encoding 'sequential' in module 'convLayerSingle'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:05 ; elapsed = 00:02:57 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 28    
	   2 Input   12 Bit       Adders := 14    
	   2 Input   11 Bit       Adders := 14    
	   3 Input    8 Bit       Adders := 28    
	   3 Input    6 Bit       Adders := 154   
	   2 Input    6 Bit       Adders := 154   
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 42    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input 5600 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 84    
	   2 Input   11 Bit        Muxes := 98    
	   2 Input   10 Bit        Muxes := 42    
	   2 Input    6 Bit        Muxes := 42    
	   2 Input    1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP exponent1, operation Mode is: A*B.
DSP Report: operator exponent1 is absorbed into DSP exponent1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:11 ; elapsed = 00:06:54 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:20 ; elapsed = 00:07:07 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:22 ; elapsed = 00:07:10 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:31 ; elapsed = 00:07:26 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:45 ; elapsed = 00:07:46 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:46 ; elapsed = 00:07:47 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:50 ; elapsed = 00:07:53 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:51 ; elapsed = 00:07:55 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:54 ; elapsed = 00:08:00 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:55 ; elapsed = 00:08:00 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatMult   | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     8|
|2     |CARRY4  |   339|
|3     |DSP48E1 |    14|
|4     |LUT1    |   159|
|5     |LUT2    |  3884|
|6     |LUT3    |  9230|
|7     |LUT4    |  2578|
|8     |LUT5    |  4195|
|9     |LUT6    | 87465|
|10    |MUXF7   | 33262|
|11    |MUXF8   |   448|
|12    |FDCE    |  1168|
|13    |FDPE    |     1|
|14    |LD      | 12544|
|15    |IBUF    | 16786|
|16    |OBUF    | 12544|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:55 ; elapsed = 00:08:01 . Memory (MB): peak = 2204.340 ; gain = 1338.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:30 ; elapsed = 00:07:37 . Memory (MB): peak = 2204.340 ; gain = 833.953
Synthesis Optimization Complete : Time (s): cpu = 00:04:55 ; elapsed = 00:08:02 . Memory (MB): peak = 2204.340 ; gain = 1338.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2204.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12544 instances were transformed.
  LD => LDCE: 12544 instances

Synth Design complete | Checksum: 17c0b936
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:22 ; elapsed = 00:08:41 . Memory (MB): peak = 2204.340 ; gain = 1723.926
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaust/OneDrive/Documents/DESIGN LAB/verilog/verilog.runs/synth_1/convLayerSingle.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2204.340 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file convLayerSingle_utilization_synth.rpt -pb convLayerSingle_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 09:28:14 2024...
