#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct  4 01:47:07 2019
# Process ID: 7468
# Current directory: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7988 C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 1\Assignment_1.xpr
# Log file: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/vivado.log
# Journal file: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 614.984 ; gain = 76.395
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Factorial_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Factorial_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.srcs/sources_1/new/CMP_ERROR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_ERROR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.srcs/sources_1/new/CMP_GT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.srcs/sources_1/new/CNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.srcs/sources_1/new/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.srcs/sources_1/new/Factorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f7df011542a24b1a9422b89c017ab7f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Factorial_tb_behav xil_defaultlib.Factorial_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CMP_ERROR
Compiling module xil_defaultlib.CMP_GT
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.Factorial_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Factorial_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sidarth -notrace
couldn't read file "C:/Users/Sidarth": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  4 01:48:29 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 631.051 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 1/Assignment_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Factorial_tb_behav -key {Behavioral:sim_1:Functional:Factorial_tb} -tclbatch {Factorial_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Factorial_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Input: 14, Calc_prod:  1278945280, prod:          0. Testbench error!
Input: 13, Calc_prod:  1932053504, prod:          0. Testbench error!
Input: 12, Calc_prod:   479001600, prod:  479001600. Testbench successful!
Input: 11, Calc_prod:    39916800, prod:   39916800. Testbench successful!
Input: 10, Calc_prod:     3628800, prod:    3628800. Testbench successful!
Input:  9, Calc_prod:      362880, prod:     362880. Testbench successful!
Input:  8, Calc_prod:       40320, prod:      40320. Testbench successful!
Input:  7, Calc_prod:        5040, prod:       5040. Testbench successful!
Input:  6, Calc_prod:         720, prod:        720. Testbench successful!
Input:  5, Calc_prod:         120, prod:        120. Testbench successful!
Input:  4, Calc_prod:          24, prod:         24. Testbench successful!
Input:  3, Calc_prod:           6, prod:          6. Testbench successful!
Input:  2, Calc_prod:           2, prod:          2. Testbench successful!
Input:  1, Calc_prod:           1, prod:          1. Testbench successful!
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 664.109 ; gain = 28.793
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Factorial_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 664.109 ; gain = 33.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 01:48:50 2019...
