

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS'
================================================================
* Date:           Thu Sep 12 16:27:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.810 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6  |       32|       32|         2|          1|          1|    32|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       87|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1050_fu_80_p2               |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1050_fu_74_p2              |      icmp|   0|  0|  14|           6|           7|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          15|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten10_load    |   9|          2|    6|         12|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_0_blk_n    |   9|          2|    1|          2|
    |indvar_flatten10_fu_48                    |   9|          2|    6|         12|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  54|         12|   16|         32|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvar_flatten10_fu_48   |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_0_dout            |   in|  128|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_num_data_valid  |   in|    2|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_fifo_cap        |   in|    2|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_empty_n         |   in|    1|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_read            |  out|    1|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_din               |  out|  128|     ap_fifo|                    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_num_data_valid    |   in|    2|     ap_fifo|                    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_fifo_cap          |   in|    2|     ap_fifo|                    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_full_n            |   in|    1|     ap_fifo|                    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_write             |  out|    1|     ap_fifo|                    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
+---------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten10"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i6 %indvar_flatten10" [src/kernel_kernel.cpp:1050]   --->   Operation 12 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln1050 = icmp_eq  i6 %indvar_flatten10_load, i6 32" [src/kernel_kernel.cpp:1050]   --->   Operation 13 'icmp' 'icmp_ln1050' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln1050 = add i6 %indvar_flatten10_load, i6 1" [src/kernel_kernel.cpp:1050]   --->   Operation 14 'add' 'add_ln1050' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1050 = br i1 %icmp_ln1050, void %for.inc26, void %for.inc56.loopexit50.exitStub" [src/kernel_kernel.cpp:1050]   --->   Operation 15 'br' 'br_ln1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln1054 = store i6 %add_ln1050, i6 %indvar_flatten10" [src/kernel_kernel.cpp:1054]   --->   Operation 16 'store' 'store_ln1054' <Predicate = (!icmp_ln1050)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln1050)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_105"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1052_5_VITIS_LOOP_1054_6_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln1055 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/kernel_kernel.cpp:1055]   --->   Operation 20 'specpipeline' 'specpipeline_ln1055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln1054 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/kernel_kernel.cpp:1054]   --->   Operation 21 'specloopname' 'specloopname_ln1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.40ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_0_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0" [src/kernel_kernel.cpp:1059]   --->   Operation 22 'read' 'fifo_C_drain_C_drain_IO_L1_out_0_0_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (1.40ns)   --->   "%write_ln1061 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_read" [src/kernel_kernel.cpp:1061]   --->   Operation 23 'write' 'write_ln1061' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %for.inc" [src/kernel_kernel.cpp:1054]   --->   Operation 24 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten10                        (alloca           ) [ 010]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specinterface_ln0                       (specinterface    ) [ 000]
specinterface_ln0                       (specinterface    ) [ 000]
store_ln0                               (store            ) [ 000]
br_ln0                                  (br               ) [ 000]
indvar_flatten10_load                   (load             ) [ 000]
icmp_ln1050                             (icmp             ) [ 010]
add_ln1050                              (add              ) [ 000]
br_ln1050                               (br               ) [ 000]
store_ln1054                            (store            ) [ 000]
specloopname_ln0                        (specloopname     ) [ 000]
speclooptripcount_ln0                   (speclooptripcount) [ 000]
specloopname_ln0                        (specloopname     ) [ 000]
specpipeline_ln1055                     (specpipeline     ) [ 000]
specloopname_ln1054                     (specloopname     ) [ 000]
fifo_C_drain_C_drain_IO_L1_out_0_0_read (read             ) [ 000]
write_ln1061                            (write            ) [ 000]
br_ln1054                               (br               ) [ 000]
ret_ln0                                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_105"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1052_5_VITIS_LOOP_1054_6_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="indvar_flatten10_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten10/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_0_0_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="128" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_0_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln1061_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="128" slack="0"/>
<pin id="61" dir="0" index="2" bw="128" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1061/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="indvar_flatten10_load_load_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten10_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln1050_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1050/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln1050_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1050/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln1054_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1054/1 "/>
</bind>
</comp>

<comp id="91" class="1005" name="indvar_flatten10_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="44" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="46" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="52" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="71" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="71" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="80" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="48" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="96"><net_src comp="91" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="97"><net_src comp="91" pin="1"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_0_0 | {}
	Port: fifo_C_drain_C_drain_IO_L2_out_0 | {2 }
 - Input state : 
	Port: C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS : fifo_C_drain_C_drain_IO_L1_out_0_0 | {2 }
	Port: C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS : fifo_C_drain_C_drain_IO_L2_out_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten10_load : 1
		icmp_ln1050 : 2
		add_ln1050 : 2
		br_ln1050 : 3
		store_ln1054 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|
|   icmp   |                  icmp_ln1050_fu_74                 |    0    |    13   |
|----------|----------------------------------------------------|---------|---------|
|    add   |                  add_ln1050_fu_80                  |    0    |    13   |
|----------|----------------------------------------------------|---------|---------|
|   read   | fifo_C_drain_C_drain_IO_L1_out_0_0_read_read_fu_52 |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   write  |              write_ln1061_write_fu_58              |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   Total  |                                                    |    0    |    26   |
|----------|----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|indvar_flatten10_reg_91|    6   |
+-----------------------+--------+
|         Total         |    6   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   26   |
+-----------+--------+--------+
