blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
Icache_SRAM_bank0.v,verilog,xil_defaultlib,../../../../memory_system.srcs/sources_1/ip/Icache_SRAM_bank0/sim/Icache_SRAM_bank0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
