| units: 0.5 tech: gf180mcuD format: MIT
x a_20238_158# VSS a_20582_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=20846 y=-386 nfet_05v0
x a_29270_n402# VDD a_29738_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=29638 y=155 pfet_05v0
x DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS a_32570_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=32450 y=-386 nfet_05v0
x a_1862_38# a_1762_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=1902 y=-386 nfet_05v0
x a_7758_158# VSS a_8102_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=8366 y=-386 nfet_05v0
x a_20238_158# Q[4] VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=21214 y=79 pfet_05v0
x EN a_27943_n425# DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS s=8448,328 d=23232,704 l=120 w=264 x=28007 y=-424 nfet_05v0
x a_54230_n402# a_55066_158# a_55214_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=55114 y=158 pfet_05v0
x a_4310_n402# a_5294_158# a_5538_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=5418 y=-386 nfet_05v0
x a_14342_38# a_14202_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=14342 y=82 pfet_05v0
x a_36838_38# a_36738_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=36878 y=-386 nfet_05v0
x PHI_1 a_29270_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=29358 y=-401 nfet_05v0
x a_29270_n402# VSS a_29738_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=29618 y=-383 nfet_05v0
x a_30254_158# DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=31230 y=-424 nfet_05v0
x PHI_2 a_534_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=622 y=-401 nfet_05v0
x a_49318_38# a_49178_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=49318 y=82 pfet_05v0
x a_11018_n384# a_11534_158# a_11738_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=11638 y=158 pfet_05v0
x Q[4] VDD a_23866_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=23766 y=158 pfet_05v0
x a_32718_158# Q[6] VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=33694 y=-424 nfet_05v0
x a_45542_38# a_45442_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=45582 y=-386 nfet_05v0
x DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD gc[2] VDD s=32208,908 d=32208,908 l=100 w=366 x=9682 y=79 pfet_05v0
x DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS gc[2] VSS s=23232,704 d=23232,704 l=120 w=264 x=9662 y=-424 nfet_05v0
x Q[4] VSS a_21703_n425# VSS s=23232,704 d=8448,328 l=120 w=264 x=21583 y=-424 nfet_05v0
x a_37974_n402# a_38810_158# a_38958_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=38858 y=158 pfet_05v0
x PHI_2 a_37974_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=38062 y=-401 nfet_05v0
x a_37974_n402# VSS a_38442_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=38322 y=-383 nfet_05v0
x a_11878_38# a_11778_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=11918 y=-386 nfet_05v0
x a_44214_n402# a_45050_158# a_45198_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=45098 y=158 pfet_05v0
x a_42218_n384# a_42586_n387# a_42734_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=42634 y=-386 nfet_05v0
x a_47990_n402# a_48974_158# a_49218_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=49098 y=-386 nfet_05v0
x a_55214_158# VDD a_55558_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=55762 y=82 pfet_05v0
x PHI_1 a_41750_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=41838 y=-401 nfet_05v0
x a_55214_158# VSS a_55558_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=55822 y=-386 nfet_05v0
x DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS gc[8] VSS s=23232,704 d=23232,704 l=120 w=264 x=47102 y=-424 nfet_05v0
x PHI_1 a_10550_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=10658 y=79 pfet_05v0
x a_11534_158# VDD a_11878_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=12082 y=82 pfet_05v0
x a_13014_n402# VDD a_13482_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=13382 y=155 pfet_05v0
x a_20582_38# a_20482_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=20622 y=-386 nfet_05v0
x a_n946_158# DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=30 y=79 pfet_05v0
x a_26478_158# VSS a_26822_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=27086 y=-386 nfet_05v0
x a_8102_38# a_8002_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=8142 y=-386 nfet_05v0
x PHI_2 a_13014_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=13102 y=-401 nfet_05v0
x a_23030_n402# a_24014_158# a_24258_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=24138 y=-386 nfet_05v0
x a_54698_n384# a_55214_158# a_55418_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=55318 y=158 pfet_05v0
x a_50454_n402# VSS a_50922_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=50802 y=-383 nfet_05v0
x PHI_2 a_50454_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=50542 y=-401 nfet_05v0
x D_in VSS a_n1094_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=-1213 y=-386 nfet_05v0
x a_7758_158# Q[2] VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=8734 y=79 pfet_05v0
x a_31734_n402# a_32570_158# a_32718_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=32618 y=158 pfet_05v0
x Q[7] VSS a_42586_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=42466 y=-386 nfet_05v0
x PHI_2 a_56694_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=56802 y=79 pfet_05v0
x EN a_21703_n425# DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS s=8448,328 d=23232,704 l=120 w=264 x=21767 y=-424 nfet_05v0
x a_26478_158# VDD a_26822_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=27026 y=82 pfet_05v0
x a_7242_n384# a_7610_n387# a_7758_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=7658 y=-386 nfet_05v0
x EN a_9223_n425# DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS s=8448,328 d=23232,704 l=120 w=264 x=9287 y=-424 nfet_05v0
x a_25494_n402# a_26478_158# a_26722_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=26602 y=-386 nfet_05v0
x PHI_2 a_13014_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=13122 y=79 pfet_05v0
x DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS gc[5] VSS s=23232,704 d=23232,704 l=120 w=264 x=28382 y=-424 nfet_05v0
x a_56694_n402# VDD a_57162_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=57062 y=155 pfet_05v0
x a_18118_38# a_18018_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=18158 y=-386 nfet_05v0
x a_20582_38# a_20442_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=20582 y=82 pfet_05v0
x DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS a_51290_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=51170 y=-386 nfet_05v0
x DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS a_45050_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=44930 y=-386 nfet_05v0
x EN DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD VDD s=17108,433 d=28952,834 l=100 w=329 x=46747 y=79 pfet_05v0
x a_55558_38# a_55458_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=55598 y=-386 nfet_05v0
x a_48974_158# DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=49950 y=79 pfet_05v0
x a_534_n402# VDD a_1002_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=902 y=155 pfet_05v0
x a_6774_n402# VDD a_7242_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=7142 y=155 pfet_05v0
x Q[1] VSS a_5146_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=5026 y=-386 nfet_05v0
x a_55558_38# a_55418_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=55558 y=82 pfet_05v0
x a_47990_n402# VSS a_48458_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=48338 y=-383 nfet_05v0
x PHI_1 a_47990_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=48078 y=-401 nfet_05v0
x a_42734_158# DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=43710 y=-424 nfet_05v0
x a_n1462_n384# a_n1094_n387# a_n946_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=-1045 y=-386 nfet_05v0
x a_32202_n384# a_32718_158# a_32922_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=32822 y=158 pfet_05v0
x DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD a_45050_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=44950 y=158 pfet_05v0
x EN DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD VDD s=17108,433 d=28952,834 l=100 w=329 x=9307 y=79 pfet_05v0
x DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD a_51290_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=51190 y=158 pfet_05v0
x PHI_1 a_47990_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=48098 y=79 pfet_05v0
x a_1518_158# VSS a_1862_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=2126 y=-386 nfet_05v0
x DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS gc[7] VSS s=23232,704 d=23232,704 l=120 w=264 x=40862 y=-424 nfet_05v0
x DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD gc[8] VDD s=32208,908 d=32208,908 l=100 w=366 x=47122 y=79 pfet_05v0
x a_23498_n384# a_24014_158# a_24218_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=24118 y=158 pfet_05v0
x Q[6] VDD a_36346_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=36246 y=158 pfet_05v0
x a_56694_n402# VSS a_57162_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=57042 y=-383 nfet_05v0
x Q[1] VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD s=28952,834 d=17108,433 l=100 w=329 x=2863 y=79 pfet_05v0
x DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD a_20090_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=19990 y=158 pfet_05v0
x a_30598_38# a_30498_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=30638 y=-386 nfet_05v0
x DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD a_1370_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=1270 y=158 pfet_05v0
x PHI_1 a_23030_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=23118 y=-401 nfet_05v0
x a_25962_n384# a_26330_n387# a_26478_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=26378 y=-386 nfet_05v0
x a_35510_n402# VDD a_35978_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=35878 y=155 pfet_05v0
x a_36494_158# VSS a_36838_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=37102 y=-386 nfet_05v0
x a_n1930_n402# a_n946_158# a_n702_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=-821 y=-386 nfet_05v0
x a_30254_158# DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=31230 y=79 pfet_05v0
x a_36838_38# a_36698_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=36838 y=82 pfet_05v0
x a_58022_38# a_57882_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=58022 y=82 pfet_05v0
x Q[10] VSS a_59143_n425# VSS s=23232,704 d=8448,328 l=120 w=264 x=59023 y=-424 nfet_05v0
x a_19254_n402# VDD a_19722_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=19622 y=155 pfet_05v0
x a_24014_158# DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=24990 y=-424 nfet_05v0
x a_534_n402# VSS a_1002_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=882 y=-383 nfet_05v0
x DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS gc[1] VSS s=23232,704 d=23232,704 l=120 w=264 x=3422 y=-424 nfet_05v0
x PHI_1 a_29270_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=29378 y=79 pfet_05v0
x a_38958_158# VSS a_39302_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=39566 y=-386 nfet_05v0
x a_7758_158# Q[2] VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=8734 y=-424 nfet_05v0
x DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD gc[5] VDD s=32208,908 d=32208,908 l=100 w=366 x=28402 y=79 pfet_05v0
x a_35510_n402# a_36494_158# a_36738_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=36618 y=-386 nfet_05v0
x a_6774_n402# a_7758_158# a_8002_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=7882 y=-386 nfet_05v0
x Q[3] VSS a_17626_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=17506 y=-386 nfet_05v0
x a_32718_158# VDD a_33062_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=33266 y=82 pfet_05v0
x a_35510_n402# a_36346_158# a_36494_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=36394 y=158 pfet_05v0
x Q[6] VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD s=28952,834 d=17108,433 l=100 w=329 x=34063 y=79 pfet_05v0
x Q[5] VDD a_30106_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=30006 y=158 pfet_05v0
x Q[9] VSS a_55066_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=54946 y=-386 nfet_05v0
x a_11534_158# DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=12510 y=79 pfet_05v0
x DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD a_13850_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=13750 y=158 pfet_05v0
x a_39302_38# a_39162_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=39302 y=82 pfet_05v0
x EN a_40423_n425# DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS s=8448,328 d=23232,704 l=120 w=264 x=40487 y=-424 nfet_05v0
x a_13998_158# VSS a_14342_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=14606 y=-386 nfet_05v0
x a_17774_158# VSS a_18118_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=18382 y=-386 nfet_05v0
x EN DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD VDD s=17108,433 d=28952,834 l=100 w=329 x=52987 y=79 pfet_05v0
x a_44214_n402# a_45198_158# a_45442_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=45322 y=-386 nfet_05v0
x DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS a_26330_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=26210 y=-386 nfet_05v0
x PHI_1 a_54230_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=54338 y=79 pfet_05v0
x a_5294_158# VDD a_5638_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=5842 y=82 pfet_05v0
x a_45198_158# Q[8] VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=46174 y=79 pfet_05v0
x a_13998_158# VDD a_14342_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=14546 y=82 pfet_05v0
x a_13014_n402# VSS a_13482_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=13362 y=-383 nfet_05v0
x EN a_59143_n425# DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS s=8448,328 d=23232,704 l=120 w=264 x=59207 y=-424 nfet_05v0
x Q[3] VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD s=28952,834 d=17108,433 l=100 w=329 x=15343 y=79 pfet_05v0
x a_16790_n402# a_17774_158# a_18018_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=17898 y=-386 nfet_05v0
x a_23030_n402# a_23866_158# a_24014_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=23914 y=158 pfet_05v0
x a_n1462_n384# a_n946_158# a_n742_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=-841 y=158 pfet_05v0
x a_1002_n384# a_1370_n387# a_1518_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=1418 y=-386 nfet_05v0
x EN a_2983_n425# DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS s=8448,328 d=23232,704 l=120 w=264 x=3047 y=-424 nfet_05v0
x a_4778_n384# a_5146_n387# a_5294_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=5194 y=-386 nfet_05v0
x a_29270_n402# a_30106_158# a_30254_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=30154 y=158 pfet_05v0
x DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS gc[4] VSS s=23232,704 d=23232,704 l=120 w=264 x=22142 y=-424 nfet_05v0
x a_39302_38# a_39202_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=39342 y=-386 nfet_05v0
x DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD gc[9] VDD s=32208,908 d=32208,908 l=100 w=366 x=53362 y=79 pfet_05v0
x Q[3] VSS a_15463_n425# VSS s=23232,704 d=8448,328 l=120 w=264 x=15343 y=-424 nfet_05v0
x DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS gc[3] VSS s=23232,704 d=23232,704 l=120 w=264 x=15902 y=-424 nfet_05v0
x a_26478_158# Q[5] VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=27454 y=-424 nfet_05v0
x a_30254_158# VSS a_30598_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=30862 y=-386 nfet_05v0
x PHI_2 a_534_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=642 y=79 pfet_05v0
x PHI_1 a_4310_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=4398 y=-401 nfet_05v0
x PHI_1 a_35510_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=35618 y=79 pfet_05v0
x a_36494_158# VDD a_36838_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=37042 y=82 pfet_05v0
x a_44682_n384# a_45198_158# a_45402_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=45302 y=158 pfet_05v0
x DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD a_57530_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=57430 y=158 pfet_05v0
x a_4310_n402# VSS a_4778_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=4658 y=-383 nfet_05v0
x a_26478_158# Q[5] VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=27454 y=79 pfet_05v0
x Q[9] VSS a_52903_n425# VSS s=23232,704 d=8448,328 l=120 w=264 x=52783 y=-424 nfet_05v0
x a_n1930_n402# a_n1094_158# a_n946_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=-1045 y=158 pfet_05v0
x a_35978_n384# a_36494_158# a_36698_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=36598 y=158 pfet_05v0
x Q[7] VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD s=28952,834 d=17108,433 l=100 w=329 x=40303 y=79 pfet_05v0
x DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD a_7610_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=7510 y=158 pfet_05v0
x a_13014_n402# a_13850_158# a_13998_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=13898 y=158 pfet_05v0
x a_38442_n384# a_38810_n387# a_38958_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=38858 y=-386 nfet_05v0
x a_44682_n384# a_45050_n387# a_45198_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=45098 y=-386 nfet_05v0
x PHI_2 a_6774_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=6882 y=79 pfet_05v0
x PHI_2 a_6774_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=6862 y=-401 nfet_05v0
x a_47990_n402# VDD a_48458_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=48358 y=155 pfet_05v0
x DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD gc[6] VDD s=32208,908 d=32208,908 l=100 w=366 x=34642 y=79 pfet_05v0
x a_57678_158# VSS a_58022_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=58286 y=-386 nfet_05v0
x a_51782_38# a_51682_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=51822 y=-386 nfet_05v0
x a_5638_38# a_5498_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=5638 y=82 pfet_05v0
x a_17774_158# VDD a_18118_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=18322 y=82 pfet_05v0
x a_51438_158# Q[9] VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=52414 y=79 pfet_05v0
x PHI_2 a_44214_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=44302 y=-401 nfet_05v0
x a_54230_n402# a_55214_158# a_55458_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=55338 y=-386 nfet_05v0
x D_in VDD a_n1094_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=-1193 y=158 pfet_05v0
x a_17258_n384# a_17626_n387# a_17774_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=17674 y=-386 nfet_05v0
x a_19722_n384# a_20090_n387# a_20238_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=20138 y=-386 nfet_05v0
x Q[6] VSS a_36346_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=36226 y=-386 nfet_05v0
x a_45542_38# a_45402_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=45542 y=82 pfet_05v0
x DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS a_7610_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=7490 y=-386 nfet_05v0
x EN a_15463_n425# DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS s=8448,328 d=23232,704 l=120 w=264 x=15527 y=-424 nfet_05v0
x EN DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD VDD s=17108,433 d=28952,834 l=100 w=329 x=28027 y=79 pfet_05v0
x a_29738_n384# a_30254_158# a_30458_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=30358 y=158 pfet_05v0
x Q[7] VDD a_42586_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=42486 y=158 pfet_05v0
x a_50454_n402# VDD a_50922_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=50822 y=155 pfet_05v0
x a_1518_158# VDD a_1862_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=2066 y=82 pfet_05v0
x PHI_1 a_16790_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=16898 y=79 pfet_05v0
x a_23030_n402# VSS a_23498_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=23378 y=-383 nfet_05v0
x PHI_2 a_37974_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=38082 y=79 pfet_05v0
x a_56694_n402# a_57530_158# a_57678_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=57578 y=158 pfet_05v0
x EN a_52903_n425# DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS s=8448,328 d=23232,704 l=120 w=264 x=52967 y=-424 nfet_05v0
x a_13482_n384# a_13998_158# a_14202_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=14102 y=158 pfet_05v0
x DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD gc[3] VDD s=32208,908 d=32208,908 l=100 w=366 x=15922 y=79 pfet_05v0
x PHI_1 a_16790_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=16878 y=-401 nfet_05v0
x DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD a_26330_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=26230 y=158 pfet_05v0
x a_32718_158# VSS a_33062_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=33326 y=-386 nfet_05v0
x a_56694_n402# a_57678_158# a_57922_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=57802 y=-386 nfet_05v0
x a_5294_158# DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=6270 y=-424 nfet_05v0
x a_20238_158# VDD a_20582_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=20786 y=82 pfet_05v0
x DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS gc[10] VSS s=23232,704 d=23232,704 l=120 w=264 x=59582 y=-424 nfet_05v0
x a_8102_38# a_7962_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=8102 y=82 pfet_05v0
x Q[4] VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD s=28952,834 d=17108,433 l=100 w=329 x=21583 y=79 pfet_05v0
x a_41750_n402# VDD a_42218_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=42118 y=155 pfet_05v0
x a_534_n402# a_1518_158# a_1762_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=1642 y=-386 nfet_05v0
x a_6774_n402# a_7610_158# a_7758_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=7658 y=158 pfet_05v0
x a_25494_n402# VDD a_25962_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=25862 y=155 pfet_05v0
x a_49318_38# a_49218_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=49358 y=-386 nfet_05v0
x a_26822_38# a_26682_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=26822 y=82 pfet_05v0
x PHI_2 a_25494_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=25582 y=-401 nfet_05v0
x a_25494_n402# VSS a_25962_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=25842 y=-383 nfet_05v0
x a_31734_n402# VSS a_32202_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=32082 y=-383 nfet_05v0
x a_11534_158# VSS a_11878_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=12142 y=-386 nfet_05v0
x a_16790_n402# VDD a_17258_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=17158 y=155 pfet_05v0
x PHI_1 a_41750_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=41858 y=79 pfet_05v0
x a_42734_158# VDD a_43078_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=43282 y=82 pfet_05v0
x PHI_2 a_19254_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=19362 y=79 pfet_05v0
x a_32718_158# Q[6] VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=33694 y=79 pfet_05v0
x DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS gc[6] VSS s=23232,704 d=23232,704 l=120 w=264 x=34622 y=-424 nfet_05v0
x a_58022_38# a_57922_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=58062 y=-386 nfet_05v0
x a_n602_38# a_n742_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=-601 y=82 pfet_05v0
x Q[5] VSS a_27943_n425# VSS s=23232,704 d=8448,328 l=120 w=264 x=27823 y=-424 nfet_05v0
x Q[6] VSS a_34183_n425# VSS s=23232,704 d=8448,328 l=120 w=264 x=34063 y=-424 nfet_05v0
x a_38958_158# Q[7] VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=39934 y=-424 nfet_05v0
x a_45198_158# Q[8] VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=46174 y=-424 nfet_05v0
x a_18118_38# a_17978_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=18118 y=82 pfet_05v0
x a_54698_n384# a_55066_n387# a_55214_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=55114 y=-386 nfet_05v0
x a_57162_n384# a_57678_158# a_57882_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=57782 y=158 pfet_05v0
x a_50454_n402# a_51290_158# a_51438_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=51338 y=158 pfet_05v0
x DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS a_20090_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=19970 y=-386 nfet_05v0
x a_10550_n402# a_11534_158# a_11778_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=11658 y=-386 nfet_05v0
x PHI_1 a_4310_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=4418 y=79 pfet_05v0
x DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD gc[7] VDD s=32208,908 d=32208,908 l=100 w=366 x=40882 y=79 pfet_05v0
x a_57162_n384# a_57530_n387# a_57678_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=57578 y=-386 nfet_05v0
x a_57678_158# VDD a_58022_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=58226 y=82 pfet_05v0
x a_55214_158# DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=56190 y=79 pfet_05v0
x a_48458_n384# a_48974_158# a_49178_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=49078 y=158 pfet_05v0
x a_7242_n384# a_7758_158# a_7962_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=7862 y=158 pfet_05v0
x Q[2] VDD a_11386_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=11286 y=158 pfet_05v0
x PHI_2 a_44214_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=44322 y=79 pfet_05v0
x Q[10] VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD s=28952,834 d=17108,433 l=100 w=329 x=59023 y=79 pfet_05v0
x PHI_1 a_54230_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=54318 y=-401 nfet_05v0
x a_534_n402# a_1370_158# a_1518_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=1418 y=158 pfet_05v0
x a_17774_158# DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=18750 y=-424 nfet_05v0
x a_20238_158# Q[4] VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=21214 y=-424 nfet_05v0
x a_24014_158# VDD a_24358_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=24562 y=82 pfet_05v0
x a_25494_n402# a_26330_158# a_26478_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=26378 y=158 pfet_05v0
x a_33062_38# a_32962_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=33102 y=-386 nfet_05v0
x a_13998_158# Q[3] VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=14974 y=79 pfet_05v0
x a_5294_158# VSS a_5638_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=5902 y=-386 nfet_05v0
x a_19254_n402# a_20238_158# a_20482_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=20362 y=-386 nfet_05v0
x a_51782_38# a_51642_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=51782 y=82 pfet_05v0
x a_n946_158# VSS a_n602_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=-337 y=-386 nfet_05v0
x DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD gc[1] VDD s=32208,908 d=32208,908 l=100 w=366 x=3442 y=79 pfet_05v0
x EN DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD VDD s=17108,433 d=28952,834 l=100 w=329 x=34267 y=79 pfet_05v0
x a_35978_n384# a_36346_n387# a_36494_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=36394 y=-386 nfet_05v0
x a_32202_n384# a_32570_n387# a_32718_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=32618 y=-386 nfet_05v0
x EN a_34183_n425# DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS s=8448,328 d=23232,704 l=120 w=264 x=34247 y=-424 nfet_05v0
x Q[8] VSS a_48826_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=48706 y=-386 nfet_05v0
x a_50922_n384# a_51438_158# a_51642_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=51542 y=158 pfet_05v0
x a_36494_158# DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=37470 y=79 pfet_05v0
x a_38958_158# VDD a_39302_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=39506 y=82 pfet_05v0
x a_n1930_n402# VDD a_n1462_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=-1561 y=155 pfet_05v0
x PHI_2 a_25494_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=25602 y=79 pfet_05v0
x a_43078_38# a_42938_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=43078 y=82 pfet_05v0
x Q[8] VDD a_48826_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=48726 y=158 pfet_05v0
x PHI_1 a_35510_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=35598 y=-401 nfet_05v0
x a_35510_n402# VSS a_35978_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=35858 y=-383 nfet_05v0
x a_41750_n402# VSS a_42218_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=42098 y=-383 nfet_05v0
x a_48974_158# VSS a_49318_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=49582 y=-386 nfet_05v0
x a_1002_n384# a_1518_158# a_1722_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=1622 y=158 pfet_05v0
x a_14342_38# a_14242_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=14382 y=-386 nfet_05v0
x a_25962_n384# a_26478_158# a_26682_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=26582 y=158 pfet_05v0
x DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS a_57530_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=57410 y=-386 nfet_05v0
x a_51438_158# VSS a_51782_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=52046 y=-386 nfet_05v0
x a_45198_158# VSS a_45542_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=45806 y=-386 nfet_05v0
x a_19254_n402# a_20090_158# a_20238_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=20138 y=158 pfet_05v0
x a_11018_n384# a_11386_n387# a_11534_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=11434 y=-386 nfet_05v0
x a_54230_n402# VDD a_54698_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=54598 y=155 pfet_05v0
x Q[1] VDD a_5146_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=5046 y=158 pfet_05v0
x DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS a_1370_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=1250 y=-386 nfet_05v0
x EN DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD VDD s=17108,433 d=28952,834 l=100 w=329 x=15547 y=79 pfet_05v0
x a_37974_n402# VDD a_38442_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=38342 y=155 pfet_05v0
x a_44214_n402# VSS a_44682_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=44562 y=-383 nfet_05v0
x a_n946_158# VDD a_n602_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=-397 y=82 pfet_05v0
x a_17774_158# DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=18750 y=79 pfet_05v0
x PHI_1 a_n1930_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=-1841 y=-401 nfet_05v0
x a_4310_n402# VDD a_4778_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=4678 y=155 pfet_05v0
x a_5638_38# a_5538_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=5678 y=-386 nfet_05v0
x PHI_1 a_10550_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=10638 y=-401 nfet_05v0
x a_13482_n384# a_13850_n387# a_13998_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=13898 y=-386 nfet_05v0
x a_24358_38# a_24218_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=24358 y=82 pfet_05v0
x a_24014_158# VSS a_24358_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=24622 y=-386 nfet_05v0
x a_30254_158# VDD a_30598_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=30802 y=82 pfet_05v0
x Q[5] VSS a_30106_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=29986 y=-386 nfet_05v0
x a_47990_n402# a_48826_158# a_48974_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=48874 y=158 pfet_05v0
x DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS gc[9] VSS s=23232,704 d=23232,704 l=120 w=264 x=53342 y=-424 nfet_05v0
x a_57678_158# Q[10] VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=58654 y=-424 nfet_05v0
x DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD gc[10] VDD s=32208,908 d=32208,908 l=100 w=366 x=59602 y=79 pfet_05v0
x Q[8] VSS a_46663_n425# VSS s=23232,704 d=8448,328 l=120 w=264 x=46543 y=-424 nfet_05v0
x a_43078_38# a_42978_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=43118 y=-386 nfet_05v0
x a_1518_158# Q[1] VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=2494 y=79 pfet_05v0
x a_1518_158# Q[1] VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=2494 y=-424 nfet_05v0
x EN DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD VDD s=17108,433 d=28952,834 l=100 w=329 x=40507 y=79 pfet_05v0
x DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS a_38810_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=38690 y=-386 nfet_05v0
x PHI_2 a_50454_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=50562 y=79 pfet_05v0
x a_n946_158# DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=30 y=-424 nfet_05v0
x a_19722_n384# a_20238_158# a_20442_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=20342 y=158 pfet_05v0
x DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD a_32570_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=32470 y=158 pfet_05v0
x a_29270_n402# a_30254_158# a_30498_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=30378 y=-386 nfet_05v0
x a_4310_n402# a_5146_158# a_5294_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=5194 y=158 pfet_05v0
x a_6774_n402# VSS a_7242_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=7122 y=-383 nfet_05v0
x Q[2] VSS a_11386_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=11266 y=-386 nfet_05v0
x a_42734_158# DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=43710 y=79 pfet_05v0
x Q[3] VDD a_17626_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=17526 y=158 pfet_05v0
x a_36494_158# DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=37470 y=-424 nfet_05v0
x a_n602_38# a_n702_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=-561 y=-386 nfet_05v0
x a_31734_n402# VDD a_32202_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=32102 y=155 pfet_05v0
x a_n1930_n402# VSS a_n1462_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=-1581 y=-383 nfet_05v0
x a_31734_n402# a_32718_158# a_32962_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=32842 y=-386 nfet_05v0
x Q[2] VSS a_9223_n425# VSS s=23232,704 d=8448,328 l=120 w=264 x=9103 y=-424 nfet_05v0
x DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS a_13850_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=13730 y=-386 nfet_05v0
x a_23030_n402# VDD a_23498_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=23398 y=155 pfet_05v0
x a_41750_n402# a_42586_158# a_42734_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=42634 y=158 pfet_05v0
x Q[8] VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD s=28952,834 d=17108,433 l=100 w=329 x=46543 y=79 pfet_05v0
x a_45198_158# VDD a_45542_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=45746 y=82 pfet_05v0
x PHI_2 a_31734_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=31842 y=79 pfet_05v0
x a_48458_n384# a_48826_n387# a_48974_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=48874 y=-386 nfet_05v0
x a_24358_38# a_24258_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=24398 y=-386 nfet_05v0
x a_50922_n384# a_51290_n387# a_51438_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=51338 y=-386 nfet_05v0
x EN a_46663_n425# DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VSS s=8448,328 d=23232,704 l=120 w=264 x=46727 y=-424 nfet_05v0
x a_11534_158# DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=12510 y=-424 nfet_05v0
x a_16790_n402# VSS a_17258_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=17138 y=-383 nfet_05v0
x EN DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD VDD s=17108,433 d=28952,834 l=100 w=329 x=3067 y=79 pfet_05v0
x a_16790_n402# a_17626_158# a_17774_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=17674 y=158 pfet_05v0
x a_54230_n402# VSS a_54698_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=54578 y=-383 nfet_05v0
x a_5294_158# DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=6270 y=79 pfet_05v0
x a_7758_158# VDD a_8102_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=8306 y=82 pfet_05v0
x EN DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD VDD s=17108,433 d=28952,834 l=100 w=329 x=21787 y=79 pfet_05v0
x a_26822_38# a_26722_n387# VSS VSS s=10520,298 d=8216,262 l=120 w=158 x=26862 y=-386 nfet_05v0
x a_57678_158# Q[10] VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=58654 y=79 pfet_05v0
x Q[2] VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD s=28952,834 d=17108,433 l=100 w=329 x=9103 y=79 pfet_05v0
x a_13998_158# Q[3] VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=14974 y=-424 nfet_05v0
x PHI_1 a_23030_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=23138 y=79 pfet_05v0
x a_38442_n384# a_38958_158# a_39162_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=39062 y=158 pfet_05v0
x a_10550_n402# VDD a_11018_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=10918 y=155 pfet_05v0
x PHI_2 a_19254_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=19342 y=-401 nfet_05v0
x a_19254_n402# VSS a_19722_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=19602 y=-383 nfet_05v0
x a_24014_158# DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=24990 y=79 pfet_05v0
x a_23498_n384# a_23866_n387# a_24014_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=23914 y=-386 nfet_05v0
x Q[5] VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD s=28952,834 d=17108,433 l=100 w=329 x=27823 y=79 pfet_05v0
x a_29738_n384# a_30106_n387# a_30254_158# VSS s=3360,188 d=7280,244 l=120 w=140 x=30154 y=-386 nfet_05v0
x a_30598_38# a_30458_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=30598 y=82 pfet_05v0
x PHI_2 a_56694_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=56782 y=-401 nfet_05v0
x a_1862_38# a_1722_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=1862 y=82 pfet_05v0
x a_4778_n384# a_5294_158# a_5498_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=5398 y=158 pfet_05v0
x a_42734_158# VSS a_43078_38# VSS s=8216,262 d=13904,492 l=120 w=158 x=43342 y=-386 nfet_05v0
x DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD gc[4] VDD s=32208,908 d=32208,908 l=100 w=366 x=22162 y=79 pfet_05v0
x a_37974_n402# a_38958_158# a_39202_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=39082 y=-386 nfet_05v0
x a_48974_158# VDD a_49318_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=49522 y=82 pfet_05v0
x a_10550_n402# a_11386_158# a_11534_158# VDD s=4800,248 d=10400,304 l=100 w=200 x=11434 y=158 pfet_05v0
x a_38958_158# Q[7] VDD VDD s=32208,908 d=32208,908 l=100 w=366 x=39934 y=79 pfet_05v0
x a_42218_n384# a_42734_158# a_42938_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=42838 y=158 pfet_05v0
x Q[9] VDD a_55066_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=54966 y=158 pfet_05v0
x PHI_2 a_31734_n402# VSS VSS s=13904,492 d=10520,298 l=120 w=158 x=31822 y=-401 nfet_05v0
x Q[1] VSS a_2983_n425# VSS s=23232,704 d=8448,328 l=120 w=264 x=2863 y=-424 nfet_05v0
x a_11878_38# a_11738_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=11878 y=82 pfet_05v0
x a_33062_38# a_32922_158# VDD VDD s=17040,416 d=14352,380 l=100 w=276 x=33062 y=82 pfet_05v0
x DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VDD a_38810_158# VDD s=17600,576 d=4800,248 l=100 w=200 x=38710 y=158 pfet_05v0
x a_41750_n402# a_42734_158# a_42978_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=42858 y=-386 nfet_05v0
x EN DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD VDD s=17108,433 d=28952,834 l=100 w=329 x=59227 y=79 pfet_05v0
x Q[4] VSS a_23866_n387# VSS s=12320,456 d=3360,188 l=120 w=140 x=23746 y=-386 nfet_05v0
x PHI_1 a_n1930_n402# VDD VDD s=24288,728 d=19040,436 l=100 w=276 x=-1821 y=79 pfet_05v0
x a_17258_n384# a_17774_158# a_17978_158# VDD s=10400,304 d=17040,416 l=100 w=200 x=17878 y=158 pfet_05v0
x a_13014_n402# a_13998_158# a_14242_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=14122 y=-386 nfet_05v0
x a_55214_158# DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=56190 y=-424 nfet_05v0
x a_48974_158# DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=49950 y=-424 nfet_05v0
x Q[7] VSS a_40423_n425# VSS s=23232,704 d=8448,328 l=120 w=264 x=40303 y=-424 nfet_05v0
x a_44214_n402# VDD a_44682_n384# VDD s=19040,436 d=17600,576 l=100 w=200 x=44582 y=155 pfet_05v0
x a_51438_158# Q[9] VSS VSS s=23232,704 d=23232,704 l=120 w=264 x=52414 y=-424 nfet_05v0
x Q[9] VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN VDD s=28952,834 d=17108,433 l=100 w=329 x=52783 y=79 pfet_05v0
x a_51438_158# VDD a_51782_38# VDD s=14352,380 d=24288,728 l=100 w=276 x=51986 y=82 pfet_05v0
x a_10550_n402# VSS a_11018_n384# VSS s=10520,298 d=12320,456 l=120 w=140 x=10898 y=-383 nfet_05v0
x a_50454_n402# a_51438_158# a_51682_n387# VSS s=7280,244 d=10520,298 l=120 w=140 x=51562 y=-386 nfet_05v0
C PHI_1 PHI_2 24.3
C PHI_1 VDD 9.9
C VDD EN 3.5
C VDD PHI_2 4.6
R gc[10] 57
= gc[10] DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN
= gc[10] DFF_2phase_1$1_0.gated_control
R Q[10] 117
= Q[10] DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2
= Q[10] DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= Q[10] DFF_2phase_1$1_0.Q
R gc[9] 57
= gc[9] DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN
= gc[9] DFF_2phase_1$1_1.gated_control
R Q[9] 195
= Q[9] DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= Q[9] DFF_2phase_1$1_0.D
= Q[9] DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2
= Q[9] DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= Q[9] DFF_2phase_1$1_1.Q
R gc[8] 57
= gc[8] DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN
= gc[8] DFF_2phase_1$1_2.gated_control
R Q[8] 195
= Q[8] DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= Q[8] DFF_2phase_1$1_1.D
= Q[8] DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2
= Q[8] DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= Q[8] DFF_2phase_1$1_2.Q
R gc[7] 57
= gc[7] DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN
= gc[7] DFF_2phase_1$1_3.gated_control
R Q[7] 195
= Q[7] DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= Q[7] DFF_2phase_1$1_2.D
= Q[7] DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2
= Q[7] DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= Q[7] DFF_2phase_1$1_3.Q
R gc[6] 57
= gc[6] DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN
= gc[6] DFF_2phase_1$1_4.gated_control
R Q[6] 195
= Q[6] DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= Q[6] DFF_2phase_1$1_3.D
= Q[6] DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2
= Q[6] DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= Q[6] DFF_2phase_1$1_4.Q
R gc[5] 57
= gc[5] DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN
= gc[5] DFF_2phase_1$1_5.gated_control
R Q[5] 195
= Q[5] DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= Q[5] DFF_2phase_1$1_4.D
= Q[5] DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2
= Q[5] DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= Q[5] DFF_2phase_1$1_5.Q
R gc[4] 57
= gc[4] DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN
= gc[4] DFF_2phase_1$1_6.gated_control
R Q[4] 195
= Q[4] DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= Q[4] DFF_2phase_1$1_5.D
= Q[4] DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2
= Q[4] DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= Q[4] DFF_2phase_1$1_6.Q
R gc[3] 57
= gc[3] DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN
= gc[3] DFF_2phase_1$1_7.gated_control
R Q[3] 195
= Q[3] DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= Q[3] DFF_2phase_1$1_6.D
= Q[3] DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2
= Q[3] DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= Q[3] DFF_2phase_1$1_7.Q
R gc[2] 57
= gc[2] DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN
= gc[2] DFF_2phase_1$1_9.gated_control
R Q[2] 195
= Q[2] DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= Q[2] DFF_2phase_1$1_7.D
= Q[2] DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2
= Q[2] DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= Q[2] DFF_2phase_1$1_9.Q
R gc[1] 57
= gc[1] DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN
= gc[1] DFF_2phase_1$1_8.gated_control
C EN0 26.8
R EN 864
= EN DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1
= EN DFF_2phase_1$1_0.EN
= EN DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1
= EN DFF_2phase_1$1_1.EN
= EN DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1
= EN DFF_2phase_1$1_2.EN
= EN DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1
= EN DFF_2phase_1$1_3.EN
= EN DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1
= EN DFF_2phase_1$1_4.EN
= EN DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1
= EN DFF_2phase_1$1_5.EN
= EN DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1
= EN DFF_2phase_1$1_6.EN
= EN DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1
= EN DFF_2phase_1$1_7.EN
= EN DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1
= EN DFF_2phase_1$1_8.EN
= EN DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1
= EN DFF_2phase_1$1_9.EN
R Q[1] 195
= Q[1] DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2
= Q[1] DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q
= Q[1] DFF_2phase_1$1_8.Q
= Q[1] DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= Q[1] DFF_2phase_1$1_9.D
C PHI_20 4.9
R PHI_2 811
= PHI_2 DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= PHI_2 DFF_2phase_1$1_0.PHI_2
= PHI_2 DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= PHI_2 DFF_2phase_1$1_1.PHI_2
= PHI_2 DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= PHI_2 DFF_2phase_1$1_2.PHI_2
= PHI_2 DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= PHI_2 DFF_2phase_1$1_3.PHI_2
= PHI_2 DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= PHI_2 DFF_2phase_1$1_4.PHI_2
= PHI_2 DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= PHI_2 DFF_2phase_1$1_5.PHI_2
= PHI_2 DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= PHI_2 DFF_2phase_1$1_6.PHI_2
= PHI_2 DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= PHI_2 DFF_2phase_1$1_7.PHI_2
= PHI_2 DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= PHI_2 DFF_2phase_1$1_8.PHI_2
= PHI_2 DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E
= PHI_2 DFF_2phase_1$1_9.PHI_2
R D_in 61
= D_in DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D
= D_in DFF_2phase_1$1_8.D
C PHI_10 12.0
R PHI_1 814
= PHI_1 DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= PHI_1 DFF_2phase_1$1_0.PHI_1
= PHI_1 DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= PHI_1 DFF_2phase_1$1_1.PHI_1
= PHI_1 DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= PHI_1 DFF_2phase_1$1_2.PHI_1
= PHI_1 DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= PHI_1 DFF_2phase_1$1_3.PHI_1
= PHI_1 DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= PHI_1 DFF_2phase_1$1_4.PHI_1
= PHI_1 DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= PHI_1 DFF_2phase_1$1_5.PHI_1
= PHI_1 DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= PHI_1 DFF_2phase_1$1_6.PHI_1
= PHI_1 DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= PHI_1 DFF_2phase_1$1_7.PHI_1
= PHI_1 DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= PHI_1 DFF_2phase_1$1_8.PHI_1
= PHI_1 DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E
= PHI_1 DFF_2phase_1$1_9.PHI_1
C VDD0 133.4
R VDD 102910
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= VDD DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= VDD DFF_2phase_1$1_0.VDD
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= VDD DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= VDD DFF_2phase_1$1_1.VDD
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= VDD DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= VDD DFF_2phase_1$1_2.VDD
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= VDD DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= VDD DFF_2phase_1$1_3.VDD
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= VDD DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= VDD DFF_2phase_1$1_4.VDD
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= VDD DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= VDD DFF_2phase_1$1_5.VDD
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= VDD DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= VDD DFF_2phase_1$1_6.VDD
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= VDD DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= VDD DFF_2phase_1$1_7.VDD
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= VDD DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= VDD DFF_2phase_1$1_8.VDD
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD
= VDD DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD
= VDD DFF_2phase_1$1_9.VDD
R a_59143_n425# 26
R a_57530_n387# 18
R DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN 111
= DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_55066_n387# 18
R a_57882_158# 19
R a_57530_158# 29
R a_58022_38# 105
R a_57162_n384# 100
R a_57678_158# 190
R DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q 111
= DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D
R a_52903_n425# 26
R a_51290_n387# 18
R a_55418_158# 19
R a_55066_158# 29
R a_55558_38# 105
R a_54698_n384# 100
R a_56694_n402# 256
R a_55214_158# 190
R a_54230_n402# 256
R DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN 111
= DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_48826_n387# 18
R a_51642_158# 19
R a_51290_158# 29
R a_51782_38# 105
R a_50922_n384# 100
R a_51438_158# 190
R DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q 111
= DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D
R a_46663_n425# 26
R a_45050_n387# 18
R a_49178_158# 19
R a_48826_158# 29
R a_49318_38# 105
R a_48458_n384# 100
R a_50454_n402# 256
R a_48974_158# 190
R a_47990_n402# 256
R DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN 111
= DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_42586_n387# 18
R a_45402_158# 19
R a_45050_158# 29
R a_45542_38# 105
R a_44682_n384# 100
R a_45198_158# 190
R DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q 111
= DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D
R a_40423_n425# 26
R a_38810_n387# 18
R a_42938_158# 19
R a_42586_158# 29
R a_43078_38# 105
R a_42218_n384# 100
R a_44214_n402# 256
R a_42734_158# 190
R a_41750_n402# 256
R DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN 111
= DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_36346_n387# 18
R a_39162_158# 19
R a_38810_158# 29
R a_39302_38# 105
R a_38442_n384# 100
R a_38958_158# 190
R DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q 111
= DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D
R a_34183_n425# 26
R a_32570_n387# 18
R a_36698_158# 19
R a_36346_158# 29
R a_36838_38# 105
R a_35978_n384# 100
R a_37974_n402# 256
R a_36494_158# 190
R a_35510_n402# 256
R DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN 111
= DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30106_n387# 18
R a_32922_158# 19
R a_32570_158# 29
R a_33062_38# 105
R a_32202_n384# 100
R a_32718_158# 190
R DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q 111
= DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D
R a_27943_n425# 26
R a_26330_n387# 18
R a_30458_158# 19
R a_30106_158# 29
R a_30598_38# 105
R a_29738_n384# 100
R a_31734_n402# 256
R a_30254_158# 190
R a_29270_n402# 256
R DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN 111
= DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_23866_n387# 18
R a_26682_158# 19
R a_26330_158# 29
R a_26822_38# 105
R a_25962_n384# 100
R a_26478_158# 190
R DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q 111
= DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D
R a_21703_n425# 26
R a_20090_n387# 18
R a_24218_158# 19
R a_23866_158# 29
R a_24358_38# 105
R a_23498_n384# 100
R a_25494_n402# 256
R a_24014_158# 190
R a_23030_n402# 256
R DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN 111
= DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_17626_n387# 18
R a_20442_158# 19
R a_20090_158# 29
R a_20582_38# 105
R a_19722_n384# 100
R a_20238_158# 190
R DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q 111
= DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D
R a_15463_n425# 26
R a_13850_n387# 18
R a_17978_158# 19
R a_17626_158# 29
R a_18118_38# 105
R a_17258_n384# 100
R a_19254_n402# 256
R a_17774_158# 190
R a_16790_n402# 256
R DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN 111
= DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_11386_n387# 18
R a_14202_158# 19
R a_13850_158# 29
R a_14342_38# 105
R a_13482_n384# 100
R a_13998_158# 190
R DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q 111
= DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D
R a_9223_n425# 26
R a_7610_n387# 18
R a_11738_158# 19
R a_11386_158# 29
R a_11878_38# 105
R a_11018_n384# 100
R a_13014_n402# 256
R a_11534_158# 190
R a_10550_n402# 256
R DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN 111
= DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5146_n387# 18
R a_7962_158# 19
R a_7610_158# 29
R a_8102_38# 105
R a_7242_n384# 100
R a_7758_158# 190
R DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q 111
= DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D
R a_2983_n425# 26
R a_1370_n387# 18
R a_5498_158# 19
R a_5146_158# 29
R a_5638_38# 105
R a_4778_n384# 100
R a_6774_n402# 256
R a_5294_158# 190
R a_4310_n402# 256
R DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN 111
= DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n1094_n387# 18
R a_1722_158# 19
R a_1370_158# 29
R a_1862_38# 105
R a_1002_n384# 100
R a_1518_158# 190
R DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q 111
= DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D
R a_n742_158# 19
R a_n1094_158# 29
R a_n602_38# 105
R a_n1462_n384# 100
R a_534_n402# 256
R a_n946_158# 190
R a_n1930_n402# 256
R VSS 4216
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= VSS DFF_2phase_1$1_0.VSS
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= VSS DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= VSS DFF_2phase_1$1_1.VSS
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= VSS DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= VSS DFF_2phase_1$1_2.VSS
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= VSS DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= VSS DFF_2phase_1$1_3.VSS
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= VSS DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= VSS DFF_2phase_1$1_4.VSS
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= VSS DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= VSS DFF_2phase_1$1_5.VSS
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= VSS DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= VSS DFF_2phase_1$1_6.VSS
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= VSS DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= VSS DFF_2phase_1$1_7.VSS
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= VSS DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= VSS DFF_2phase_1$1_8.VSS
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW
= VSS DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS
= VSS DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS
= VSS DFF_2phase_1$1_9.VSS
