
---------- Begin Simulation Statistics ----------
final_tick                               196650630500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 235250                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664612                       # Number of bytes of host memory used
host_op_rate                                   433375                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   425.08                       # Real time elapsed on the host
host_tick_rate                              462620465                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.196651                       # Number of seconds simulated
sim_ticks                                196650630500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.933013                       # CPI: cycles per instruction
system.cpu.discardedOps                          4420                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       176225077                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.254258                       # IPC: instructions per cycle
system.cpu.numCycles                        393301261                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       217076184                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       650029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1308307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       658133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          126                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1316586                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            126                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658342                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650050                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650242                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648827                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986714                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2724                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     85064917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85064917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     85064979                       # number of overall hits
system.cpu.dcache.overall_hits::total        85064979                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1315724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1315724                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1315733                       # number of overall misses
system.cpu.dcache.overall_misses::total       1315733                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 189436618500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 189436618500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 189436618500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 189436618500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380712                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015232                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015232                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 143978.994455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 143978.994455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 143978.009596                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 143978.009596                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657739                       # number of writebacks
system.cpu.dcache.writebacks::total            657739                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       657598                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       657598                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       657598                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       657598                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       658126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       658126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       658131                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       658131                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  91628903500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  91628903500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  91629596000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  91629596000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007619                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 139226.992248                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 139226.992248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 139226.986725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 139226.986725                       # average overall mshr miss latency
system.cpu.dcache.replacements                 657875                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       110720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total       110720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17399500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17399500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 111535.256410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 111535.256410                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     83021041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83021041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1315549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1315549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 189417242500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 189417242500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 143983.418710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 143983.418710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       657579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       657579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       657970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       657970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  91611504000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  91611504000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 139233.557761                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 139233.557761                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           62                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            62                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.126761                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.126761                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       692500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       692500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.070423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.070423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       138500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       138500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.857122                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85723178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            658131                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.252454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            273500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.857122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5529028051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5529028051                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071272                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086497                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169199                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31972919                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31972919                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31972919                       # number of overall hits
system.cpu.icache.overall_hits::total        31972919                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          322                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            322                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          322                       # number of overall misses
system.cpu.icache.overall_misses::total           322                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30284000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30284000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30284000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30284000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31973241                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31973241                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31973241                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31973241                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94049.689441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94049.689441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94049.689441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94049.689441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          258                       # number of writebacks
system.cpu.icache.writebacks::total               258                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          322                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          322                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          322                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29962000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29962000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93049.689441                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93049.689441                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93049.689441                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93049.689441                       # average overall mshr miss latency
system.cpu.icache.replacements                    258                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31972919                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31972919                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          322                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           322                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30284000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30284000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31973241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31973241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94049.689441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94049.689441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          322                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          322                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93049.689441                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93049.689441                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.997195                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31973241                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               322                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99295.779503                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.997195                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63946804                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63946804                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 196650630500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218810                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   54                       # number of demand (read+write) hits
system.l2.demand_hits::total                      164                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 110                       # number of overall hits
system.l2.overall_hits::.cpu.data                  54                       # number of overall hits
system.l2.overall_hits::total                     164                       # number of overall hits
system.l2.demand_misses::.cpu.inst                212                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             658077                       # number of demand (read+write) misses
system.l2.demand_misses::total                 658289                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               212                       # number of overall misses
system.l2.overall_misses::.cpu.data            658077                       # number of overall misses
system.l2.overall_misses::total                658289                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27549500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  90641206000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      90668755500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27549500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  90641206000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     90668755500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           658131                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               658453                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          658131                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              658453                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.658385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999918                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999751                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.658385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999918                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999751                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 129950.471698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 137736.474607                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 137733.967148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 129950.471698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 137736.474607                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 137733.967148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              649788                       # number of writebacks
system.l2.writebacks::total                    649788                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        658073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            658285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       658073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           658285                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25429500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  84060044500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  84085474000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25429500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  84060044500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84085474000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.658385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999745                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.658385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999745                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 119950.471698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 127736.656116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 127734.148583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 119950.471698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 127736.656116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 127734.148583                       # average overall mshr miss latency
system.l2.replacements                         650148                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657739                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657739                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          231                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              231                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          231                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          231                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          657964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              657964                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  90624434500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   90624434500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        657970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            657970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137734.639737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137734.639737                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       657964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         657964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  84044794500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  84044794500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 127734.639737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 127734.639737                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27549500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27549500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.658385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.658385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 129950.471698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 129950.471698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25429500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25429500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.658385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.658385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 119950.471698                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 119950.471698                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16771500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16771500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          161                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           161                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.701863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.701863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 148420.353982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 148420.353982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15250000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15250000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.677019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.677019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 139908.256881                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 139908.256881                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8035.328189                       # Cycle average of tags in use
system.l2.tags.total_refs                     1316519                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    658340                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999755                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.617809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.284932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8030.425448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980875                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4808                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 674718116                       # Number of tag accesses
system.l2.tags.data_accesses                674718116                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5198304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000022644750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       215136                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       215136                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6503711                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4985038                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      658285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     649788                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5266280                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5198304                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5266280                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5198304                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  658154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  658154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  658155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  658156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  658157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  658160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  658161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 214865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 214975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 214976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 214980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 214986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 214993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 214999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 215006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 217768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 217786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 217801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 217802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 219679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 219679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 217026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 217032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 217021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 217003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 216996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 215112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 215107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 215100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       215136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.478804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.143749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    142.059228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       215135    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        215136                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       215136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.162767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.139013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.166465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              132      0.06%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.00%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.00%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.00%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.00%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.00%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              114      0.05%      0.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           210230     97.72%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              112      0.05%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             4516      2.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        215136                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               337041920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332691456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1713.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1691.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  196650501000                       # Total gap between requests
system.mem_ctrls.avgGap                     150336.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       108544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336933376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    332689984                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 551963.651090353378                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1713360263.037651300430                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1691781934.052837848663                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1696                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264584                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5198304                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     98908000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 357892992250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4885006430750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     58318.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     67981.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    939730.81                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       108544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336933376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     337041920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       108544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       108544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332691456                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332691456                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          212                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       658073                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         658285                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       649788                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        649788                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       551964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1713360263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1713912227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       551964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       551964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1691789419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1691789419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1691789419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       551964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1713360263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3405701646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5266280                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5198281                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       329040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       324792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       325009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       325040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            259249150250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26331400000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       357991900250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                49228.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           67978.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4824258                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4766205                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       874097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   766.198022                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   688.587147                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   282.450144                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26867      3.07%      3.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1069      0.12%      3.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3042      0.35%      3.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        28237      3.23%      6.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       351253     40.18%     46.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          316      0.04%     47.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           49      0.01%     47.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        18939      2.17%     49.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       444325     50.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       874097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             337041920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332689984                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1713.912227                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1691.781934                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   26.61                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              13.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3120058620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1658346690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18803275680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13570376580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15523347840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  49145026080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34128557280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  135948988770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   691.322415                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  86870347750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6566560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 103213722750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3121001100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1658851425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18797963520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13564650240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15523347840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  49359532470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33947920320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  135973266915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   691.445873                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  86432497250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6566560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 103651573250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       649788                       # Transaction distribution
system.membus.trans_dist::CleanEvict              234                       # Transaction distribution
system.membus.trans_dist::ReadExReq            657964                       # Transaction distribution
system.membus.trans_dist::ReadExResp           657964                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           321                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1966592                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1966592                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669733376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669733376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            658285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  658285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              658285                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         22123671000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21970351750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1307527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          258                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           657970                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          657970                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           322                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          161                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          902                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1974137                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1975039                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       296960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673725440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              674022400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          650148                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332691456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1308601                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000144                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012017                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1308412     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    189      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1308601                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 196650630500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         5922269000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2737000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5594115496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
