//
// Generated by Bluespec Compiler, version 2024.01 (build ae2a2fc)
//
// On Wed Nov 12 17:45:51 CET 2025
//
//
// Ports:
// Name                         I/O  size props
// S_CTRL_arready                 O     1
// S_CTRL_rvalid                  O     1
// S_CTRL_rdata                   O   512
// S_CTRL_rresp                   O     2
// S_CTRL_rlast                   O     1
// S_CTRL_awready                 O     1
// S_CTRL_wready                  O     1
// S_CTRL_bvalid                  O     1
// S_CTRL_bresp                   O     2
// S_AXIS_WRITE_tready            O     1
// M_AXIS_WRITE_tvalid            O     1
// M_AXIS_WRITE_tdata             O     8
// M_AXIS_WRITE_tlast             O     1
// M_AXIS_WRITE_tkeep             O     1
// M_AXIS_WRITE_tDest             O     4
// S_AXIS_READ_tready             O     1
// M_AXIS_READ_tvalid             O     1
// M_AXIS_READ_tdata              O   512
// M_AXIS_READ_tlast              O     1
// M_AXIS_READ_tkeep              O    64
// M_AXIS_READ_tDest              O     4
// S_AXI_PCIe_arready             O     1
// S_AXI_PCIe_rvalid              O     1
// S_AXI_PCIe_rdata               O   512
// S_AXI_PCIe_rresp               O     2
// S_AXI_PCIe_rlast               O     1
// S_AXI_PCIe_awready             O     1
// S_AXI_PCIe_wready              O     1
// S_AXI_PCIe_bvalid              O     1
// S_AXI_PCIe_bresp               O     2
// M_AXI_DDR_NVMe_arvalid         O     1
// M_AXI_DDR_NVMe_arid            O     1
// M_AXI_DDR_NVMe_araddr          O    64
// M_AXI_DDR_NVMe_arlen           O     8
// M_AXI_DDR_NVMe_arsize          O     3
// M_AXI_DDR_NVMe_arburst         O     2
// M_AXI_DDR_NVMe_arlock          O     1
// M_AXI_DDR_NVMe_arcache         O     4
// M_AXI_DDR_NVMe_arprot          O     3
// M_AXI_DDR_NVMe_arqos           O     4
// M_AXI_DDR_NVMe_arregion        O     4
// M_AXI_DDR_NVMe_rready          O     1
// M_AXI_DDR_NVMe_awvalid         O     1
// M_AXI_DDR_NVMe_awid            O     1
// M_AXI_DDR_NVMe_awaddr          O    64
// M_AXI_DDR_NVMe_awlen           O     8
// M_AXI_DDR_NVMe_awsize          O     3
// M_AXI_DDR_NVMe_awburst         O     2
// M_AXI_DDR_NVMe_awlock          O     1
// M_AXI_DDR_NVMe_awcache         O     4
// M_AXI_DDR_NVMe_awprot          O     3
// M_AXI_DDR_NVMe_awqos           O     4
// M_AXI_DDR_NVMe_awregion        O     4
// M_AXI_DDR_NVMe_wvalid          O     1
// M_AXI_DDR_NVMe_wdata           O   512
// M_AXI_DDR_NVMe_wstrb           O    64
// M_AXI_DDR_NVMe_wlast           O     1
// M_AXI_DDR_NVMe_bready          O     1
// S_AXI_Queues_arready           O     1
// S_AXI_Queues_rvalid            O     1
// S_AXI_Queues_rdata             O   512
// S_AXI_Queues_rresp             O     2
// S_AXI_Queues_rlast             O     1
// S_AXI_Queues_awready           O     1
// S_AXI_Queues_wready            O     1
// S_AXI_Queues_bvalid            O     1
// S_AXI_Queues_bresp             O     2
// M_AXI_Doorbells_arvalid        O     1
// M_AXI_Doorbells_araddr         O    64
// M_AXI_Doorbells_arprot         O     3
// M_AXI_Doorbells_rready         O     1
// M_AXI_Doorbells_awvalid        O     1
// M_AXI_Doorbells_awaddr         O    64
// M_AXI_Doorbells_awprot         O     3
// M_AXI_Doorbells_wvalid         O     1
// M_AXI_Doorbells_wdata          O    32
// M_AXI_Doorbells_wstrb          O     4
// M_AXI_Doorbells_bready         O     1
// aclk                           I     1 clock
// aresetn                        I     1 reset
// S_CTRL_arvalid                 I     1
// S_CTRL_araddr                  I    19 reg
// S_CTRL_arlen                   I     4 reg
// S_CTRL_arsize                  I     3 reg
// S_CTRL_arburst                 I     2 reg
// S_CTRL_arlock                  I     2 reg
// S_CTRL_arcache                 I     4 reg
// S_CTRL_arprot                  I     3 reg
// S_CTRL_rready                  I     1
// S_CTRL_awvalid                 I     1
// S_CTRL_awaddr                  I    19 reg
// S_CTRL_awlen                   I     4 reg
// S_CTRL_awsize                  I     3 reg
// S_CTRL_awburst                 I     2 reg
// S_CTRL_awlock                  I     2 reg
// S_CTRL_awcache                 I     4 reg
// S_CTRL_awprot                  I     3 reg
// S_CTRL_wvalid                  I     1
// S_CTRL_wdata                   I   512 reg
// S_CTRL_wstrb                   I    64 reg
// S_CTRL_wlast                   I     1 reg
// S_CTRL_bready                  I     1
// S_AXIS_WRITE_tvalid            I     1
// S_AXIS_WRITE_tdata             I   512 reg
// S_AXIS_WRITE_tkeep             I    64 reg
// S_AXIS_WRITE_tDest             I     4 reg
// S_AXIS_WRITE_tlast             I     1 reg
// M_AXIS_WRITE_tready            I     1
// S_AXIS_READ_tvalid             I     1
// S_AXIS_READ_tdata              I   512 reg
// S_AXIS_READ_tkeep              I    64 reg
// S_AXIS_READ_tDest              I     4 reg
// S_AXIS_READ_tlast              I     1 reg
// M_AXIS_READ_tready             I     1
// S_AXI_PCIe_arvalid             I     1
// S_AXI_PCIe_araddr              I    27 reg
// S_AXI_PCIe_arlen               I     8 reg
// S_AXI_PCIe_arsize              I     3 reg
// S_AXI_PCIe_arburst             I     2 reg
// S_AXI_PCIe_arlock              I     1 reg
// S_AXI_PCIe_arcache             I     4 reg
// S_AXI_PCIe_arprot              I     3 reg
// S_AXI_PCIe_arqos               I     4 reg
// S_AXI_PCIe_arregion            I     4 reg
// S_AXI_PCIe_rready              I     1
// S_AXI_PCIe_awvalid             I     1
// S_AXI_PCIe_awaddr              I    27 reg
// S_AXI_PCIe_awlen               I     8 reg
// S_AXI_PCIe_awsize              I     3 reg
// S_AXI_PCIe_awburst             I     2 reg
// S_AXI_PCIe_awlock              I     1 reg
// S_AXI_PCIe_awcache             I     4 reg
// S_AXI_PCIe_awprot              I     3 reg
// S_AXI_PCIe_awqos               I     4 reg
// S_AXI_PCIe_awregion            I     4 reg
// S_AXI_PCIe_wvalid              I     1
// S_AXI_PCIe_wdata               I   512 reg
// S_AXI_PCIe_wstrb               I    64 reg
// S_AXI_PCIe_wlast               I     1 reg
// S_AXI_PCIe_bready              I     1
// M_AXI_DDR_NVMe_arready         I     1
// M_AXI_DDR_NVMe_rvalid          I     1
// M_AXI_DDR_NVMe_rid             I     1 reg
// M_AXI_DDR_NVMe_rdata           I   512 reg
// M_AXI_DDR_NVMe_rresp           I     2 reg
// M_AXI_DDR_NVMe_rlast           I     1 reg
// M_AXI_DDR_NVMe_awready         I     1
// M_AXI_DDR_NVMe_wready          I     1
// M_AXI_DDR_NVMe_bvalid          I     1
// M_AXI_DDR_NVMe_bresp           I     2 reg
// M_AXI_DDR_NVMe_bid             I     1 reg
// S_AXI_Queues_arvalid           I     1
// S_AXI_Queues_araddr            I    13 reg
// S_AXI_Queues_arlen             I     8 reg
// S_AXI_Queues_arsize            I     3 reg
// S_AXI_Queues_arburst           I     2 reg
// S_AXI_Queues_arlock            I     1 reg
// S_AXI_Queues_arcache           I     4 reg
// S_AXI_Queues_arprot            I     3 reg
// S_AXI_Queues_arqos             I     4 reg
// S_AXI_Queues_arregion          I     4 reg
// S_AXI_Queues_rready            I     1
// S_AXI_Queues_awvalid           I     1
// S_AXI_Queues_awaddr            I    13 reg
// S_AXI_Queues_awlen             I     8 reg
// S_AXI_Queues_awsize            I     3 reg
// S_AXI_Queues_awburst           I     2 reg
// S_AXI_Queues_awlock            I     1 reg
// S_AXI_Queues_awcache           I     4 reg
// S_AXI_Queues_awprot            I     3 reg
// S_AXI_Queues_awqos             I     4 reg
// S_AXI_Queues_awregion          I     4 reg
// S_AXI_Queues_wvalid            I     1
// S_AXI_Queues_wdata             I   512 reg
// S_AXI_Queues_wstrb             I    64 reg
// S_AXI_Queues_wlast             I     1 reg
// S_AXI_Queues_bready            I     1
// M_AXI_Doorbells_arready        I     1
// M_AXI_Doorbells_rvalid         I     1
// M_AXI_Doorbells_rdata          I    32 reg
// M_AXI_Doorbells_rresp          I     2 reg
// M_AXI_Doorbells_awready        I     1
// M_AXI_Doorbells_wready         I     1
// M_AXI_Doorbells_bvalid         I     1
// M_AXI_Doorbells_bresp          I     2 reg
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkNvmeStreamerDram(aclk,
			  aresetn,

			  S_CTRL_arvalid,

			  S_CTRL_arready,

			  S_CTRL_araddr,
			  S_CTRL_arlen,
			  S_CTRL_arsize,
			  S_CTRL_arburst,
			  S_CTRL_arlock,
			  S_CTRL_arcache,
			  S_CTRL_arprot,

			  S_CTRL_rready,

			  S_CTRL_rvalid,

			  S_CTRL_rdata,

			  S_CTRL_rresp,

			  S_CTRL_rlast,

			  S_CTRL_awready,

			  S_CTRL_awvalid,

			  S_CTRL_awaddr,
			  S_CTRL_awlen,
			  S_CTRL_awsize,
			  S_CTRL_awburst,
			  S_CTRL_awlock,
			  S_CTRL_awcache,
			  S_CTRL_awprot,

			  S_CTRL_wready,

			  S_CTRL_wvalid,

			  S_CTRL_wdata,
			  S_CTRL_wstrb,
			  S_CTRL_wlast,

			  S_CTRL_bready,

			  S_CTRL_bvalid,

			  S_CTRL_bresp,

			  S_AXIS_WRITE_tready,

			  S_AXIS_WRITE_tvalid,

			  S_AXIS_WRITE_tdata,

			  S_AXIS_WRITE_tkeep,

			  S_AXIS_WRITE_tDest,

			  S_AXIS_WRITE_tlast,

			  M_AXIS_WRITE_tvalid,

			  M_AXIS_WRITE_tready,

			  M_AXIS_WRITE_tdata,

			  M_AXIS_WRITE_tlast,

			  M_AXIS_WRITE_tkeep,

			  M_AXIS_WRITE_tDest,

			  S_AXIS_READ_tready,

			  S_AXIS_READ_tvalid,

			  S_AXIS_READ_tdata,

			  S_AXIS_READ_tkeep,

			  S_AXIS_READ_tDest,

			  S_AXIS_READ_tlast,

			  M_AXIS_READ_tvalid,

			  M_AXIS_READ_tready,

			  M_AXIS_READ_tdata,

			  M_AXIS_READ_tlast,

			  M_AXIS_READ_tkeep,

			  M_AXIS_READ_tDest,

			  S_AXI_PCIe_arvalid,

			  S_AXI_PCIe_arready,

			  S_AXI_PCIe_araddr,
			  S_AXI_PCIe_arlen,
			  S_AXI_PCIe_arsize,
			  S_AXI_PCIe_arburst,
			  S_AXI_PCIe_arlock,
			  S_AXI_PCIe_arcache,
			  S_AXI_PCIe_arprot,
			  S_AXI_PCIe_arqos,
			  S_AXI_PCIe_arregion,

			  S_AXI_PCIe_rready,

			  S_AXI_PCIe_rvalid,

			  S_AXI_PCIe_rdata,

			  S_AXI_PCIe_rresp,

			  S_AXI_PCIe_rlast,

			  S_AXI_PCIe_awready,

			  S_AXI_PCIe_awvalid,

			  S_AXI_PCIe_awaddr,
			  S_AXI_PCIe_awlen,
			  S_AXI_PCIe_awsize,
			  S_AXI_PCIe_awburst,
			  S_AXI_PCIe_awlock,
			  S_AXI_PCIe_awcache,
			  S_AXI_PCIe_awprot,
			  S_AXI_PCIe_awqos,
			  S_AXI_PCIe_awregion,

			  S_AXI_PCIe_wready,

			  S_AXI_PCIe_wvalid,

			  S_AXI_PCIe_wdata,
			  S_AXI_PCIe_wstrb,
			  S_AXI_PCIe_wlast,

			  S_AXI_PCIe_bready,

			  S_AXI_PCIe_bvalid,

			  S_AXI_PCIe_bresp,

			  M_AXI_DDR_NVMe_arvalid,

			  M_AXI_DDR_NVMe_arready,

			  M_AXI_DDR_NVMe_arid,

			  M_AXI_DDR_NVMe_araddr,

			  M_AXI_DDR_NVMe_arlen,

			  M_AXI_DDR_NVMe_arsize,

			  M_AXI_DDR_NVMe_arburst,

			  M_AXI_DDR_NVMe_arlock,

			  M_AXI_DDR_NVMe_arcache,

			  M_AXI_DDR_NVMe_arprot,

			  M_AXI_DDR_NVMe_arqos,

			  M_AXI_DDR_NVMe_arregion,

			  M_AXI_DDR_NVMe_rready,

			  M_AXI_DDR_NVMe_rvalid,

			  M_AXI_DDR_NVMe_rid,
			  M_AXI_DDR_NVMe_rdata,
			  M_AXI_DDR_NVMe_rresp,
			  M_AXI_DDR_NVMe_rlast,

			  M_AXI_DDR_NVMe_awready,

			  M_AXI_DDR_NVMe_awvalid,

			  M_AXI_DDR_NVMe_awid,

			  M_AXI_DDR_NVMe_awaddr,

			  M_AXI_DDR_NVMe_awlen,

			  M_AXI_DDR_NVMe_awsize,

			  M_AXI_DDR_NVMe_awburst,

			  M_AXI_DDR_NVMe_awlock,

			  M_AXI_DDR_NVMe_awcache,

			  M_AXI_DDR_NVMe_awprot,

			  M_AXI_DDR_NVMe_awqos,

			  M_AXI_DDR_NVMe_awregion,

			  M_AXI_DDR_NVMe_wready,

			  M_AXI_DDR_NVMe_wvalid,

			  M_AXI_DDR_NVMe_wdata,

			  M_AXI_DDR_NVMe_wstrb,

			  M_AXI_DDR_NVMe_wlast,

			  M_AXI_DDR_NVMe_bvalid,

			  M_AXI_DDR_NVMe_bready,

			  M_AXI_DDR_NVMe_bresp,
			  M_AXI_DDR_NVMe_bid,

			  S_AXI_Queues_arvalid,

			  S_AXI_Queues_arready,

			  S_AXI_Queues_araddr,
			  S_AXI_Queues_arlen,
			  S_AXI_Queues_arsize,
			  S_AXI_Queues_arburst,
			  S_AXI_Queues_arlock,
			  S_AXI_Queues_arcache,
			  S_AXI_Queues_arprot,
			  S_AXI_Queues_arqos,
			  S_AXI_Queues_arregion,

			  S_AXI_Queues_rready,

			  S_AXI_Queues_rvalid,

			  S_AXI_Queues_rdata,

			  S_AXI_Queues_rresp,

			  S_AXI_Queues_rlast,

			  S_AXI_Queues_awready,

			  S_AXI_Queues_awvalid,

			  S_AXI_Queues_awaddr,
			  S_AXI_Queues_awlen,
			  S_AXI_Queues_awsize,
			  S_AXI_Queues_awburst,
			  S_AXI_Queues_awlock,
			  S_AXI_Queues_awcache,
			  S_AXI_Queues_awprot,
			  S_AXI_Queues_awqos,
			  S_AXI_Queues_awregion,

			  S_AXI_Queues_wready,

			  S_AXI_Queues_wvalid,

			  S_AXI_Queues_wdata,
			  S_AXI_Queues_wstrb,
			  S_AXI_Queues_wlast,

			  S_AXI_Queues_bready,

			  S_AXI_Queues_bvalid,

			  S_AXI_Queues_bresp,

			  M_AXI_Doorbells_arvalid,

			  M_AXI_Doorbells_arready,

			  M_AXI_Doorbells_araddr,

			  M_AXI_Doorbells_arprot,

			  M_AXI_Doorbells_rready,

			  M_AXI_Doorbells_rvalid,

			  M_AXI_Doorbells_rdata,

			  M_AXI_Doorbells_rresp,

			  M_AXI_Doorbells_awready,

			  M_AXI_Doorbells_awvalid,

			  M_AXI_Doorbells_awaddr,

			  M_AXI_Doorbells_awprot,

			  M_AXI_Doorbells_wready,

			  M_AXI_Doorbells_wvalid,

			  M_AXI_Doorbells_wdata,

			  M_AXI_Doorbells_wstrb,

			  M_AXI_Doorbells_bvalid,

			  M_AXI_Doorbells_bready,

			  M_AXI_Doorbells_bresp);
  parameter [63 : 0] pcie_nvme_base_address = 64'b0;
  parameter [0 : 0] host_ddr = 1'b0;
  input  aclk;
  input  aresetn;

  // action method ifc_s_ctrl_rd_parvalid
  input  S_CTRL_arvalid;

  // value method ifc_s_ctrl_rd_arready
  output S_CTRL_arready;

  // action method ifc_s_ctrl_rd_parchannel
  input  [18 : 0] S_CTRL_araddr;
  input  [3 : 0] S_CTRL_arlen;
  input  [2 : 0] S_CTRL_arsize;
  input  [1 : 0] S_CTRL_arburst;
  input  [1 : 0] S_CTRL_arlock;
  input  [3 : 0] S_CTRL_arcache;
  input  [2 : 0] S_CTRL_arprot;

  // action method ifc_s_ctrl_rd_prready
  input  S_CTRL_rready;

  // value method ifc_s_ctrl_rd_rvalid
  output S_CTRL_rvalid;

  // value method ifc_s_ctrl_rd_rid

  // value method ifc_s_ctrl_rd_rdata
  output [511 : 0] S_CTRL_rdata;

  // value method ifc_s_ctrl_rd_rresp
  output [1 : 0] S_CTRL_rresp;

  // value method ifc_s_ctrl_rd_rlast
  output S_CTRL_rlast;

  // value method ifc_s_ctrl_wr_awready
  output S_CTRL_awready;

  // action method ifc_s_ctrl_wr_pawvalid
  input  S_CTRL_awvalid;

  // action method ifc_s_ctrl_wr_pawchannel
  input  [18 : 0] S_CTRL_awaddr;
  input  [3 : 0] S_CTRL_awlen;
  input  [2 : 0] S_CTRL_awsize;
  input  [1 : 0] S_CTRL_awburst;
  input  [1 : 0] S_CTRL_awlock;
  input  [3 : 0] S_CTRL_awcache;
  input  [2 : 0] S_CTRL_awprot;

  // value method ifc_s_ctrl_wr_wready
  output S_CTRL_wready;

  // action method ifc_s_ctrl_wr_pwvalid
  input  S_CTRL_wvalid;

  // action method ifc_s_ctrl_wr_pwchannel
  input  [511 : 0] S_CTRL_wdata;
  input  [63 : 0] S_CTRL_wstrb;
  input  S_CTRL_wlast;

  // action method ifc_s_ctrl_wr_pbready
  input  S_CTRL_bready;

  // value method ifc_s_ctrl_wr_bvalid
  output S_CTRL_bvalid;

  // value method ifc_s_ctrl_wr_bresp
  output [1 : 0] S_CTRL_bresp;

  // value method ifc_s_ctrl_wr_bid

  // value method ifc_s_axis_write_tready
  output S_AXIS_WRITE_tready;

  // action method ifc_s_axis_write_ptvalid
  input  S_AXIS_WRITE_tvalid;

  // action method ifc_s_axis_write_ptdata
  input  [511 : 0] S_AXIS_WRITE_tdata;

  // action method ifc_s_axis_write_ptuser

  // action method ifc_s_axis_write_ptkeep
  input  [63 : 0] S_AXIS_WRITE_tkeep;

  // action method ifc_s_axis_write_ptDest
  input  [3 : 0] S_AXIS_WRITE_tDest;

  // action method ifc_s_axis_write_ptlast
  input  S_AXIS_WRITE_tlast;

  // value method ifc_m_axis_write_tvalid
  output M_AXIS_WRITE_tvalid;

  // action method ifc_m_axis_write_ptready
  input  M_AXIS_WRITE_tready;

  // value method ifc_m_axis_write_tdata
  output [7 : 0] M_AXIS_WRITE_tdata;

  // value method ifc_m_axis_write_tlast
  output M_AXIS_WRITE_tlast;

  // value method ifc_m_axis_write_tuser

  // value method ifc_m_axis_write_tkeep
  output M_AXIS_WRITE_tkeep;

  // value method ifc_m_axis_write_tDest
  output [3 : 0] M_AXIS_WRITE_tDest;

  // value method ifc_s_axis_read_tready
  output S_AXIS_READ_tready;

  // action method ifc_s_axis_read_ptvalid
  input  S_AXIS_READ_tvalid;

  // action method ifc_s_axis_read_ptdata
  input  [511 : 0] S_AXIS_READ_tdata;

  // action method ifc_s_axis_read_ptuser

  // action method ifc_s_axis_read_ptkeep
  input  [63 : 0] S_AXIS_READ_tkeep;

  // action method ifc_s_axis_read_ptDest
  input  [3 : 0] S_AXIS_READ_tDest;

  // action method ifc_s_axis_read_ptlast
  input  S_AXIS_READ_tlast;

  // value method ifc_m_axis_read_tvalid
  output M_AXIS_READ_tvalid;

  // action method ifc_m_axis_read_ptready
  input  M_AXIS_READ_tready;

  // value method ifc_m_axis_read_tdata
  output [511 : 0] M_AXIS_READ_tdata;

  // value method ifc_m_axis_read_tlast
  output M_AXIS_READ_tlast;

  // value method ifc_m_axis_read_tuser

  // value method ifc_m_axis_read_tkeep
  output [63 : 0] M_AXIS_READ_tkeep;

  // value method ifc_m_axis_read_tDest
  output [3 : 0] M_AXIS_READ_tDest;

  // action method ifc_s_pcie_data_rd_parvalid
  input  S_AXI_PCIe_arvalid;

  // value method ifc_s_pcie_data_rd_arready
  output S_AXI_PCIe_arready;

  // action method ifc_s_pcie_data_rd_parchannel
  input  [26 : 0] S_AXI_PCIe_araddr;
  input  [7 : 0] S_AXI_PCIe_arlen;
  input  [2 : 0] S_AXI_PCIe_arsize;
  input  [1 : 0] S_AXI_PCIe_arburst;
  input  S_AXI_PCIe_arlock;
  input  [3 : 0] S_AXI_PCIe_arcache;
  input  [2 : 0] S_AXI_PCIe_arprot;
  input  [3 : 0] S_AXI_PCIe_arqos;
  input  [3 : 0] S_AXI_PCIe_arregion;

  // action method ifc_s_pcie_data_rd_prready
  input  S_AXI_PCIe_rready;

  // value method ifc_s_pcie_data_rd_rvalid
  output S_AXI_PCIe_rvalid;

  // value method ifc_s_pcie_data_rd_rid

  // value method ifc_s_pcie_data_rd_rdata
  output [511 : 0] S_AXI_PCIe_rdata;

  // value method ifc_s_pcie_data_rd_rresp
  output [1 : 0] S_AXI_PCIe_rresp;

  // value method ifc_s_pcie_data_rd_rlast
  output S_AXI_PCIe_rlast;

  // value method ifc_s_pcie_data_rd_ruser

  // value method ifc_s_pcie_data_wr_awready
  output S_AXI_PCIe_awready;

  // action method ifc_s_pcie_data_wr_pawvalid
  input  S_AXI_PCIe_awvalid;

  // action method ifc_s_pcie_data_wr_pawchannel
  input  [26 : 0] S_AXI_PCIe_awaddr;
  input  [7 : 0] S_AXI_PCIe_awlen;
  input  [2 : 0] S_AXI_PCIe_awsize;
  input  [1 : 0] S_AXI_PCIe_awburst;
  input  S_AXI_PCIe_awlock;
  input  [3 : 0] S_AXI_PCIe_awcache;
  input  [2 : 0] S_AXI_PCIe_awprot;
  input  [3 : 0] S_AXI_PCIe_awqos;
  input  [3 : 0] S_AXI_PCIe_awregion;

  // value method ifc_s_pcie_data_wr_wready
  output S_AXI_PCIe_wready;

  // action method ifc_s_pcie_data_wr_pwvalid
  input  S_AXI_PCIe_wvalid;

  // action method ifc_s_pcie_data_wr_pwchannel
  input  [511 : 0] S_AXI_PCIe_wdata;
  input  [63 : 0] S_AXI_PCIe_wstrb;
  input  S_AXI_PCIe_wlast;

  // action method ifc_s_pcie_data_wr_pbready
  input  S_AXI_PCIe_bready;

  // value method ifc_s_pcie_data_wr_bvalid
  output S_AXI_PCIe_bvalid;

  // value method ifc_s_pcie_data_wr_bresp
  output [1 : 0] S_AXI_PCIe_bresp;

  // value method ifc_s_pcie_data_wr_bid

  // value method ifc_s_pcie_data_wr_buser

  // value method ifc_m_ddr_data_rd_arvalid
  output M_AXI_DDR_NVMe_arvalid;

  // action method ifc_m_ddr_data_rd_parready
  input  M_AXI_DDR_NVMe_arready;

  // value method ifc_m_ddr_data_rd_arid
  output M_AXI_DDR_NVMe_arid;

  // value method ifc_m_ddr_data_rd_araddr
  output [63 : 0] M_AXI_DDR_NVMe_araddr;

  // value method ifc_m_ddr_data_rd_arlen
  output [7 : 0] M_AXI_DDR_NVMe_arlen;

  // value method ifc_m_ddr_data_rd_arsize
  output [2 : 0] M_AXI_DDR_NVMe_arsize;

  // value method ifc_m_ddr_data_rd_arburst
  output [1 : 0] M_AXI_DDR_NVMe_arburst;

  // value method ifc_m_ddr_data_rd_arlock
  output M_AXI_DDR_NVMe_arlock;

  // value method ifc_m_ddr_data_rd_arcache
  output [3 : 0] M_AXI_DDR_NVMe_arcache;

  // value method ifc_m_ddr_data_rd_arprot
  output [2 : 0] M_AXI_DDR_NVMe_arprot;

  // value method ifc_m_ddr_data_rd_arqos
  output [3 : 0] M_AXI_DDR_NVMe_arqos;

  // value method ifc_m_ddr_data_rd_arregion
  output [3 : 0] M_AXI_DDR_NVMe_arregion;

  // value method ifc_m_ddr_data_rd_aruser

  // value method ifc_m_ddr_data_rd_rready
  output M_AXI_DDR_NVMe_rready;

  // action method ifc_m_ddr_data_rd_prvalid
  input  M_AXI_DDR_NVMe_rvalid;

  // action method ifc_m_ddr_data_rd_prchannel
  input  M_AXI_DDR_NVMe_rid;
  input  [511 : 0] M_AXI_DDR_NVMe_rdata;
  input  [1 : 0] M_AXI_DDR_NVMe_rresp;
  input  M_AXI_DDR_NVMe_rlast;

  // action method ifc_m_ddr_data_wr_pawready
  input  M_AXI_DDR_NVMe_awready;

  // value method ifc_m_ddr_data_wr_awvalid
  output M_AXI_DDR_NVMe_awvalid;

  // value method ifc_m_ddr_data_wr_awid
  output M_AXI_DDR_NVMe_awid;

  // value method ifc_m_ddr_data_wr_awaddr
  output [63 : 0] M_AXI_DDR_NVMe_awaddr;

  // value method ifc_m_ddr_data_wr_awlen
  output [7 : 0] M_AXI_DDR_NVMe_awlen;

  // value method ifc_m_ddr_data_wr_awsize
  output [2 : 0] M_AXI_DDR_NVMe_awsize;

  // value method ifc_m_ddr_data_wr_awburst
  output [1 : 0] M_AXI_DDR_NVMe_awburst;

  // value method ifc_m_ddr_data_wr_awlock
  output M_AXI_DDR_NVMe_awlock;

  // value method ifc_m_ddr_data_wr_awcache
  output [3 : 0] M_AXI_DDR_NVMe_awcache;

  // value method ifc_m_ddr_data_wr_awprot
  output [2 : 0] M_AXI_DDR_NVMe_awprot;

  // value method ifc_m_ddr_data_wr_awqos
  output [3 : 0] M_AXI_DDR_NVMe_awqos;

  // value method ifc_m_ddr_data_wr_awregion
  output [3 : 0] M_AXI_DDR_NVMe_awregion;

  // value method ifc_m_ddr_data_wr_awuser

  // action method ifc_m_ddr_data_wr_pwready
  input  M_AXI_DDR_NVMe_wready;

  // value method ifc_m_ddr_data_wr_wvalid
  output M_AXI_DDR_NVMe_wvalid;

  // value method ifc_m_ddr_data_wr_wdata
  output [511 : 0] M_AXI_DDR_NVMe_wdata;

  // value method ifc_m_ddr_data_wr_wstrb
  output [63 : 0] M_AXI_DDR_NVMe_wstrb;

  // value method ifc_m_ddr_data_wr_wlast
  output M_AXI_DDR_NVMe_wlast;

  // value method ifc_m_ddr_data_wr_wuser

  // action method ifc_m_ddr_data_wr_pbvalid
  input  M_AXI_DDR_NVMe_bvalid;

  // value method ifc_m_ddr_data_wr_bready
  output M_AXI_DDR_NVMe_bready;

  // action method ifc_m_ddr_data_wr_bin
  input  [1 : 0] M_AXI_DDR_NVMe_bresp;
  input  M_AXI_DDR_NVMe_bid;

  // action method ifc_s_rd_parvalid
  input  S_AXI_Queues_arvalid;

  // value method ifc_s_rd_arready
  output S_AXI_Queues_arready;

  // action method ifc_s_rd_parchannel
  input  [12 : 0] S_AXI_Queues_araddr;
  input  [7 : 0] S_AXI_Queues_arlen;
  input  [2 : 0] S_AXI_Queues_arsize;
  input  [1 : 0] S_AXI_Queues_arburst;
  input  S_AXI_Queues_arlock;
  input  [3 : 0] S_AXI_Queues_arcache;
  input  [2 : 0] S_AXI_Queues_arprot;
  input  [3 : 0] S_AXI_Queues_arqos;
  input  [3 : 0] S_AXI_Queues_arregion;

  // action method ifc_s_rd_prready
  input  S_AXI_Queues_rready;

  // value method ifc_s_rd_rvalid
  output S_AXI_Queues_rvalid;

  // value method ifc_s_rd_rid

  // value method ifc_s_rd_rdata
  output [511 : 0] S_AXI_Queues_rdata;

  // value method ifc_s_rd_rresp
  output [1 : 0] S_AXI_Queues_rresp;

  // value method ifc_s_rd_rlast
  output S_AXI_Queues_rlast;

  // value method ifc_s_rd_ruser

  // value method ifc_s_wr_awready
  output S_AXI_Queues_awready;

  // action method ifc_s_wr_pawvalid
  input  S_AXI_Queues_awvalid;

  // action method ifc_s_wr_pawchannel
  input  [12 : 0] S_AXI_Queues_awaddr;
  input  [7 : 0] S_AXI_Queues_awlen;
  input  [2 : 0] S_AXI_Queues_awsize;
  input  [1 : 0] S_AXI_Queues_awburst;
  input  S_AXI_Queues_awlock;
  input  [3 : 0] S_AXI_Queues_awcache;
  input  [2 : 0] S_AXI_Queues_awprot;
  input  [3 : 0] S_AXI_Queues_awqos;
  input  [3 : 0] S_AXI_Queues_awregion;

  // value method ifc_s_wr_wready
  output S_AXI_Queues_wready;

  // action method ifc_s_wr_pwvalid
  input  S_AXI_Queues_wvalid;

  // action method ifc_s_wr_pwchannel
  input  [511 : 0] S_AXI_Queues_wdata;
  input  [63 : 0] S_AXI_Queues_wstrb;
  input  S_AXI_Queues_wlast;

  // action method ifc_s_wr_pbready
  input  S_AXI_Queues_bready;

  // value method ifc_s_wr_bvalid
  output S_AXI_Queues_bvalid;

  // value method ifc_s_wr_bresp
  output [1 : 0] S_AXI_Queues_bresp;

  // value method ifc_s_wr_bid

  // value method ifc_s_wr_buser

  // value method ifc_m_rd_arvalid
  output M_AXI_Doorbells_arvalid;

  // action method ifc_m_rd_parready
  input  M_AXI_Doorbells_arready;

  // value method ifc_m_rd_araddr
  output [63 : 0] M_AXI_Doorbells_araddr;

  // value method ifc_m_rd_arprot
  output [2 : 0] M_AXI_Doorbells_arprot;

  // value method ifc_m_rd_rready
  output M_AXI_Doorbells_rready;

  // action method ifc_m_rd_prvalid
  input  M_AXI_Doorbells_rvalid;

  // action method ifc_m_rd_prdata
  input  [31 : 0] M_AXI_Doorbells_rdata;

  // action method ifc_m_rd_prresp
  input  [1 : 0] M_AXI_Doorbells_rresp;

  // action method ifc_m_wr_pawready
  input  M_AXI_Doorbells_awready;

  // value method ifc_m_wr_awvalid
  output M_AXI_Doorbells_awvalid;

  // value method ifc_m_wr_awaddr
  output [63 : 0] M_AXI_Doorbells_awaddr;

  // value method ifc_m_wr_awprot
  output [2 : 0] M_AXI_Doorbells_awprot;

  // action method ifc_m_wr_pwready
  input  M_AXI_Doorbells_wready;

  // value method ifc_m_wr_wvalid
  output M_AXI_Doorbells_wvalid;

  // value method ifc_m_wr_wdata
  output [31 : 0] M_AXI_Doorbells_wdata;

  // value method ifc_m_wr_wstrb
  output [3 : 0] M_AXI_Doorbells_wstrb;

  // action method ifc_m_wr_pbvalid
  input  M_AXI_Doorbells_bvalid;

  // value method ifc_m_wr_bready
  output M_AXI_Doorbells_bready;

  // action method ifc_m_wr_pbresp
  input  [1 : 0] M_AXI_Doorbells_bresp;

  // signals for module outputs
  wire [511 : 0] M_AXIS_READ_tdata,
		 M_AXI_DDR_NVMe_wdata,
		 S_AXI_PCIe_rdata,
		 S_AXI_Queues_rdata,
		 S_CTRL_rdata;
  wire [63 : 0] M_AXIS_READ_tkeep,
		M_AXI_DDR_NVMe_araddr,
		M_AXI_DDR_NVMe_awaddr,
		M_AXI_DDR_NVMe_wstrb,
		M_AXI_Doorbells_araddr,
		M_AXI_Doorbells_awaddr;
  wire [31 : 0] M_AXI_Doorbells_wdata;
  wire [7 : 0] M_AXIS_WRITE_tdata, M_AXI_DDR_NVMe_arlen, M_AXI_DDR_NVMe_awlen;
  wire [3 : 0] M_AXIS_READ_tDest,
	       M_AXIS_WRITE_tDest,
	       M_AXI_DDR_NVMe_arcache,
	       M_AXI_DDR_NVMe_arqos,
	       M_AXI_DDR_NVMe_arregion,
	       M_AXI_DDR_NVMe_awcache,
	       M_AXI_DDR_NVMe_awqos,
	       M_AXI_DDR_NVMe_awregion,
	       M_AXI_Doorbells_wstrb;
  wire [2 : 0] M_AXI_DDR_NVMe_arprot,
	       M_AXI_DDR_NVMe_arsize,
	       M_AXI_DDR_NVMe_awprot,
	       M_AXI_DDR_NVMe_awsize,
	       M_AXI_Doorbells_arprot,
	       M_AXI_Doorbells_awprot;
  wire [1 : 0] M_AXI_DDR_NVMe_arburst,
	       M_AXI_DDR_NVMe_awburst,
	       S_AXI_PCIe_bresp,
	       S_AXI_PCIe_rresp,
	       S_AXI_Queues_bresp,
	       S_AXI_Queues_rresp,
	       S_CTRL_bresp,
	       S_CTRL_rresp;
  wire M_AXIS_READ_tlast,
       M_AXIS_READ_tvalid,
       M_AXIS_WRITE_tkeep,
       M_AXIS_WRITE_tlast,
       M_AXIS_WRITE_tvalid,
       M_AXI_DDR_NVMe_arid,
       M_AXI_DDR_NVMe_arlock,
       M_AXI_DDR_NVMe_arvalid,
       M_AXI_DDR_NVMe_awid,
       M_AXI_DDR_NVMe_awlock,
       M_AXI_DDR_NVMe_awvalid,
       M_AXI_DDR_NVMe_bready,
       M_AXI_DDR_NVMe_rready,
       M_AXI_DDR_NVMe_wlast,
       M_AXI_DDR_NVMe_wvalid,
       M_AXI_Doorbells_arvalid,
       M_AXI_Doorbells_awvalid,
       M_AXI_Doorbells_bready,
       M_AXI_Doorbells_rready,
       M_AXI_Doorbells_wvalid,
       S_AXIS_READ_tready,
       S_AXIS_WRITE_tready,
       S_AXI_PCIe_arready,
       S_AXI_PCIe_awready,
       S_AXI_PCIe_bvalid,
       S_AXI_PCIe_rlast,
       S_AXI_PCIe_rvalid,
       S_AXI_PCIe_wready,
       S_AXI_Queues_arready,
       S_AXI_Queues_awready,
       S_AXI_Queues_bvalid,
       S_AXI_Queues_rlast,
       S_AXI_Queues_rvalid,
       S_AXI_Queues_wready,
       S_CTRL_arready,
       S_CTRL_awready,
       S_CTRL_bvalid,
       S_CTRL_rlast,
       S_CTRL_rvalid,
       S_CTRL_wready;

  // inlined wires
  wire [576 : 0] axiCtrlWr_arinpkg_data$wget,
		 axiPcieWr_arinpkg_data$wget,
		 nvme_queues_s_wr_arinpkg_data$wget;
  wire [575 : 0] pcieWriteDataBuffer_wDataOut$wget;
  wire [515 : 0] axiDdrRd_rinpkg$wget;
  wire [512 : 0] pcieReadDataBuffer_wDataIn$wget,
		 pcieReadDataBuffer_wDataOut$wget,
		 readBackBufferFifo_wDataIn$wget,
		 readBackBufferFifo_wDataOut$wget;
  wire [67 : 0] nvme_queues_m_wr_addrOut_rv$port0__write_1,
		nvme_queues_m_wr_addrOut_rv$port1__read,
		nvme_queues_m_wr_addrOut_rv$port2__read;
  wire [63 : 0] cmd_completed$port0__write_1,
		cmd_completed$port1__write_1,
		cmd_completed$port2__read;
  wire [56 : 0] nextPcieReadRq_rv$port1__read,
		nextPcieReadRq_rv$port1__write_1,
		nextPcieReadRq_rv$port2__read,
		nextPcieWriteRq_rv$port1__read,
		nextPcieWriteRq_rv$port1__write_1,
		nextPcieWriteRq_rv$port2__read;
  wire [55 : 0] axiPcieRd_arinpkg$wget, axiPcieWr_arinpkg_addr$wget;
  wire [41 : 0] nvme_queues_s_rd_arinpkg$wget,
		nvme_queues_s_wr_arinpkg_addr$wget;
  wire [36 : 0] axiCtrlRd_arinpkg$wget,
		axiCtrlWr_arinpkg_addr$wget,
		nvme_queues_m_wr_dataOut_rv$port0__write_1,
		nvme_queues_m_wr_dataOut_rv$port1__read,
		nvme_queues_m_wr_dataOut_rv$port2__read;
  wire [8 : 0] bufferFifoCount$port0__write_1,
	       bufferFifoCount$port1__write_1,
	       bufferFifoCount$port2__read;
  wire [2 : 0] axiDdrWr_rinpkg$wget;
  wire decrAvailablePagesWire$whas,
       deqLocalWriteDataWire$whas,
       deqLocalWriteRqWire$whas,
       deqPcieWriteDataWire$whas,
       deqPcieWriteRqWire$whas,
       incrAvailablePagesWire$whas,
       nextPcieReadRq_rv$EN_port0__write,
       nextPcieWriteRq_rv$EN_port0__write,
       pcieReadDataBuffer_pwEnqueue$whas,
       writeBufferFull$EN_port0__write,
       writeBufferFull$port1__read,
       writeBufferFull$port2__read;

  // register activeCSRRead
  reg [23 : 0] activeCSRRead;
  wire [23 : 0] activeCSRRead$D_IN;
  wire activeCSRRead$EN;

  // register activeCSRWrite
  reg [23 : 0] activeCSRWrite;
  wire [23 : 0] activeCSRWrite$D_IN;
  wire activeCSRWrite$EN;

  // register activeReadBack
  reg activeReadBack;
  wire activeReadBack$D_IN, activeReadBack$EN;

  // register availablePages
  reg [14 : 0] availablePages;
  wire [14 : 0] availablePages$D_IN;
  wire availablePages$EN;

  // register axiCtrlRd_isRst_isInReset
  reg axiCtrlRd_isRst_isInReset;
  wire axiCtrlRd_isRst_isInReset$D_IN, axiCtrlRd_isRst_isInReset$EN;

  // register axiCtrlWr_isRst_isInReset
  reg axiCtrlWr_isRst_isInReset;
  wire axiCtrlWr_isRst_isInReset$D_IN, axiCtrlWr_isRst_isInReset$EN;

  // register axiDdrRd_isRst_isInReset
  reg axiDdrRd_isRst_isInReset;
  wire axiDdrRd_isRst_isInReset$D_IN, axiDdrRd_isRst_isInReset$EN;

  // register axiDdrWr_isRst_isInReset
  reg axiDdrWr_isRst_isInReset;
  wire axiDdrWr_isRst_isInReset$D_IN, axiDdrWr_isRst_isInReset$EN;

  // register axiPcieRd_isRst_isInReset
  reg axiPcieRd_isRst_isInReset;
  wire axiPcieRd_isRst_isInReset$D_IN, axiPcieRd_isRst_isInReset$EN;

  // register axiPcieWr_isRst_isInReset
  reg axiPcieWr_isRst_isInReset;
  wire axiPcieWr_isRst_isInReset$D_IN, axiPcieWr_isRst_isInReset$EN;

  // register bufferFifoCount
  reg [8 : 0] bufferFifoCount;
  wire [8 : 0] bufferFifoCount$D_IN;
  wire bufferFifoCount$EN;

  // register cidReg
  reg [15 : 0] cidReg;
  wire [15 : 0] cidReg$D_IN;
  wire cidReg$EN;

  // register cmd_completed
  reg [63 : 0] cmd_completed;
  wire [63 : 0] cmd_completed$D_IN;
  wire cmd_completed$EN;

  // register ctrl_nsid
  reg [31 : 0] ctrl_nsid;
  wire [31 : 0] ctrl_nsid$D_IN;
  wire ctrl_nsid$EN;

  // register currentPcieReadPfn
  reg [15 : 0] currentPcieReadPfn;
  wire [15 : 0] currentPcieReadPfn$D_IN;
  wire currentPcieReadPfn$EN;

  // register currentPcieWriteLen
  reg [7 : 0] currentPcieWriteLen;
  wire [7 : 0] currentPcieWriteLen$D_IN;
  wire currentPcieWriteLen$EN;

  // register currentPcieWritePfn
  reg [15 : 0] currentPcieWritePfn;
  wire [15 : 0] currentPcieWritePfn$D_IN;
  wire currentPcieWritePfn$EN;

  // register current_completion_index
  reg [63 : 0] current_completion_index;
  wire [63 : 0] current_completion_index$D_IN;
  wire current_completion_index$EN;

  // register ddrBaseAddrReadPrefix
  reg [37 : 0] ddrBaseAddrReadPrefix;
  wire [37 : 0] ddrBaseAddrReadPrefix$D_IN;
  wire ddrBaseAddrReadPrefix$EN;

  // register ddrBaseAddrWritePrefix
  reg [37 : 0] ddrBaseAddrWritePrefix;
  wire [37 : 0] ddrBaseAddrWritePrefix$D_IN;
  wire ddrBaseAddrWritePrefix$EN;

  // register ddrRequestActive
  reg [1 : 0] ddrRequestActive;
  wire [1 : 0] ddrRequestActive$D_IN;
  wire ddrRequestActive$EN;

  // register doorbell_completion_head_addr
  reg [63 : 0] doorbell_completion_head_addr;
  wire [63 : 0] doorbell_completion_head_addr$D_IN;
  wire doorbell_completion_head_addr$EN;

  // register doorbell_submission_tail_addr
  reg [63 : 0] doorbell_submission_tail_addr;
  wire [63 : 0] doorbell_submission_tail_addr$D_IN;
  wire doorbell_submission_tail_addr$EN;

  // register enabled
  reg enabled;
  wire enabled$D_IN, enabled$EN;

  // register lastReadCmd
  reg lastReadCmd;
  wire lastReadCmd$D_IN, lastReadCmd$EN;

  // register lastWriteReceived
  reg lastWriteReceived;
  wire lastWriteReceived$D_IN, lastWriteReceived$EN;

  // register m_axis_read_isRst_isInReset
  reg m_axis_read_isRst_isInReset;
  wire m_axis_read_isRst_isInReset$D_IN, m_axis_read_isRst_isInReset$EN;

  // register m_axis_write_isRst_isInReset
  reg m_axis_write_isRst_isInReset;
  wire m_axis_write_isRst_isInReset$D_IN, m_axis_write_isRst_isInReset$EN;

  // register memWriteCount
  reg [7 : 0] memWriteCount;
  wire [7 : 0] memWriteCount$D_IN;
  wire memWriteCount$EN;

  // register nextPcieReadRq_rv
  reg [56 : 0] nextPcieReadRq_rv;
  wire [56 : 0] nextPcieReadRq_rv$D_IN;
  wire nextPcieReadRq_rv$EN;

  // register nextPcieWriteRq_rv
  reg [56 : 0] nextPcieWriteRq_rv;
  wire [56 : 0] nextPcieWriteRq_rv$D_IN;
  wire nextPcieWriteRq_rv$EN;

  // register nvmeCmdWriteCount
  reg [13 : 0] nvmeCmdWriteCount;
  wire [13 : 0] nvmeCmdWriteCount$D_IN;
  wire nvmeCmdWriteCount$EN;

  // register nvme_queues_completion_head
  reg [5 : 0] nvme_queues_completion_head;
  wire [5 : 0] nvme_queues_completion_head$D_IN;
  wire nvme_queues_completion_head$EN;

  // register nvme_queues_completion_head_last
  reg [5 : 0] nvme_queues_completion_head_last;
  wire [5 : 0] nvme_queues_completion_head_last$D_IN;
  wire nvme_queues_completion_head_last$EN;

  // register nvme_queues_completion_head_timer
  reg [7 : 0] nvme_queues_completion_head_timer;
  wire [7 : 0] nvme_queues_completion_head_timer$D_IN;
  wire nvme_queues_completion_head_timer$EN;

  // register nvme_queues_completion_queue_0
  reg [8 : 0] nvme_queues_completion_queue_0;
  wire [8 : 0] nvme_queues_completion_queue_0$D_IN;
  wire nvme_queues_completion_queue_0$EN;

  // register nvme_queues_completion_queue_1
  reg [8 : 0] nvme_queues_completion_queue_1;
  wire [8 : 0] nvme_queues_completion_queue_1$D_IN;
  wire nvme_queues_completion_queue_1$EN;

  // register nvme_queues_completion_queue_2
  reg [8 : 0] nvme_queues_completion_queue_2;
  wire [8 : 0] nvme_queues_completion_queue_2$D_IN;
  wire nvme_queues_completion_queue_2$EN;

  // register nvme_queues_completion_queue_3
  reg [8 : 0] nvme_queues_completion_queue_3;
  wire [8 : 0] nvme_queues_completion_queue_3$D_IN;
  wire nvme_queues_completion_queue_3$EN;

  // register nvme_queues_completion_queue_empty
  reg nvme_queues_completion_queue_empty;
  wire nvme_queues_completion_queue_empty$D_IN,
       nvme_queues_completion_queue_empty$EN;

  // register nvme_queues_m_rd_isRst_isInReset
  reg nvme_queues_m_rd_isRst_isInReset;
  wire nvme_queues_m_rd_isRst_isInReset$D_IN,
       nvme_queues_m_rd_isRst_isInReset$EN;

  // register nvme_queues_m_wr_addrOut_rv
  reg [67 : 0] nvme_queues_m_wr_addrOut_rv;
  wire [67 : 0] nvme_queues_m_wr_addrOut_rv$D_IN;
  wire nvme_queues_m_wr_addrOut_rv$EN;

  // register nvme_queues_m_wr_dataOut_rv
  reg [36 : 0] nvme_queues_m_wr_dataOut_rv;
  wire [36 : 0] nvme_queues_m_wr_dataOut_rv$D_IN;
  wire nvme_queues_m_wr_dataOut_rv$EN;

  // register nvme_queues_m_wr_isRst_isInReset
  reg nvme_queues_m_wr_isRst_isInReset;
  wire nvme_queues_m_wr_isRst_isInReset$D_IN,
       nvme_queues_m_wr_isRst_isInReset$EN;

  // register nvme_queues_r_response_remaining
  reg [7 : 0] nvme_queues_r_response_remaining;
  wire [7 : 0] nvme_queues_r_response_remaining$D_IN;
  wire nvme_queues_r_response_remaining$EN;

  // register nvme_queues_r_rq
  reg [41 : 0] nvme_queues_r_rq;
  wire [41 : 0] nvme_queues_r_rq$D_IN;
  wire nvme_queues_r_rq$EN;

  // register nvme_queues_s_rd_isRst_isInReset
  reg nvme_queues_s_rd_isRst_isInReset;
  wire nvme_queues_s_rd_isRst_isInReset$D_IN,
       nvme_queues_s_rd_isRst_isInReset$EN;

  // register nvme_queues_s_wr_isRst_isInReset
  reg nvme_queues_s_wr_isRst_isInReset;
  wire nvme_queues_s_wr_isRst_isInReset$D_IN,
       nvme_queues_s_wr_isRst_isInReset$EN;

  // register nvme_queues_submission_tail
  reg [5 : 0] nvme_queues_submission_tail;
  wire [5 : 0] nvme_queues_submission_tail$D_IN;
  wire nvme_queues_submission_tail$EN;

  // register nvme_queues_submission_tail_last
  reg [5 : 0] nvme_queues_submission_tail_last;
  wire [5 : 0] nvme_queues_submission_tail_last$D_IN;
  wire nvme_queues_submission_tail_last$EN;

  // register nvme_queues_submission_tail_timer
  reg [7 : 0] nvme_queues_submission_tail_timer;
  wire [7 : 0] nvme_queues_submission_tail_timer$D_IN;
  wire nvme_queues_submission_tail_timer$EN;

  // register nvme_read_addr
  reg [63 : 0] nvme_read_addr;
  wire [63 : 0] nvme_read_addr$D_IN;
  wire nvme_read_addr$EN;

  // register nvme_read_length
  reg [63 : 0] nvme_read_length;
  wire [63 : 0] nvme_read_length$D_IN;
  wire nvme_read_length$EN;

  // register nvme_write_addr
  reg [63 : 0] nvme_write_addr;
  wire [63 : 0] nvme_write_addr$D_IN;
  wire nvme_write_addr$EN;

  // register nvme_write_length
  reg [63 : 0] nvme_write_length;
  wire [63 : 0] nvme_write_length$D_IN;
  wire nvme_write_length$EN;

  // register pcieBaseAddrReadPrefix_0
  reg [41 : 0] pcieBaseAddrReadPrefix_0;
  wire [41 : 0] pcieBaseAddrReadPrefix_0$D_IN;
  wire pcieBaseAddrReadPrefix_0$EN;

  // register pcieBaseAddrReadPrefix_1
  reg [41 : 0] pcieBaseAddrReadPrefix_1;
  wire [41 : 0] pcieBaseAddrReadPrefix_1$D_IN;
  wire pcieBaseAddrReadPrefix_1$EN;

  // register pcieBaseAddrReadPrefix_10
  reg [41 : 0] pcieBaseAddrReadPrefix_10;
  wire [41 : 0] pcieBaseAddrReadPrefix_10$D_IN;
  wire pcieBaseAddrReadPrefix_10$EN;

  // register pcieBaseAddrReadPrefix_11
  reg [41 : 0] pcieBaseAddrReadPrefix_11;
  wire [41 : 0] pcieBaseAddrReadPrefix_11$D_IN;
  wire pcieBaseAddrReadPrefix_11$EN;

  // register pcieBaseAddrReadPrefix_12
  reg [41 : 0] pcieBaseAddrReadPrefix_12;
  wire [41 : 0] pcieBaseAddrReadPrefix_12$D_IN;
  wire pcieBaseAddrReadPrefix_12$EN;

  // register pcieBaseAddrReadPrefix_13
  reg [41 : 0] pcieBaseAddrReadPrefix_13;
  wire [41 : 0] pcieBaseAddrReadPrefix_13$D_IN;
  wire pcieBaseAddrReadPrefix_13$EN;

  // register pcieBaseAddrReadPrefix_14
  reg [41 : 0] pcieBaseAddrReadPrefix_14;
  wire [41 : 0] pcieBaseAddrReadPrefix_14$D_IN;
  wire pcieBaseAddrReadPrefix_14$EN;

  // register pcieBaseAddrReadPrefix_15
  reg [41 : 0] pcieBaseAddrReadPrefix_15;
  wire [41 : 0] pcieBaseAddrReadPrefix_15$D_IN;
  wire pcieBaseAddrReadPrefix_15$EN;

  // register pcieBaseAddrReadPrefix_2
  reg [41 : 0] pcieBaseAddrReadPrefix_2;
  wire [41 : 0] pcieBaseAddrReadPrefix_2$D_IN;
  wire pcieBaseAddrReadPrefix_2$EN;

  // register pcieBaseAddrReadPrefix_3
  reg [41 : 0] pcieBaseAddrReadPrefix_3;
  wire [41 : 0] pcieBaseAddrReadPrefix_3$D_IN;
  wire pcieBaseAddrReadPrefix_3$EN;

  // register pcieBaseAddrReadPrefix_4
  reg [41 : 0] pcieBaseAddrReadPrefix_4;
  wire [41 : 0] pcieBaseAddrReadPrefix_4$D_IN;
  wire pcieBaseAddrReadPrefix_4$EN;

  // register pcieBaseAddrReadPrefix_5
  reg [41 : 0] pcieBaseAddrReadPrefix_5;
  wire [41 : 0] pcieBaseAddrReadPrefix_5$D_IN;
  wire pcieBaseAddrReadPrefix_5$EN;

  // register pcieBaseAddrReadPrefix_6
  reg [41 : 0] pcieBaseAddrReadPrefix_6;
  wire [41 : 0] pcieBaseAddrReadPrefix_6$D_IN;
  wire pcieBaseAddrReadPrefix_6$EN;

  // register pcieBaseAddrReadPrefix_7
  reg [41 : 0] pcieBaseAddrReadPrefix_7;
  wire [41 : 0] pcieBaseAddrReadPrefix_7$D_IN;
  wire pcieBaseAddrReadPrefix_7$EN;

  // register pcieBaseAddrReadPrefix_8
  reg [41 : 0] pcieBaseAddrReadPrefix_8;
  wire [41 : 0] pcieBaseAddrReadPrefix_8$D_IN;
  wire pcieBaseAddrReadPrefix_8$EN;

  // register pcieBaseAddrReadPrefix_9
  reg [41 : 0] pcieBaseAddrReadPrefix_9;
  wire [41 : 0] pcieBaseAddrReadPrefix_9$D_IN;
  wire pcieBaseAddrReadPrefix_9$EN;

  // register pcieBaseAddrWritePrefix_0
  reg [41 : 0] pcieBaseAddrWritePrefix_0;
  wire [41 : 0] pcieBaseAddrWritePrefix_0$D_IN;
  wire pcieBaseAddrWritePrefix_0$EN;

  // register pcieBaseAddrWritePrefix_1
  reg [41 : 0] pcieBaseAddrWritePrefix_1;
  wire [41 : 0] pcieBaseAddrWritePrefix_1$D_IN;
  wire pcieBaseAddrWritePrefix_1$EN;

  // register pcieBaseAddrWritePrefix_10
  reg [41 : 0] pcieBaseAddrWritePrefix_10;
  wire [41 : 0] pcieBaseAddrWritePrefix_10$D_IN;
  wire pcieBaseAddrWritePrefix_10$EN;

  // register pcieBaseAddrWritePrefix_11
  reg [41 : 0] pcieBaseAddrWritePrefix_11;
  wire [41 : 0] pcieBaseAddrWritePrefix_11$D_IN;
  wire pcieBaseAddrWritePrefix_11$EN;

  // register pcieBaseAddrWritePrefix_12
  reg [41 : 0] pcieBaseAddrWritePrefix_12;
  wire [41 : 0] pcieBaseAddrWritePrefix_12$D_IN;
  wire pcieBaseAddrWritePrefix_12$EN;

  // register pcieBaseAddrWritePrefix_13
  reg [41 : 0] pcieBaseAddrWritePrefix_13;
  wire [41 : 0] pcieBaseAddrWritePrefix_13$D_IN;
  wire pcieBaseAddrWritePrefix_13$EN;

  // register pcieBaseAddrWritePrefix_14
  reg [41 : 0] pcieBaseAddrWritePrefix_14;
  wire [41 : 0] pcieBaseAddrWritePrefix_14$D_IN;
  wire pcieBaseAddrWritePrefix_14$EN;

  // register pcieBaseAddrWritePrefix_15
  reg [41 : 0] pcieBaseAddrWritePrefix_15;
  wire [41 : 0] pcieBaseAddrWritePrefix_15$D_IN;
  wire pcieBaseAddrWritePrefix_15$EN;

  // register pcieBaseAddrWritePrefix_2
  reg [41 : 0] pcieBaseAddrWritePrefix_2;
  wire [41 : 0] pcieBaseAddrWritePrefix_2$D_IN;
  wire pcieBaseAddrWritePrefix_2$EN;

  // register pcieBaseAddrWritePrefix_3
  reg [41 : 0] pcieBaseAddrWritePrefix_3;
  wire [41 : 0] pcieBaseAddrWritePrefix_3$D_IN;
  wire pcieBaseAddrWritePrefix_3$EN;

  // register pcieBaseAddrWritePrefix_4
  reg [41 : 0] pcieBaseAddrWritePrefix_4;
  wire [41 : 0] pcieBaseAddrWritePrefix_4$D_IN;
  wire pcieBaseAddrWritePrefix_4$EN;

  // register pcieBaseAddrWritePrefix_5
  reg [41 : 0] pcieBaseAddrWritePrefix_5;
  wire [41 : 0] pcieBaseAddrWritePrefix_5$D_IN;
  wire pcieBaseAddrWritePrefix_5$EN;

  // register pcieBaseAddrWritePrefix_6
  reg [41 : 0] pcieBaseAddrWritePrefix_6;
  wire [41 : 0] pcieBaseAddrWritePrefix_6$D_IN;
  wire pcieBaseAddrWritePrefix_6$EN;

  // register pcieBaseAddrWritePrefix_7
  reg [41 : 0] pcieBaseAddrWritePrefix_7;
  wire [41 : 0] pcieBaseAddrWritePrefix_7$D_IN;
  wire pcieBaseAddrWritePrefix_7$EN;

  // register pcieBaseAddrWritePrefix_8
  reg [41 : 0] pcieBaseAddrWritePrefix_8;
  wire [41 : 0] pcieBaseAddrWritePrefix_8$D_IN;
  wire pcieBaseAddrWritePrefix_8$EN;

  // register pcieBaseAddrWritePrefix_9
  reg [41 : 0] pcieBaseAddrWritePrefix_9;
  wire [41 : 0] pcieBaseAddrWritePrefix_9$D_IN;
  wire pcieBaseAddrWritePrefix_9$EN;

  // register pcieReadDataBuffer_rCache
  reg [520 : 0] pcieReadDataBuffer_rCache;
  wire [520 : 0] pcieReadDataBuffer_rCache$D_IN;
  wire pcieReadDataBuffer_rCache$EN;

  // register pcieReadDataBuffer_rRdPtr
  reg [6 : 0] pcieReadDataBuffer_rRdPtr;
  wire [6 : 0] pcieReadDataBuffer_rRdPtr$D_IN;
  wire pcieReadDataBuffer_rRdPtr$EN;

  // register pcieReadDataBuffer_rWrPtr
  reg [6 : 0] pcieReadDataBuffer_rWrPtr;
  wire [6 : 0] pcieReadDataBuffer_rWrPtr$D_IN;
  wire pcieReadDataBuffer_rWrPtr$EN;

  // register pcieReadRequestedCount
  reg [7 : 0] pcieReadRequestedCount;
  wire [7 : 0] pcieReadRequestedCount$D_IN;
  wire pcieReadRequestedCount$EN;

  // register pcieReadRspCount
  reg [7 : 0] pcieReadRspCount;
  wire [7 : 0] pcieReadRspCount$D_IN;
  wire pcieReadRspCount$EN;

  // register pcieWriteDataBuffer_rCache
  reg [585 : 0] pcieWriteDataBuffer_rCache;
  wire [585 : 0] pcieWriteDataBuffer_rCache$D_IN;
  wire pcieWriteDataBuffer_rCache$EN;

  // register pcieWriteDataBuffer_rRdPtr
  reg [8 : 0] pcieWriteDataBuffer_rRdPtr;
  wire [8 : 0] pcieWriteDataBuffer_rRdPtr$D_IN;
  wire pcieWriteDataBuffer_rRdPtr$EN;

  // register pcieWriteDataBuffer_rWrPtr
  reg [8 : 0] pcieWriteDataBuffer_rWrPtr;
  wire [8 : 0] pcieWriteDataBuffer_rWrPtr$D_IN;
  wire pcieWriteDataBuffer_rWrPtr$EN;

  // register prpBaseAddr
  reg [63 : 0] prpBaseAddr;
  wire [63 : 0] prpBaseAddr$D_IN;
  wire prpBaseAddr$EN;

  // register readBackBufferFifo_rCache
  reg [522 : 0] readBackBufferFifo_rCache;
  wire [522 : 0] readBackBufferFifo_rCache$D_IN;
  wire readBackBufferFifo_rCache$EN;

  // register readBackBufferFifo_rRdPtr
  reg [8 : 0] readBackBufferFifo_rRdPtr;
  wire [8 : 0] readBackBufferFifo_rRdPtr$D_IN;
  wire readBackBufferFifo_rRdPtr$EN;

  // register readBackBufferFifo_rWrPtr
  reg [8 : 0] readBackBufferFifo_rWrPtr;
  wire [8 : 0] readBackBufferFifo_rWrPtr$D_IN;
  wire readBackBufferFifo_rWrPtr$EN;

  // register readBackOff
  reg [13 : 0] readBackOff;
  wire [13 : 0] readBackOff$D_IN;
  wire readBackOff$EN;

  // register readBeatsToRequest
  reg [14 : 0] readBeatsToRequest;
  wire [14 : 0] readBeatsToRequest$D_IN;
  wire readBeatsToRequest$EN;

  // register readBeatsToStream
  reg [14 : 0] readBeatsToStream;
  wire [14 : 0] readBeatsToStream$D_IN;
  wire readBeatsToStream$EN;

  // register readBufferOffset
  reg [13 : 0] readBufferOffset;
  reg [13 : 0] readBufferOffset$D_IN;
  wire readBufferOffset$EN;

  // register read_state
  reg read_state;
  wire read_state$D_IN, read_state$EN;

  // register s_axis_read_isRst_isInReset
  reg s_axis_read_isRst_isInReset;
  wire s_axis_read_isRst_isInReset$D_IN, s_axis_read_isRst_isInReset$EN;

  // register s_axis_write_isRst_isInReset
  reg s_axis_write_isRst_isInReset;
  wire s_axis_write_isRst_isInReset$D_IN, s_axis_write_isRst_isInReset$EN;

  // register writeBeatCount
  reg [7 : 0] writeBeatCount;
  wire [7 : 0] writeBeatCount$D_IN;
  wire writeBeatCount$EN;

  // register writeBufferFull
  reg writeBufferFull;
  wire writeBufferFull$D_IN, writeBufferFull$EN;

  // register writeBufferOffset
  reg [13 : 0] writeBufferOffset;
  wire [13 : 0] writeBufferOffset$D_IN;
  wire writeBufferOffset$EN;

  // register writeBufferOffsetBase
  reg [13 : 0] writeBufferOffsetBase;
  wire [13 : 0] writeBufferOffsetBase$D_IN;
  wire writeBufferOffsetBase$EN;

  // register writeBufferOffsetTail
  reg [13 : 0] writeBufferOffsetTail;
  wire [13 : 0] writeBufferOffsetTail$D_IN;
  wire writeBufferOffsetTail$EN;

  // register writeBurstLength
  reg [7 : 0] writeBurstLength;
  wire [7 : 0] writeBurstLength$D_IN;
  wire writeBurstLength$EN;

  // register writeDataFifo_rCache
  reg [521 : 0] writeDataFifo_rCache;
  wire [521 : 0] writeDataFifo_rCache$D_IN;
  wire writeDataFifo_rCache$EN;

  // register writeDataFifo_rRdPtr
  reg [8 : 0] writeDataFifo_rRdPtr;
  wire [8 : 0] writeDataFifo_rRdPtr$D_IN;
  wire writeDataFifo_rRdPtr$EN;

  // register writeDataFifo_rWrPtr
  reg [8 : 0] writeDataFifo_rWrPtr;
  wire [8 : 0] writeDataFifo_rWrPtr$D_IN;
  wire writeDataFifo_rWrPtr$EN;

  // register writeState
  reg [1 : 0] writeState;
  reg [1 : 0] writeState$D_IN;
  wire writeState$EN;

  // ports of submodule axiCtrlRd_in
  wire [36 : 0] axiCtrlRd_in$D_IN, axiCtrlRd_in$D_OUT;
  wire axiCtrlRd_in$CLR,
       axiCtrlRd_in$DEQ,
       axiCtrlRd_in$EMPTY_N,
       axiCtrlRd_in$ENQ,
       axiCtrlRd_in$FULL_N;

  // ports of submodule axiCtrlRd_out
  wire [514 : 0] axiCtrlRd_out$D_IN, axiCtrlRd_out$D_OUT;
  wire axiCtrlRd_out$CLR,
       axiCtrlRd_out$DEQ,
       axiCtrlRd_out$EMPTY_N,
       axiCtrlRd_out$ENQ,
       axiCtrlRd_out$FULL_N;

  // ports of submodule axiCtrlWr_in_addr
  wire [36 : 0] axiCtrlWr_in_addr$D_IN, axiCtrlWr_in_addr$D_OUT;
  wire axiCtrlWr_in_addr$CLR,
       axiCtrlWr_in_addr$DEQ,
       axiCtrlWr_in_addr$EMPTY_N,
       axiCtrlWr_in_addr$ENQ,
       axiCtrlWr_in_addr$FULL_N;

  // ports of submodule axiCtrlWr_in_data
  wire [576 : 0] axiCtrlWr_in_data$D_IN, axiCtrlWr_in_data$D_OUT;
  wire axiCtrlWr_in_data$CLR,
       axiCtrlWr_in_data$DEQ,
       axiCtrlWr_in_data$EMPTY_N,
       axiCtrlWr_in_data$ENQ,
       axiCtrlWr_in_data$FULL_N;

  // ports of submodule axiCtrlWr_out
  wire [1 : 0] axiCtrlWr_out$D_IN, axiCtrlWr_out$D_OUT;
  wire axiCtrlWr_out$CLR,
       axiCtrlWr_out$DEQ,
       axiCtrlWr_out$EMPTY_N,
       axiCtrlWr_out$ENQ,
       axiCtrlWr_out$FULL_N;

  // ports of submodule axiDdrRd_in
  wire [93 : 0] axiDdrRd_in$D_IN, axiDdrRd_in$D_OUT;
  wire axiDdrRd_in$CLR,
       axiDdrRd_in$DEQ,
       axiDdrRd_in$EMPTY_N,
       axiDdrRd_in$ENQ,
       axiDdrRd_in$FULL_N;

  // ports of submodule axiDdrRd_out
  wire [515 : 0] axiDdrRd_out$D_IN, axiDdrRd_out$D_OUT;
  wire axiDdrRd_out$CLR,
       axiDdrRd_out$DEQ,
       axiDdrRd_out$EMPTY_N,
       axiDdrRd_out$ENQ,
       axiDdrRd_out$FULL_N;

  // ports of submodule axiDdrWr_in_addr
  wire [93 : 0] axiDdrWr_in_addr$D_IN, axiDdrWr_in_addr$D_OUT;
  wire axiDdrWr_in_addr$CLR,
       axiDdrWr_in_addr$DEQ,
       axiDdrWr_in_addr$EMPTY_N,
       axiDdrWr_in_addr$ENQ,
       axiDdrWr_in_addr$FULL_N;

  // ports of submodule axiDdrWr_in_data
  wire [576 : 0] axiDdrWr_in_data$D_IN, axiDdrWr_in_data$D_OUT;
  wire axiDdrWr_in_data$CLR,
       axiDdrWr_in_data$DEQ,
       axiDdrWr_in_data$EMPTY_N,
       axiDdrWr_in_data$ENQ,
       axiDdrWr_in_data$FULL_N;

  // ports of submodule axiDdrWr_out
  wire [2 : 0] axiDdrWr_out$D_IN;
  wire axiDdrWr_out$CLR,
       axiDdrWr_out$DEQ,
       axiDdrWr_out$EMPTY_N,
       axiDdrWr_out$ENQ,
       axiDdrWr_out$FULL_N;

  // ports of submodule axiPcieRd_in
  wire [55 : 0] axiPcieRd_in$D_IN, axiPcieRd_in$D_OUT;
  wire axiPcieRd_in$CLR,
       axiPcieRd_in$DEQ,
       axiPcieRd_in$EMPTY_N,
       axiPcieRd_in$ENQ,
       axiPcieRd_in$FULL_N;

  // ports of submodule axiPcieRd_out
  wire [514 : 0] axiPcieRd_out$D_IN, axiPcieRd_out$D_OUT;
  wire axiPcieRd_out$CLR,
       axiPcieRd_out$DEQ,
       axiPcieRd_out$EMPTY_N,
       axiPcieRd_out$ENQ,
       axiPcieRd_out$FULL_N;

  // ports of submodule axiPcieWr_in_addr
  wire [55 : 0] axiPcieWr_in_addr$D_IN, axiPcieWr_in_addr$D_OUT;
  wire axiPcieWr_in_addr$CLR,
       axiPcieWr_in_addr$DEQ,
       axiPcieWr_in_addr$EMPTY_N,
       axiPcieWr_in_addr$ENQ,
       axiPcieWr_in_addr$FULL_N;

  // ports of submodule axiPcieWr_in_data
  wire [576 : 0] axiPcieWr_in_data$D_IN, axiPcieWr_in_data$D_OUT;
  wire axiPcieWr_in_data$CLR,
       axiPcieWr_in_data$DEQ,
       axiPcieWr_in_data$EMPTY_N,
       axiPcieWr_in_data$ENQ,
       axiPcieWr_in_data$FULL_N;

  // ports of submodule axiPcieWr_out
  wire [1 : 0] axiPcieWr_out$D_IN, axiPcieWr_out$D_OUT;
  wire axiPcieWr_out$CLR,
       axiPcieWr_out$DEQ,
       axiPcieWr_out$EMPTY_N,
       axiPcieWr_out$ENQ,
       axiPcieWr_out$FULL_N;

  // ports of submodule baseAddressRegFile
  wire [14 : 0] baseAddressRegFile$D_IN, baseAddressRegFile$D_OUT_1;
  wire [5 : 0] baseAddressRegFile$ADDR_1,
	       baseAddressRegFile$ADDR_2,
	       baseAddressRegFile$ADDR_3,
	       baseAddressRegFile$ADDR_4,
	       baseAddressRegFile$ADDR_5,
	       baseAddressRegFile$ADDR_IN;
  wire baseAddressRegFile$WE;

  // ports of submodule ddrWriteReqFifo
  wire [21 : 0] ddrWriteReqFifo$D_IN, ddrWriteReqFifo$D_OUT;
  wire ddrWriteReqFifo$CLR,
       ddrWriteReqFifo$DEQ,
       ddrWriteReqFifo$EMPTY_N,
       ddrWriteReqFifo$ENQ,
       ddrWriteReqFifo$FULL_N;

  // ports of submodule ddrWriteTokenFifo
  wire ddrWriteTokenFifo$CLR,
       ddrWriteTokenFifo$DEQ,
       ddrWriteTokenFifo$D_IN,
       ddrWriteTokenFifo$D_OUT,
       ddrWriteTokenFifo$EMPTY_N,
       ddrWriteTokenFifo$ENQ,
       ddrWriteTokenFifo$FULL_N;

  // ports of submodule m_axis_read_out
  wire [580 : 0] m_axis_read_out$D_IN;
  wire m_axis_read_out$CLR, m_axis_read_out$DEQ, m_axis_read_out$ENQ;

  // ports of submodule m_axis_read_out_1
  wire [580 : 0] m_axis_read_out_1$D_IN, m_axis_read_out_1$D_OUT;
  wire m_axis_read_out_1$CLR,
       m_axis_read_out_1$DEQ,
       m_axis_read_out_1$EMPTY_N,
       m_axis_read_out_1$ENQ,
       m_axis_read_out_1$FULL_N;

  // ports of submodule m_axis_write_out
  wire [13 : 0] m_axis_write_out$D_IN;
  wire m_axis_write_out$CLR, m_axis_write_out$DEQ, m_axis_write_out$ENQ;

  // ports of submodule m_axis_write_out_1
  wire [13 : 0] m_axis_write_out_1$D_IN, m_axis_write_out_1$D_OUT;
  wire m_axis_write_out_1$CLR,
       m_axis_write_out_1$DEQ,
       m_axis_write_out_1$EMPTY_N,
       m_axis_write_out_1$ENQ,
       m_axis_write_out_1$FULL_N;

  // ports of submodule nextPcieReadBurstLen
  wire [8 : 0] nextPcieReadBurstLen$D_IN, nextPcieReadBurstLen$D_OUT;
  wire nextPcieReadBurstLen$CLR,
       nextPcieReadBurstLen$DEQ,
       nextPcieReadBurstLen$EMPTY_N,
       nextPcieReadBurstLen$ENQ,
       nextPcieReadBurstLen$FULL_N;

  // ports of submodule nextPcieToDdrWriteRq
  wire [71 : 0] nextPcieToDdrWriteRq$D_IN, nextPcieToDdrWriteRq$D_OUT;
  wire nextPcieToDdrWriteRq$CLR,
       nextPcieToDdrWriteRq$DEQ,
       nextPcieToDdrWriteRq$EMPTY_N,
       nextPcieToDdrWriteRq$ENQ,
       nextPcieToDdrWriteRq$FULL_N;

  // ports of submodule nextReadCmdFifo
  wire [210 : 0] nextReadCmdFifo$D_IN, nextReadCmdFifo$D_OUT;
  wire nextReadCmdFifo$CLR,
       nextReadCmdFifo$DEQ,
       nextReadCmdFifo$EMPTY_N,
       nextReadCmdFifo$ENQ,
       nextReadCmdFifo$FULL_N;

  // ports of submodule nextWriteCmdFifo
  wire [204 : 0] nextWriteCmdFifo$D_IN, nextWriteCmdFifo$D_OUT;
  wire nextWriteCmdFifo$CLR,
       nextWriteCmdFifo$DEQ,
       nextWriteCmdFifo$EMPTY_N,
       nextWriteCmdFifo$ENQ,
       nextWriteCmdFifo$FULL_N;

  // ports of submodule nvme_queues_m_rd_in
  wire [66 : 0] nvme_queues_m_rd_in$D_IN, nvme_queues_m_rd_in$D_OUT;
  wire nvme_queues_m_rd_in$CLR,
       nvme_queues_m_rd_in$DEQ,
       nvme_queues_m_rd_in$EMPTY_N,
       nvme_queues_m_rd_in$ENQ;

  // ports of submodule nvme_queues_m_rd_out
  wire [33 : 0] nvme_queues_m_rd_out$D_IN;
  wire nvme_queues_m_rd_out$CLR,
       nvme_queues_m_rd_out$DEQ,
       nvme_queues_m_rd_out$ENQ,
       nvme_queues_m_rd_out$FULL_N;

  // ports of submodule nvme_queues_m_wr_in
  wire [102 : 0] nvme_queues_m_wr_in$D_IN, nvme_queues_m_wr_in$D_OUT;
  wire nvme_queues_m_wr_in$CLR,
       nvme_queues_m_wr_in$DEQ,
       nvme_queues_m_wr_in$EMPTY_N,
       nvme_queues_m_wr_in$ENQ,
       nvme_queues_m_wr_in$FULL_N;

  // ports of submodule nvme_queues_m_wr_out
  wire [1 : 0] nvme_queues_m_wr_out$D_IN;
  wire nvme_queues_m_wr_out$CLR,
       nvme_queues_m_wr_out$DEQ,
       nvme_queues_m_wr_out$EMPTY_N,
       nvme_queues_m_wr_out$ENQ,
       nvme_queues_m_wr_out$FULL_N;

  // ports of submodule nvme_queues_s_rd_in
  wire [41 : 0] nvme_queues_s_rd_in$D_IN, nvme_queues_s_rd_in$D_OUT;
  wire nvme_queues_s_rd_in$CLR,
       nvme_queues_s_rd_in$DEQ,
       nvme_queues_s_rd_in$EMPTY_N,
       nvme_queues_s_rd_in$ENQ,
       nvme_queues_s_rd_in$FULL_N;

  // ports of submodule nvme_queues_s_rd_out
  wire [514 : 0] nvme_queues_s_rd_out$D_IN, nvme_queues_s_rd_out$D_OUT;
  wire nvme_queues_s_rd_out$CLR,
       nvme_queues_s_rd_out$DEQ,
       nvme_queues_s_rd_out$EMPTY_N,
       nvme_queues_s_rd_out$ENQ,
       nvme_queues_s_rd_out$FULL_N;

  // ports of submodule nvme_queues_s_wr_in_addr
  wire [41 : 0] nvme_queues_s_wr_in_addr$D_IN;
  wire nvme_queues_s_wr_in_addr$CLR,
       nvme_queues_s_wr_in_addr$DEQ,
       nvme_queues_s_wr_in_addr$EMPTY_N,
       nvme_queues_s_wr_in_addr$ENQ,
       nvme_queues_s_wr_in_addr$FULL_N;

  // ports of submodule nvme_queues_s_wr_in_data
  wire [576 : 0] nvme_queues_s_wr_in_data$D_IN,
		 nvme_queues_s_wr_in_data$D_OUT;
  wire nvme_queues_s_wr_in_data$CLR,
       nvme_queues_s_wr_in_data$DEQ,
       nvme_queues_s_wr_in_data$EMPTY_N,
       nvme_queues_s_wr_in_data$ENQ,
       nvme_queues_s_wr_in_data$FULL_N;

  // ports of submodule nvme_queues_s_wr_out
  wire [1 : 0] nvme_queues_s_wr_out$D_IN, nvme_queues_s_wr_out$D_OUT;
  wire nvme_queues_s_wr_out$CLR,
       nvme_queues_s_wr_out$DEQ,
       nvme_queues_s_wr_out$EMPTY_N,
       nvme_queues_s_wr_out$ENQ,
       nvme_queues_s_wr_out$FULL_N;

  // ports of submodule nvme_queues_submission_fifo
  wire [180 : 0] nvme_queues_submission_fifo$D_IN,
		 nvme_queues_submission_fifo$D_OUT;
  wire nvme_queues_submission_fifo$CLR,
       nvme_queues_submission_fifo$DEQ,
       nvme_queues_submission_fifo$EMPTY_N,
       nvme_queues_submission_fifo$ENQ,
       nvme_queues_submission_fifo$FULL_N;

  // ports of submodule outstandingWriteRspFifo
  wire [2 : 0] outstandingWriteRspFifo$D_IN, outstandingWriteRspFifo$D_OUT;
  wire outstandingWriteRspFifo$CLR,
       outstandingWriteRspFifo$DEQ,
       outstandingWriteRspFifo$EMPTY_N,
       outstandingWriteRspFifo$ENQ,
       outstandingWriteRspFifo$FULL_N;

  // ports of submodule pcieReadDataBuffer_memory
  wire [512 : 0] pcieReadDataBuffer_memory$DIA,
		 pcieReadDataBuffer_memory$DIB,
		 pcieReadDataBuffer_memory$DOB;
  wire [5 : 0] pcieReadDataBuffer_memory$ADDRA,
	       pcieReadDataBuffer_memory$ADDRB;
  wire pcieReadDataBuffer_memory$ENA,
       pcieReadDataBuffer_memory$ENB,
       pcieReadDataBuffer_memory$WEA,
       pcieReadDataBuffer_memory$WEB;

  // ports of submodule pcieToDdrReadRqFifo
  wire [93 : 0] pcieToDdrReadRqFifo$D_IN, pcieToDdrReadRqFifo$D_OUT;
  wire pcieToDdrReadRqFifo$CLR,
       pcieToDdrReadRqFifo$DEQ,
       pcieToDdrReadRqFifo$EMPTY_N,
       pcieToDdrReadRqFifo$ENQ,
       pcieToDdrReadRqFifo$FULL_N;

  // ports of submodule pcieWriteDataBuffer_memory
  wire [575 : 0] pcieWriteDataBuffer_memory$DIA,
		 pcieWriteDataBuffer_memory$DIB,
		 pcieWriteDataBuffer_memory$DOB;
  wire [7 : 0] pcieWriteDataBuffer_memory$ADDRA,
	       pcieWriteDataBuffer_memory$ADDRB;
  wire pcieWriteDataBuffer_memory$ENA,
       pcieWriteDataBuffer_memory$ENB,
       pcieWriteDataBuffer_memory$WEA,
       pcieWriteDataBuffer_memory$WEB;

  // ports of submodule pendingSubmissions
  wire [30 : 0] pendingSubmissions$D_IN, pendingSubmissions$D_OUT;
  wire pendingSubmissions$CLR,
       pendingSubmissions$DEQ,
       pendingSubmissions$EMPTY_N,
       pendingSubmissions$ENQ,
       pendingSubmissions$FULL_N;

  // ports of submodule prpReqFifo
  wire [36 : 0] prpReqFifo$D_IN;
  wire prpReqFifo$CLR, prpReqFifo$DEQ, prpReqFifo$ENQ;

  // ports of submodule readBackBufferFifo_memory
  wire [512 : 0] readBackBufferFifo_memory$DIA,
		 readBackBufferFifo_memory$DIB,
		 readBackBufferFifo_memory$DOB;
  wire [7 : 0] readBackBufferFifo_memory$ADDRA,
	       readBackBufferFifo_memory$ADDRB;
  wire readBackBufferFifo_memory$ENA,
       readBackBufferFifo_memory$ENB,
       readBackBufferFifo_memory$WEA,
       readBackBufferFifo_memory$WEB;

  // ports of submodule readSlbaAndLenFifo
  wire [80 : 0] readSlbaAndLenFifo$D_IN, readSlbaAndLenFifo$D_OUT;
  wire readSlbaAndLenFifo$CLR,
       readSlbaAndLenFifo$DEQ,
       readSlbaAndLenFifo$EMPTY_N,
       readSlbaAndLenFifo$ENQ,
       readSlbaAndLenFifo$FULL_N;

  // ports of submodule readSubmissionFifo
  wire [29 : 0] readSubmissionFifo$D_IN, readSubmissionFifo$D_OUT;
  wire readSubmissionFifo$CLR,
       readSubmissionFifo$DEQ,
       readSubmissionFifo$EMPTY_N,
       readSubmissionFifo$ENQ,
       readSubmissionFifo$FULL_N;

  // ports of submodule s_axis_read_in
  wire [580 : 0] s_axis_read_in$D_IN;
  wire s_axis_read_in$CLR, s_axis_read_in$DEQ, s_axis_read_in$ENQ;

  // ports of submodule s_axis_read_in_1
  wire [580 : 0] s_axis_read_in_1$D_IN, s_axis_read_in_1$D_OUT;
  wire s_axis_read_in_1$CLR,
       s_axis_read_in_1$DEQ,
       s_axis_read_in_1$EMPTY_N,
       s_axis_read_in_1$ENQ,
       s_axis_read_in_1$FULL_N;

  // ports of submodule s_axis_write_in
  wire [580 : 0] s_axis_write_in$D_IN;
  wire s_axis_write_in$CLR, s_axis_write_in$DEQ, s_axis_write_in$ENQ;

  // ports of submodule s_axis_write_in_1
  wire [580 : 0] s_axis_write_in_1$D_IN, s_axis_write_in_1$D_OUT;
  wire s_axis_write_in_1$CLR,
       s_axis_write_in_1$DEQ,
       s_axis_write_in_1$EMPTY_N,
       s_axis_write_in_1$ENQ,
       s_axis_write_in_1$FULL_N;

  // ports of submodule writeDataCompletionFifo
  wire writeDataCompletionFifo$CLR,
       writeDataCompletionFifo$DEQ,
       writeDataCompletionFifo$EMPTY_N,
       writeDataCompletionFifo$ENQ,
       writeDataCompletionFifo$FULL_N;

  // ports of submodule writeDataFifo_memory
  wire [511 : 0] writeDataFifo_memory$DIA,
		 writeDataFifo_memory$DIB,
		 writeDataFifo_memory$DOB;
  wire [7 : 0] writeDataFifo_memory$ADDRA, writeDataFifo_memory$ADDRB;
  wire writeDataFifo_memory$ENA,
       writeDataFifo_memory$ENB,
       writeDataFifo_memory$WEA,
       writeDataFifo_memory$WEB;

  // ports of submodule writeSubmissionFifo
  wire [23 : 0] writeSubmissionFifo$D_IN, writeSubmissionFifo$D_OUT;
  wire writeSubmissionFifo$CLR,
       writeSubmissionFifo$DEQ,
       writeSubmissionFifo$EMPTY_N,
       writeSubmissionFifo$ENQ,
       writeSubmissionFifo$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_acceptPcieWriteData,
       CAN_FIRE_RL_axiCtrlRd_deqOut,
       CAN_FIRE_RL_axiCtrlRd_enqIn,
       CAN_FIRE_RL_axiCtrlRd_forwardOut,
       CAN_FIRE_RL_axiCtrlRd_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_axiCtrlWr_deqOut,
       CAN_FIRE_RL_axiCtrlWr_enqAddr,
       CAN_FIRE_RL_axiCtrlWr_enqData,
       CAN_FIRE_RL_axiCtrlWr_forwardOut,
       CAN_FIRE_RL_axiCtrlWr_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_axiDdrRd_deqIn,
       CAN_FIRE_RL_axiDdrRd_enqOut,
       CAN_FIRE_RL_axiDdrRd_forwardIn,
       CAN_FIRE_RL_axiDdrRd_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_axiDdrWr_deqInAddr,
       CAN_FIRE_RL_axiDdrWr_deqInData,
       CAN_FIRE_RL_axiDdrWr_enqOut,
       CAN_FIRE_RL_axiDdrWr_forwardInAddr,
       CAN_FIRE_RL_axiDdrWr_forwardInData,
       CAN_FIRE_RL_axiDdrWr_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_axiPcieRd_deqOut,
       CAN_FIRE_RL_axiPcieRd_enqIn,
       CAN_FIRE_RL_axiPcieRd_forwardOut,
       CAN_FIRE_RL_axiPcieRd_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_axiPcieWr_deqOut,
       CAN_FIRE_RL_axiPcieWr_enqAddr,
       CAN_FIRE_RL_axiPcieWr_enqData,
       CAN_FIRE_RL_axiPcieWr_forwardOut,
       CAN_FIRE_RL_axiPcieWr_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_bufferReadBackBeat,
       CAN_FIRE_RL_deqLocalWriteData,
       CAN_FIRE_RL_deqLocalWriteRq,
       CAN_FIRE_RL_deqPcieWriteData,
       CAN_FIRE_RL_deqPcieWriteRq,
       CAN_FIRE_RL_determineReadLength,
       CAN_FIRE_RL_discardDdrWriteDataResponses,
       CAN_FIRE_RL_extractWriteAddr,
       CAN_FIRE_RL_fetchCSRReadAccess,
       CAN_FIRE_RL_fetchCSRWriteData,
       CAN_FIRE_RL_fetchCSRWriteRequest,
       CAN_FIRE_RL_fetchNewPcieReadRequest,
       CAN_FIRE_RL_forwardLocalWriteData,
       CAN_FIRE_RL_forwardLocalWriteRq,
       CAN_FIRE_RL_forwardPcieWriteData,
       CAN_FIRE_RL_forwardPcieWriteRq,
       CAN_FIRE_RL_forwardReadBackBeat,
       CAN_FIRE_RL_genWriteCommand,
       CAN_FIRE_RL_handleNewPcieReadRequest,
       CAN_FIRE_RL_issueNvmeReadCmd,
       CAN_FIRE_RL_issueNvmeWriteCmd,
       CAN_FIRE_RL_issuePcieReadRqToDdr,
       CAN_FIRE_RL_issueReadBackReq,
       CAN_FIRE_RL_m_axis_read_deqFIFO,
       CAN_FIRE_RL_m_axis_read_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_m_axis_read_writeOutputs,
       CAN_FIRE_RL_m_axis_write_deqFIFO,
       CAN_FIRE_RL_m_axis_write_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_m_axis_write_writeOutputs,
       CAN_FIRE_RL_nvme_process_completion,
       CAN_FIRE_RL_nvme_queues_completion_queue_forward,
       CAN_FIRE_RL_nvme_queues_dbc_timer,
       CAN_FIRE_RL_nvme_queues_dbc_write,
       CAN_FIRE_RL_nvme_queues_dbc_write_response,
       CAN_FIRE_RL_nvme_queues_dbs_timer,
       CAN_FIRE_RL_nvme_queues_dbs_write,
       CAN_FIRE_RL_nvme_queues_dbs_write_response,
       CAN_FIRE_RL_nvme_queues_m_rd_deqIn,
       CAN_FIRE_RL_nvme_queues_m_rd_enqOut,
       CAN_FIRE_RL_nvme_queues_m_rd_forwardIn,
       CAN_FIRE_RL_nvme_queues_m_rd_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_nvme_queues_m_wr_deqAddr,
       CAN_FIRE_RL_nvme_queues_m_wr_deqData,
       CAN_FIRE_RL_nvme_queues_m_wr_forwardAddr,
       CAN_FIRE_RL_nvme_queues_m_wr_forwardData,
       CAN_FIRE_RL_nvme_queues_m_wr_forwardResp,
       CAN_FIRE_RL_nvme_queues_m_wr_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData,
       CAN_FIRE_RL_nvme_queues_recv_cqe_data,
       CAN_FIRE_RL_nvme_queues_recv_cqe_drop_addr,
       CAN_FIRE_RL_nvme_queues_s_rd_deqOut,
       CAN_FIRE_RL_nvme_queues_s_rd_enqIn,
       CAN_FIRE_RL_nvme_queues_s_rd_forwardOut,
       CAN_FIRE_RL_nvme_queues_s_rd_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_nvme_queues_s_wr_deqOut,
       CAN_FIRE_RL_nvme_queues_s_wr_enqAddr,
       CAN_FIRE_RL_nvme_queues_s_wr_enqData,
       CAN_FIRE_RL_nvme_queues_s_wr_forwardOut,
       CAN_FIRE_RL_nvme_queues_s_wr_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_nvme_queues_saxi_sq_r_addr,
       CAN_FIRE_RL_nvme_queues_saxi_sq_r_data,
       CAN_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid,
       CAN_FIRE_RL_nvme_receive_completion,
       CAN_FIRE_RL_pcieFetchNewWriteRq,
       CAN_FIRE_RL_pcieHandleDdrReadRsp,
       CAN_FIRE_RL_pcieHandleNewWriteRq,
       CAN_FIRE_RL_pcieReadDataBuffer_portA,
       CAN_FIRE_RL_pcieReadDataBuffer_portB,
       CAN_FIRE_RL_pcieReadDataBuffer_portB_read_data,
       CAN_FIRE_RL_pcieReadResponse,
       CAN_FIRE_RL_pcieWriteDataBuffer_portA,
       CAN_FIRE_RL_pcieWriteDataBuffer_portB,
       CAN_FIRE_RL_pcieWriteDataBuffer_portB_read_data,
       CAN_FIRE_RL_prepareReadCommand,
       CAN_FIRE_RL_processReadSubmission,
       CAN_FIRE_RL_processSubmission,
       CAN_FIRE_RL_readBackBufferFifo_portA,
       CAN_FIRE_RL_readBackBufferFifo_portB,
       CAN_FIRE_RL_readBackBufferFifo_portB_read_data,
       CAN_FIRE_RL_receiveWriteResponse,
       CAN_FIRE_RL_s_axis_read_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_s_axis_read_writeFIFO,
       CAN_FIRE_RL_s_axis_write_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_s_axis_write_writeFIFO,
       CAN_FIRE_RL_sendCSRReadResponse0,
       CAN_FIRE_RL_sendLocalBeat,
       CAN_FIRE_RL_startLocalWrite,
       CAN_FIRE_RL_state_read_idle,
       CAN_FIRE_RL_state_write_data,
       CAN_FIRE_RL_state_write_zero,
       CAN_FIRE_RL_updateAvailablePages,
       CAN_FIRE_RL_writeDataFifo_portA,
       CAN_FIRE_RL_writeDataFifo_portB,
       CAN_FIRE_RL_writeDataFifo_portB_read_data,
       CAN_FIRE_ifc_m_axis_read_ptready,
       CAN_FIRE_ifc_m_axis_write_ptready,
       CAN_FIRE_ifc_m_ddr_data_rd_parready,
       CAN_FIRE_ifc_m_ddr_data_rd_prchannel,
       CAN_FIRE_ifc_m_ddr_data_rd_prvalid,
       CAN_FIRE_ifc_m_ddr_data_wr_bin,
       CAN_FIRE_ifc_m_ddr_data_wr_pawready,
       CAN_FIRE_ifc_m_ddr_data_wr_pbvalid,
       CAN_FIRE_ifc_m_ddr_data_wr_pwready,
       CAN_FIRE_ifc_m_rd_parready,
       CAN_FIRE_ifc_m_rd_prdata,
       CAN_FIRE_ifc_m_rd_prresp,
       CAN_FIRE_ifc_m_rd_prvalid,
       CAN_FIRE_ifc_m_wr_pawready,
       CAN_FIRE_ifc_m_wr_pbresp,
       CAN_FIRE_ifc_m_wr_pbvalid,
       CAN_FIRE_ifc_m_wr_pwready,
       CAN_FIRE_ifc_s_axis_read_ptDest,
       CAN_FIRE_ifc_s_axis_read_ptdata,
       CAN_FIRE_ifc_s_axis_read_ptkeep,
       CAN_FIRE_ifc_s_axis_read_ptlast,
       CAN_FIRE_ifc_s_axis_read_ptuser,
       CAN_FIRE_ifc_s_axis_read_ptvalid,
       CAN_FIRE_ifc_s_axis_write_ptDest,
       CAN_FIRE_ifc_s_axis_write_ptdata,
       CAN_FIRE_ifc_s_axis_write_ptkeep,
       CAN_FIRE_ifc_s_axis_write_ptlast,
       CAN_FIRE_ifc_s_axis_write_ptuser,
       CAN_FIRE_ifc_s_axis_write_ptvalid,
       CAN_FIRE_ifc_s_ctrl_rd_parchannel,
       CAN_FIRE_ifc_s_ctrl_rd_parvalid,
       CAN_FIRE_ifc_s_ctrl_rd_prready,
       CAN_FIRE_ifc_s_ctrl_wr_pawchannel,
       CAN_FIRE_ifc_s_ctrl_wr_pawvalid,
       CAN_FIRE_ifc_s_ctrl_wr_pbready,
       CAN_FIRE_ifc_s_ctrl_wr_pwchannel,
       CAN_FIRE_ifc_s_ctrl_wr_pwvalid,
       CAN_FIRE_ifc_s_pcie_data_rd_parchannel,
       CAN_FIRE_ifc_s_pcie_data_rd_parvalid,
       CAN_FIRE_ifc_s_pcie_data_rd_prready,
       CAN_FIRE_ifc_s_pcie_data_wr_pawchannel,
       CAN_FIRE_ifc_s_pcie_data_wr_pawvalid,
       CAN_FIRE_ifc_s_pcie_data_wr_pbready,
       CAN_FIRE_ifc_s_pcie_data_wr_pwchannel,
       CAN_FIRE_ifc_s_pcie_data_wr_pwvalid,
       CAN_FIRE_ifc_s_rd_parchannel,
       CAN_FIRE_ifc_s_rd_parvalid,
       CAN_FIRE_ifc_s_rd_prready,
       CAN_FIRE_ifc_s_wr_pawchannel,
       CAN_FIRE_ifc_s_wr_pawvalid,
       CAN_FIRE_ifc_s_wr_pbready,
       CAN_FIRE_ifc_s_wr_pwchannel,
       CAN_FIRE_ifc_s_wr_pwvalid,
       WILL_FIRE_RL_acceptPcieWriteData,
       WILL_FIRE_RL_axiCtrlRd_deqOut,
       WILL_FIRE_RL_axiCtrlRd_enqIn,
       WILL_FIRE_RL_axiCtrlRd_forwardOut,
       WILL_FIRE_RL_axiCtrlRd_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_axiCtrlWr_deqOut,
       WILL_FIRE_RL_axiCtrlWr_enqAddr,
       WILL_FIRE_RL_axiCtrlWr_enqData,
       WILL_FIRE_RL_axiCtrlWr_forwardOut,
       WILL_FIRE_RL_axiCtrlWr_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_axiDdrRd_deqIn,
       WILL_FIRE_RL_axiDdrRd_enqOut,
       WILL_FIRE_RL_axiDdrRd_forwardIn,
       WILL_FIRE_RL_axiDdrRd_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_axiDdrWr_deqInAddr,
       WILL_FIRE_RL_axiDdrWr_deqInData,
       WILL_FIRE_RL_axiDdrWr_enqOut,
       WILL_FIRE_RL_axiDdrWr_forwardInAddr,
       WILL_FIRE_RL_axiDdrWr_forwardInData,
       WILL_FIRE_RL_axiDdrWr_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_axiPcieRd_deqOut,
       WILL_FIRE_RL_axiPcieRd_enqIn,
       WILL_FIRE_RL_axiPcieRd_forwardOut,
       WILL_FIRE_RL_axiPcieRd_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_axiPcieWr_deqOut,
       WILL_FIRE_RL_axiPcieWr_enqAddr,
       WILL_FIRE_RL_axiPcieWr_enqData,
       WILL_FIRE_RL_axiPcieWr_forwardOut,
       WILL_FIRE_RL_axiPcieWr_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_bufferReadBackBeat,
       WILL_FIRE_RL_deqLocalWriteData,
       WILL_FIRE_RL_deqLocalWriteRq,
       WILL_FIRE_RL_deqPcieWriteData,
       WILL_FIRE_RL_deqPcieWriteRq,
       WILL_FIRE_RL_determineReadLength,
       WILL_FIRE_RL_discardDdrWriteDataResponses,
       WILL_FIRE_RL_extractWriteAddr,
       WILL_FIRE_RL_fetchCSRReadAccess,
       WILL_FIRE_RL_fetchCSRWriteData,
       WILL_FIRE_RL_fetchCSRWriteRequest,
       WILL_FIRE_RL_fetchNewPcieReadRequest,
       WILL_FIRE_RL_forwardLocalWriteData,
       WILL_FIRE_RL_forwardLocalWriteRq,
       WILL_FIRE_RL_forwardPcieWriteData,
       WILL_FIRE_RL_forwardPcieWriteRq,
       WILL_FIRE_RL_forwardReadBackBeat,
       WILL_FIRE_RL_genWriteCommand,
       WILL_FIRE_RL_handleNewPcieReadRequest,
       WILL_FIRE_RL_issueNvmeReadCmd,
       WILL_FIRE_RL_issueNvmeWriteCmd,
       WILL_FIRE_RL_issuePcieReadRqToDdr,
       WILL_FIRE_RL_issueReadBackReq,
       WILL_FIRE_RL_m_axis_read_deqFIFO,
       WILL_FIRE_RL_m_axis_read_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_m_axis_read_writeOutputs,
       WILL_FIRE_RL_m_axis_write_deqFIFO,
       WILL_FIRE_RL_m_axis_write_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_m_axis_write_writeOutputs,
       WILL_FIRE_RL_nvme_process_completion,
       WILL_FIRE_RL_nvme_queues_completion_queue_forward,
       WILL_FIRE_RL_nvme_queues_dbc_timer,
       WILL_FIRE_RL_nvme_queues_dbc_write,
       WILL_FIRE_RL_nvme_queues_dbc_write_response,
       WILL_FIRE_RL_nvme_queues_dbs_timer,
       WILL_FIRE_RL_nvme_queues_dbs_write,
       WILL_FIRE_RL_nvme_queues_dbs_write_response,
       WILL_FIRE_RL_nvme_queues_m_rd_deqIn,
       WILL_FIRE_RL_nvme_queues_m_rd_enqOut,
       WILL_FIRE_RL_nvme_queues_m_rd_forwardIn,
       WILL_FIRE_RL_nvme_queues_m_rd_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_nvme_queues_m_wr_deqAddr,
       WILL_FIRE_RL_nvme_queues_m_wr_deqData,
       WILL_FIRE_RL_nvme_queues_m_wr_forwardAddr,
       WILL_FIRE_RL_nvme_queues_m_wr_forwardData,
       WILL_FIRE_RL_nvme_queues_m_wr_forwardResp,
       WILL_FIRE_RL_nvme_queues_m_wr_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_nvme_queues_m_wr_splitAddrData,
       WILL_FIRE_RL_nvme_queues_recv_cqe_data,
       WILL_FIRE_RL_nvme_queues_recv_cqe_drop_addr,
       WILL_FIRE_RL_nvme_queues_s_rd_deqOut,
       WILL_FIRE_RL_nvme_queues_s_rd_enqIn,
       WILL_FIRE_RL_nvme_queues_s_rd_forwardOut,
       WILL_FIRE_RL_nvme_queues_s_rd_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_nvme_queues_s_wr_deqOut,
       WILL_FIRE_RL_nvme_queues_s_wr_enqAddr,
       WILL_FIRE_RL_nvme_queues_s_wr_enqData,
       WILL_FIRE_RL_nvme_queues_s_wr_forwardOut,
       WILL_FIRE_RL_nvme_queues_s_wr_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_nvme_queues_saxi_sq_r_addr,
       WILL_FIRE_RL_nvme_queues_saxi_sq_r_data,
       WILL_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid,
       WILL_FIRE_RL_nvme_receive_completion,
       WILL_FIRE_RL_pcieFetchNewWriteRq,
       WILL_FIRE_RL_pcieHandleDdrReadRsp,
       WILL_FIRE_RL_pcieHandleNewWriteRq,
       WILL_FIRE_RL_pcieReadDataBuffer_portA,
       WILL_FIRE_RL_pcieReadDataBuffer_portB,
       WILL_FIRE_RL_pcieReadDataBuffer_portB_read_data,
       WILL_FIRE_RL_pcieReadResponse,
       WILL_FIRE_RL_pcieWriteDataBuffer_portA,
       WILL_FIRE_RL_pcieWriteDataBuffer_portB,
       WILL_FIRE_RL_pcieWriteDataBuffer_portB_read_data,
       WILL_FIRE_RL_prepareReadCommand,
       WILL_FIRE_RL_processReadSubmission,
       WILL_FIRE_RL_processSubmission,
       WILL_FIRE_RL_readBackBufferFifo_portA,
       WILL_FIRE_RL_readBackBufferFifo_portB,
       WILL_FIRE_RL_readBackBufferFifo_portB_read_data,
       WILL_FIRE_RL_receiveWriteResponse,
       WILL_FIRE_RL_s_axis_read_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_s_axis_read_writeFIFO,
       WILL_FIRE_RL_s_axis_write_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_s_axis_write_writeFIFO,
       WILL_FIRE_RL_sendCSRReadResponse0,
       WILL_FIRE_RL_sendLocalBeat,
       WILL_FIRE_RL_startLocalWrite,
       WILL_FIRE_RL_state_read_idle,
       WILL_FIRE_RL_state_write_data,
       WILL_FIRE_RL_state_write_zero,
       WILL_FIRE_RL_updateAvailablePages,
       WILL_FIRE_RL_writeDataFifo_portA,
       WILL_FIRE_RL_writeDataFifo_portB,
       WILL_FIRE_RL_writeDataFifo_portB_read_data,
       WILL_FIRE_ifc_m_axis_read_ptready,
       WILL_FIRE_ifc_m_axis_write_ptready,
       WILL_FIRE_ifc_m_ddr_data_rd_parready,
       WILL_FIRE_ifc_m_ddr_data_rd_prchannel,
       WILL_FIRE_ifc_m_ddr_data_rd_prvalid,
       WILL_FIRE_ifc_m_ddr_data_wr_bin,
       WILL_FIRE_ifc_m_ddr_data_wr_pawready,
       WILL_FIRE_ifc_m_ddr_data_wr_pbvalid,
       WILL_FIRE_ifc_m_ddr_data_wr_pwready,
       WILL_FIRE_ifc_m_rd_parready,
       WILL_FIRE_ifc_m_rd_prdata,
       WILL_FIRE_ifc_m_rd_prresp,
       WILL_FIRE_ifc_m_rd_prvalid,
       WILL_FIRE_ifc_m_wr_pawready,
       WILL_FIRE_ifc_m_wr_pbresp,
       WILL_FIRE_ifc_m_wr_pbvalid,
       WILL_FIRE_ifc_m_wr_pwready,
       WILL_FIRE_ifc_s_axis_read_ptDest,
       WILL_FIRE_ifc_s_axis_read_ptdata,
       WILL_FIRE_ifc_s_axis_read_ptkeep,
       WILL_FIRE_ifc_s_axis_read_ptlast,
       WILL_FIRE_ifc_s_axis_read_ptuser,
       WILL_FIRE_ifc_s_axis_read_ptvalid,
       WILL_FIRE_ifc_s_axis_write_ptDest,
       WILL_FIRE_ifc_s_axis_write_ptdata,
       WILL_FIRE_ifc_s_axis_write_ptkeep,
       WILL_FIRE_ifc_s_axis_write_ptlast,
       WILL_FIRE_ifc_s_axis_write_ptuser,
       WILL_FIRE_ifc_s_axis_write_ptvalid,
       WILL_FIRE_ifc_s_ctrl_rd_parchannel,
       WILL_FIRE_ifc_s_ctrl_rd_parvalid,
       WILL_FIRE_ifc_s_ctrl_rd_prready,
       WILL_FIRE_ifc_s_ctrl_wr_pawchannel,
       WILL_FIRE_ifc_s_ctrl_wr_pawvalid,
       WILL_FIRE_ifc_s_ctrl_wr_pbready,
       WILL_FIRE_ifc_s_ctrl_wr_pwchannel,
       WILL_FIRE_ifc_s_ctrl_wr_pwvalid,
       WILL_FIRE_ifc_s_pcie_data_rd_parchannel,
       WILL_FIRE_ifc_s_pcie_data_rd_parvalid,
       WILL_FIRE_ifc_s_pcie_data_rd_prready,
       WILL_FIRE_ifc_s_pcie_data_wr_pawchannel,
       WILL_FIRE_ifc_s_pcie_data_wr_pawvalid,
       WILL_FIRE_ifc_s_pcie_data_wr_pbready,
       WILL_FIRE_ifc_s_pcie_data_wr_pwchannel,
       WILL_FIRE_ifc_s_pcie_data_wr_pwvalid,
       WILL_FIRE_ifc_s_rd_parchannel,
       WILL_FIRE_ifc_s_rd_parvalid,
       WILL_FIRE_ifc_s_rd_prready,
       WILL_FIRE_ifc_s_wr_pawchannel,
       WILL_FIRE_ifc_s_wr_pawvalid,
       WILL_FIRE_ifc_s_wr_pbready,
       WILL_FIRE_ifc_s_wr_pwchannel,
       WILL_FIRE_ifc_s_wr_pwvalid;

  // inputs to muxes for submodule ports
  wire [514 : 0] MUX_nvme_queues_s_rd_out$enq_1__VAL_1,
		 MUX_nvme_queues_s_rd_out$enq_1__VAL_2;
  wire [180 : 0] MUX_nvme_queues_submission_fifo$enq_1__VAL_1,
		 MUX_nvme_queues_submission_fifo$enq_1__VAL_2;
  wire [102 : 0] MUX_nvme_queues_m_wr_in$enq_1__VAL_1,
		 MUX_nvme_queues_m_wr_in$enq_1__VAL_2;
  wire [93 : 0] MUX_axiDdrRd_in$enq_1__VAL_1;
  wire [63 : 0] MUX_nvme_read_addr$write_1__VAL_1,
		MUX_nvme_read_length$write_1__VAL_1,
		MUX_nvme_read_length$write_1__VAL_2,
		MUX_nvme_write_addr$write_1__VAL_2;
  wire [30 : 0] MUX_pendingSubmissions$enq_1__VAL_1,
		MUX_pendingSubmissions$enq_1__VAL_2;
  wire [23 : 0] MUX_activeCSRRead$write_1__VAL_1,
		MUX_activeCSRRead$write_1__VAL_2,
		MUX_activeCSRWrite$write_1__VAL_1,
		MUX_activeCSRWrite$write_1__VAL_2;
  wire [14 : 0] MUX_baseAddressRegFile$upd_2__VAL_1,
		MUX_baseAddressRegFile$upd_2__VAL_2,
		MUX_readBeatsToRequest$write_1__VAL_1,
		MUX_readBeatsToStream$write_1__VAL_2;
  wire [13 : 0] MUX_nvmeCmdWriteCount$write_1__VAL_1,
		MUX_readBackOff$write_1__VAL_1;
  wire [8 : 0] MUX_nvme_queues_completion_queue_0$write_1__VAL_2,
	       MUX_nvme_queues_completion_queue_1$write_1__VAL_2,
	       MUX_nvme_queues_completion_queue_2$write_1__VAL_1,
	       MUX_nvme_queues_completion_queue_3$write_1__VAL_1;
  wire [7 : 0] MUX_nvme_queues_completion_head_timer$write_1__VAL_1,
	       MUX_nvme_queues_r_response_remaining$write_1__VAL_1,
	       MUX_nvme_queues_r_response_remaining$write_1__VAL_2,
	       MUX_nvme_queues_submission_tail_timer$write_1__VAL_1,
	       MUX_writeBeatCount$write_1__VAL_1;
  wire [1 : 0] MUX_ddrRequestActive$write_1__VAL_1,
	       MUX_writeState$write_1__VAL_2,
	       MUX_writeState$write_1__VAL_3;
  wire MUX_activeReadBack$write_1__SEL_1,
       MUX_axiDdrRd_in$enq_1__SEL_1,
       MUX_baseAddressRegFile$upd_1__SEL_1,
       MUX_ddrRequestActive$write_1__SEL_1,
       MUX_ddrRequestActive$write_1__SEL_2,
       MUX_ddrWriteTokenFifo$enq_1__SEL_1,
       MUX_lastWriteReceived$write_1__SEL_1,
       MUX_lastWriteReceived$write_1__SEL_2,
       MUX_nvmeCmdWriteCount$write_1__SEL_1,
       MUX_nvme_queues_completion_queue_2$write_1__SEL_1,
       MUX_nvme_queues_completion_queue_3$write_1__SEL_1,
       MUX_nvme_queues_completion_queue_empty$write_1__VAL_1,
       MUX_nvme_queues_completion_queue_empty$write_1__VAL_2,
       MUX_nvme_read_addr$write_1__SEL_1,
       MUX_read_state$write_1__SEL_1,
       MUX_writeBeatCount$write_1__SEL_1;

  // declarations used by system tasks
  // synopsys translate_off
  reg [63 : 0] v__h96206;
  // synopsys translate_on

  // remaining internal signals
  reg [63 : 0] CASE_activeCSRRead_BITS_22_TO_10_0x0_0_0x1_0_I_ETC__q2,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_0_0x1_ddr_ETC__q7,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_0_CONCAT__ETC__q4,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_0_CONCAT__ETC__q6,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_IF_host_d_ETC__q3,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_doorbell__ETC__q8,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_doorbell__ETC__q9,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_prpBaseAd_ETC__q5,
	       CASE_readSlbaAndLenFifoD_OUT_BITS_16_TO_7_0_0_ETC__q12;
  reg [41 : 0] SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102,
	       SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110,
	       SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191,
	       SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473,
	       SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517,
	       SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547,
	       SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575,
	       SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606,
	       SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635,
	       SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665,
	       SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672,
	       SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699;
  reg [14 : 0] b__h89966;
  wire [511 : 0] a__h104548,
		 data__h104531,
		 x3__h94720,
		 x__h100264,
		 x__h92209,
		 x_data__h16474,
		 x_data__h21889;
  wire [383 : 0] IF_activeCSRRead_18_BITS_22_TO_10_27_EQ_0x0_28_ETC___d654;
  wire [255 : 0] IF_activeCSRRead_18_BITS_22_TO_10_27_EQ_0x0_28_ETC___d594;
  wire [127 : 0] IF_activeCSRRead_18_BITS_22_TO_10_27_EQ_0x0_28_ETC___d536;
  wire [92 : 0] IF_NOT_host_ddr_31_AND_forwardPcieWriteRqWire__ETC___d1692;
  wire [71 : 0] ddrBaseAddrWritePrefix_96_BITS_37_TO_1_619_CON_ETC___d1623;
  wire [63 : 0] IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d506,
		IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d533,
		IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d563,
		IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d591,
		IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d622,
		IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d651,
		IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d681,
		IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d708,
		IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d502,
		IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d529,
		IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d559,
		IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d587,
		IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d618,
		IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d647,
		IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d677,
		IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d704,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d503,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d504,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d505,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d530,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d531,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d532,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d560,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d561,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d562,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d588,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d589,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d590,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d619,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d620,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d621,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d648,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d649,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d650,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d678,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d679,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d680,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d705,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d706,
		IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d707,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d480,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d523,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d553,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d581,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d612,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d641,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d671,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d698,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d500,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d527,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d557,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d585,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d616,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d645,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d675,
		IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d702,
		addr__h103832,
		addr__h92799,
		byte_enable__h104532,
		newAddr__h99332,
		prp2___1__h95837,
		x__h101812,
		x__h16739,
		x__h90391,
		x__h90744,
		x__h90786,
		x__h95930,
		x__h95931,
		x__h97000,
		x__h97308,
		x__h97785,
		x__h98026,
		y__h97672,
		y__h98027,
		y_avValue_prp2__h97232;
  wire [51 : 0] nvmeWritePfn__h96030, x__h96075, y__h96077;
  wire [41 : 0] x__h33156, x__h34695;
  wire [39 : 0] IF_axiCtrlWr_in_data_first__34_BIT_16_71_THEN__ETC___d787,
		IF_axiCtrlWr_in_data_first__34_BIT_40_21_THEN__ETC___d837,
		IF_axiCtrlWr_in_data_first__34_BIT_8_39_THEN_a_ETC___d755;
  wire [31 : 0] IF_axiCtrlWr_in_data_first__34_BIT_24_77_THEN__ETC___d890,
		IF_axiCtrlWr_in_data_first__34_BIT_32_97_THEN__ETC___d910,
		data__h19626,
		data__h19789;
  wire [18 : 0] newCSRRead_currentAddr__h25982,
		newCSRWrite_currentAddr__h89499;
  wire [15 : 0] readSlbaAndLenFifoD_OUT_BITS_16_TO_1_PLUS_1__q13;
  wire [14 : 0] IF_decrAvailablePagesWire_whas__048_THEN_avail_ETC___d1052,
		readBeatsToRequest_MINUS_1__q10,
		x__h91013;
  wire [13 : 0] _0_CONCAT_nvmeCmdWriteCount_BITS_13_TO_6_PLUS_1__q11,
		off__h95838,
		totalOff__h22575,
		totalOff__h23447,
		totalOff__h23454,
		totalOff__h23461,
		totalOff__h23468,
		totalOff__h23475,
		totalOff__h23482,
		totalOff__h23489,
		x__h90872,
		x__h90950,
		x__h90990,
		x__h96900,
		x__h97210,
		y__h96420;
  wire [11 : 0] y__h101687, y__h98931;
  wire [8 : 0] b__h92774,
	       x__h102854,
	       x__h103021,
	       x__h24657,
	       x__h24902,
	       x__h25067,
	       x__h25228,
	       x__h25393,
	       x__h25555,
	       x__h25723,
	       x__h25891,
	       x__h92218,
	       x__h92401,
	       x__h94801,
	       x__h94890;
  wire [7 : 0] IF_axiCtrlWr_in_dataD_OUT_BIT_19_THEN_axiCtrl_ETC__q14,
	       IF_axiCtrlWr_in_dataD_OUT_BIT_43_THEN_axiCtrl_ETC__q16,
	       IF_axiCtrlWr_in_dataD_OUT_BIT_51_THEN_axiCtrl_ETC__q15,
	       IF_axiCtrlWr_in_dataD_OUT_BIT_59_THEN_axiCtrl_ETC__q17,
	       IF_axiCtrlWr_in_data_first__34_BIT_11_88_THEN__ETC___d790,
	       IF_axiCtrlWr_in_data_first__34_BIT_20_91_THEN__ETC___d893,
	       IF_axiCtrlWr_in_data_first__34_BIT_27_06_THEN__ETC___d808,
	       IF_axiCtrlWr_in_data_first__34_BIT_28_03_THEN__ETC___d805,
	       IF_axiCtrlWr_in_data_first__34_BIT_35_38_THEN__ETC___d840,
	       IF_axiCtrlWr_in_data_first__34_BIT_3_56_THEN_a_ETC___d758,
	       IF_nextPcieWriteRq_rv_port0__read__583_BITS_55_ETC___d1607,
	       IF_readBeatsToRequest_176_ULT_64_182_THEN_read_ETC___d1185,
	       currentPcieWriteLen_597_PLUS_nextPcieWriteRq_r_ETC___d1603,
	       nvme_queues_completion_queue_0_BITS_7_TO_0__q1,
	       pcieReadRequestedCount_469_PLUS_nextPcieReadRq_ETC___d1477;
  wire [6 : 0] x__h100273, x__h100456;
  wire IF_NOT_host_ddr_31_AND_ddrRequestActive_673_EQ_ETC___d1712,
       NOT_bufferFifoCount_port1__read__181_ULE_0_CON_ETC___d1188,
       NOT_pcieWriteDataBuffer_rRdPtr_read__647_EQ_pc_ETC___d1738,
       NOT_pcieWriteDataBuffer_rRdPtr_read__647_PLUS__ETC___d1667,
       NOT_writeDataFifo_rRdPtr_read__261_EQ_writeDat_ETC___d1747,
       NOT_writeDataFifo_rRdPtr_read__261_PLUS_255_27_ETC___d1282,
       _0_CONCAT_nvmeCmdWriteCount_300_BITS_13_TO_3_31_ETC___d1314,
       _0_CONCAT_nvme_read_length_060_BITS_63_TO_12_06_ETC___d1063,
       activeCSRRead_18_BITS_22_TO_10_27_ULT_1000___d448,
       currentPcieWritePfn_588_BIT_15_589_AND_current_ETC___d1614,
       nextPcieReadRq_rv_port0__read__454_BITS_40_TO__ETC___d1472,
       nextPcieReadRq_rv_port0__read__454_BITS_55_TO__ETC___d1467,
       nextPcieWriteRq_rv_port0__read__583_BITS_40_TO_ETC___d1600,
       nextPcieWriteRq_rv_port0__read__583_BITS_55_TO_ETC___d1596,
       nextReadCmdFifo_first__401_BITS_210_TO_200_402_ETC___d1403,
       nextWriteCmdFifo_first__374_BITS_204_TO_194_37_ETC___d1376,
       pcieReadRspCount_561_EQ_IF_nextPcieReadBurstLe_ETC___d1564,
       writeBeatCount_720_EQ_writeBurstLength_721___d1722;

  // action method ifc_s_ctrl_rd_parvalid
  assign CAN_FIRE_ifc_s_ctrl_rd_parvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_rd_parvalid = 1'd1 ;

  // value method ifc_s_ctrl_rd_arready
  assign S_CTRL_arready = !axiCtrlRd_isRst_isInReset && axiCtrlRd_in$FULL_N ;

  // action method ifc_s_ctrl_rd_parchannel
  assign CAN_FIRE_ifc_s_ctrl_rd_parchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_rd_parchannel = 1'd1 ;

  // action method ifc_s_ctrl_rd_prready
  assign CAN_FIRE_ifc_s_ctrl_rd_prready = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_rd_prready = 1'd1 ;

  // value method ifc_s_ctrl_rd_rvalid
  assign S_CTRL_rvalid = !axiCtrlRd_isRst_isInReset && axiCtrlRd_out$EMPTY_N ;

  // value method ifc_s_ctrl_rd_rdata
  assign S_CTRL_rdata =
	     axiCtrlRd_out$EMPTY_N ? axiCtrlRd_out$D_OUT[514:3] : 512'd0 ;

  // value method ifc_s_ctrl_rd_rresp
  assign S_CTRL_rresp =
	     axiCtrlRd_out$EMPTY_N ? axiCtrlRd_out$D_OUT[2:1] : 2'd0 ;

  // value method ifc_s_ctrl_rd_rlast
  assign S_CTRL_rlast = axiCtrlRd_out$EMPTY_N && axiCtrlRd_out$D_OUT[0] ;

  // value method ifc_s_ctrl_wr_awready
  assign S_CTRL_awready =
	     !axiCtrlWr_isRst_isInReset && axiCtrlWr_in_addr$FULL_N ;

  // action method ifc_s_ctrl_wr_pawvalid
  assign CAN_FIRE_ifc_s_ctrl_wr_pawvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pawvalid = 1'd1 ;

  // action method ifc_s_ctrl_wr_pawchannel
  assign CAN_FIRE_ifc_s_ctrl_wr_pawchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pawchannel = 1'd1 ;

  // value method ifc_s_ctrl_wr_wready
  assign S_CTRL_wready =
	     !axiCtrlWr_isRst_isInReset && axiCtrlWr_in_data$FULL_N ;

  // action method ifc_s_ctrl_wr_pwvalid
  assign CAN_FIRE_ifc_s_ctrl_wr_pwvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pwvalid = 1'd1 ;

  // action method ifc_s_ctrl_wr_pwchannel
  assign CAN_FIRE_ifc_s_ctrl_wr_pwchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pwchannel = 1'd1 ;

  // action method ifc_s_ctrl_wr_pbready
  assign CAN_FIRE_ifc_s_ctrl_wr_pbready = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pbready = 1'd1 ;

  // value method ifc_s_ctrl_wr_bvalid
  assign S_CTRL_bvalid = !axiCtrlWr_isRst_isInReset && axiCtrlWr_out$EMPTY_N ;

  // value method ifc_s_ctrl_wr_bresp
  assign S_CTRL_bresp = axiCtrlWr_out$EMPTY_N ? axiCtrlWr_out$D_OUT : 2'd0 ;

  // value method ifc_s_axis_write_tready
  assign S_AXIS_WRITE_tready =
	     !s_axis_write_isRst_isInReset && s_axis_write_in_1$FULL_N ;

  // action method ifc_s_axis_write_ptvalid
  assign CAN_FIRE_ifc_s_axis_write_ptvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptvalid = 1'd1 ;

  // action method ifc_s_axis_write_ptdata
  assign CAN_FIRE_ifc_s_axis_write_ptdata = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptdata = 1'd1 ;

  // action method ifc_s_axis_write_ptuser
  assign CAN_FIRE_ifc_s_axis_write_ptuser = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptuser = 1'd1 ;

  // action method ifc_s_axis_write_ptkeep
  assign CAN_FIRE_ifc_s_axis_write_ptkeep = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptkeep = 1'd1 ;

  // action method ifc_s_axis_write_ptDest
  assign CAN_FIRE_ifc_s_axis_write_ptDest = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptDest = 1'd1 ;

  // action method ifc_s_axis_write_ptlast
  assign CAN_FIRE_ifc_s_axis_write_ptlast = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptlast = 1'd1 ;

  // value method ifc_m_axis_write_tvalid
  assign M_AXIS_WRITE_tvalid =
	     !m_axis_write_isRst_isInReset && m_axis_write_out_1$EMPTY_N ;

  // action method ifc_m_axis_write_ptready
  assign CAN_FIRE_ifc_m_axis_write_ptready = 1'd1 ;
  assign WILL_FIRE_ifc_m_axis_write_ptready = 1'd1 ;

  // value method ifc_m_axis_write_tdata
  assign M_AXIS_WRITE_tdata =
	     m_axis_write_out_1$EMPTY_N ?
	       m_axis_write_out_1$D_OUT[13:6] :
	       8'd0 ;

  // value method ifc_m_axis_write_tlast
  assign M_AXIS_WRITE_tlast =
	     m_axis_write_out_1$EMPTY_N && m_axis_write_out_1$D_OUT[0] ;

  // value method ifc_m_axis_write_tkeep
  assign M_AXIS_WRITE_tkeep =
	     m_axis_write_out_1$EMPTY_N && m_axis_write_out_1$D_OUT[5] ;

  // value method ifc_m_axis_write_tDest
  assign M_AXIS_WRITE_tDest =
	     m_axis_write_out_1$EMPTY_N ?
	       m_axis_write_out_1$D_OUT[4:1] :
	       4'd0 ;

  // value method ifc_s_axis_read_tready
  assign S_AXIS_READ_tready =
	     !s_axis_read_isRst_isInReset && s_axis_read_in_1$FULL_N ;

  // action method ifc_s_axis_read_ptvalid
  assign CAN_FIRE_ifc_s_axis_read_ptvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptvalid = 1'd1 ;

  // action method ifc_s_axis_read_ptdata
  assign CAN_FIRE_ifc_s_axis_read_ptdata = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptdata = 1'd1 ;

  // action method ifc_s_axis_read_ptuser
  assign CAN_FIRE_ifc_s_axis_read_ptuser = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptuser = 1'd1 ;

  // action method ifc_s_axis_read_ptkeep
  assign CAN_FIRE_ifc_s_axis_read_ptkeep = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptkeep = 1'd1 ;

  // action method ifc_s_axis_read_ptDest
  assign CAN_FIRE_ifc_s_axis_read_ptDest = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptDest = 1'd1 ;

  // action method ifc_s_axis_read_ptlast
  assign CAN_FIRE_ifc_s_axis_read_ptlast = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptlast = 1'd1 ;

  // value method ifc_m_axis_read_tvalid
  assign M_AXIS_READ_tvalid =
	     !m_axis_read_isRst_isInReset && m_axis_read_out_1$EMPTY_N ;

  // action method ifc_m_axis_read_ptready
  assign CAN_FIRE_ifc_m_axis_read_ptready = 1'd1 ;
  assign WILL_FIRE_ifc_m_axis_read_ptready = 1'd1 ;

  // value method ifc_m_axis_read_tdata
  assign M_AXIS_READ_tdata =
	     m_axis_read_out_1$EMPTY_N ?
	       m_axis_read_out_1$D_OUT[580:69] :
	       512'd0 ;

  // value method ifc_m_axis_read_tlast
  assign M_AXIS_READ_tlast =
	     m_axis_read_out_1$EMPTY_N && m_axis_read_out_1$D_OUT[0] ;

  // value method ifc_m_axis_read_tkeep
  assign M_AXIS_READ_tkeep =
	     m_axis_read_out_1$EMPTY_N ?
	       m_axis_read_out_1$D_OUT[68:5] :
	       64'd0 ;

  // value method ifc_m_axis_read_tDest
  assign M_AXIS_READ_tDest =
	     m_axis_read_out_1$EMPTY_N ? m_axis_read_out_1$D_OUT[4:1] : 4'd0 ;

  // action method ifc_s_pcie_data_rd_parvalid
  assign CAN_FIRE_ifc_s_pcie_data_rd_parvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_pcie_data_rd_parvalid = 1'd1 ;

  // value method ifc_s_pcie_data_rd_arready
  assign S_AXI_PCIe_arready =
	     !axiPcieRd_isRst_isInReset && axiPcieRd_in$FULL_N ;

  // action method ifc_s_pcie_data_rd_parchannel
  assign CAN_FIRE_ifc_s_pcie_data_rd_parchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_pcie_data_rd_parchannel = 1'd1 ;

  // action method ifc_s_pcie_data_rd_prready
  assign CAN_FIRE_ifc_s_pcie_data_rd_prready = 1'd1 ;
  assign WILL_FIRE_ifc_s_pcie_data_rd_prready = 1'd1 ;

  // value method ifc_s_pcie_data_rd_rvalid
  assign S_AXI_PCIe_rvalid =
	     !axiPcieRd_isRst_isInReset && axiPcieRd_out$EMPTY_N ;

  // value method ifc_s_pcie_data_rd_rdata
  assign S_AXI_PCIe_rdata =
	     axiPcieRd_out$EMPTY_N ? axiPcieRd_out$D_OUT[514:3] : 512'd0 ;

  // value method ifc_s_pcie_data_rd_rresp
  assign S_AXI_PCIe_rresp =
	     axiPcieRd_out$EMPTY_N ? axiPcieRd_out$D_OUT[2:1] : 2'd0 ;

  // value method ifc_s_pcie_data_rd_rlast
  assign S_AXI_PCIe_rlast = axiPcieRd_out$EMPTY_N && axiPcieRd_out$D_OUT[0] ;

  // value method ifc_s_pcie_data_wr_awready
  assign S_AXI_PCIe_awready =
	     !axiPcieWr_isRst_isInReset && axiPcieWr_in_addr$FULL_N ;

  // action method ifc_s_pcie_data_wr_pawvalid
  assign CAN_FIRE_ifc_s_pcie_data_wr_pawvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_pcie_data_wr_pawvalid = 1'd1 ;

  // action method ifc_s_pcie_data_wr_pawchannel
  assign CAN_FIRE_ifc_s_pcie_data_wr_pawchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_pcie_data_wr_pawchannel = 1'd1 ;

  // value method ifc_s_pcie_data_wr_wready
  assign S_AXI_PCIe_wready =
	     !axiPcieWr_isRst_isInReset && axiPcieWr_in_data$FULL_N ;

  // action method ifc_s_pcie_data_wr_pwvalid
  assign CAN_FIRE_ifc_s_pcie_data_wr_pwvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_pcie_data_wr_pwvalid = 1'd1 ;

  // action method ifc_s_pcie_data_wr_pwchannel
  assign CAN_FIRE_ifc_s_pcie_data_wr_pwchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_pcie_data_wr_pwchannel = 1'd1 ;

  // action method ifc_s_pcie_data_wr_pbready
  assign CAN_FIRE_ifc_s_pcie_data_wr_pbready = 1'd1 ;
  assign WILL_FIRE_ifc_s_pcie_data_wr_pbready = 1'd1 ;

  // value method ifc_s_pcie_data_wr_bvalid
  assign S_AXI_PCIe_bvalid =
	     !axiPcieWr_isRst_isInReset && axiPcieWr_out$EMPTY_N ;

  // value method ifc_s_pcie_data_wr_bresp
  assign S_AXI_PCIe_bresp =
	     axiPcieWr_out$EMPTY_N ? axiPcieWr_out$D_OUT : 2'd0 ;

  // value method ifc_m_ddr_data_rd_arvalid
  assign M_AXI_DDR_NVMe_arvalid =
	     !axiDdrRd_isRst_isInReset && axiDdrRd_in$EMPTY_N ;

  // action method ifc_m_ddr_data_rd_parready
  assign CAN_FIRE_ifc_m_ddr_data_rd_parready = 1'd1 ;
  assign WILL_FIRE_ifc_m_ddr_data_rd_parready = 1'd1 ;

  // value method ifc_m_ddr_data_rd_arid
  assign M_AXI_DDR_NVMe_arid = axiDdrRd_in$EMPTY_N && axiDdrRd_in$D_OUT[93] ;

  // value method ifc_m_ddr_data_rd_araddr
  assign M_AXI_DDR_NVMe_araddr =
	     axiDdrRd_in$EMPTY_N ? axiDdrRd_in$D_OUT[92:29] : 64'd0 ;

  // value method ifc_m_ddr_data_rd_arlen
  assign M_AXI_DDR_NVMe_arlen =
	     axiDdrRd_in$EMPTY_N ? axiDdrRd_in$D_OUT[28:21] : 8'd0 ;

  // value method ifc_m_ddr_data_rd_arsize
  assign M_AXI_DDR_NVMe_arsize =
	     axiDdrRd_in$EMPTY_N ? axiDdrRd_in$D_OUT[20:18] : 3'd0 ;

  // value method ifc_m_ddr_data_rd_arburst
  assign M_AXI_DDR_NVMe_arburst =
	     axiDdrRd_in$EMPTY_N ? axiDdrRd_in$D_OUT[17:16] : 2'd0 ;

  // value method ifc_m_ddr_data_rd_arlock
  assign M_AXI_DDR_NVMe_arlock =
	     axiDdrRd_in$EMPTY_N && axiDdrRd_in$D_OUT[15] ;

  // value method ifc_m_ddr_data_rd_arcache
  assign M_AXI_DDR_NVMe_arcache =
	     axiDdrRd_in$EMPTY_N ? axiDdrRd_in$D_OUT[14:11] : 4'd0 ;

  // value method ifc_m_ddr_data_rd_arprot
  assign M_AXI_DDR_NVMe_arprot =
	     axiDdrRd_in$EMPTY_N ? axiDdrRd_in$D_OUT[10:8] : 3'd0 ;

  // value method ifc_m_ddr_data_rd_arqos
  assign M_AXI_DDR_NVMe_arqos =
	     axiDdrRd_in$EMPTY_N ? axiDdrRd_in$D_OUT[7:4] : 4'd0 ;

  // value method ifc_m_ddr_data_rd_arregion
  assign M_AXI_DDR_NVMe_arregion =
	     axiDdrRd_in$EMPTY_N ? axiDdrRd_in$D_OUT[3:0] : 4'd0 ;

  // value method ifc_m_ddr_data_rd_rready
  assign M_AXI_DDR_NVMe_rready =
	     !axiDdrRd_isRst_isInReset && axiDdrRd_out$FULL_N ;

  // action method ifc_m_ddr_data_rd_prvalid
  assign CAN_FIRE_ifc_m_ddr_data_rd_prvalid = 1'd1 ;
  assign WILL_FIRE_ifc_m_ddr_data_rd_prvalid = 1'd1 ;

  // action method ifc_m_ddr_data_rd_prchannel
  assign CAN_FIRE_ifc_m_ddr_data_rd_prchannel = 1'd1 ;
  assign WILL_FIRE_ifc_m_ddr_data_rd_prchannel = 1'd1 ;

  // action method ifc_m_ddr_data_wr_pawready
  assign CAN_FIRE_ifc_m_ddr_data_wr_pawready = 1'd1 ;
  assign WILL_FIRE_ifc_m_ddr_data_wr_pawready = 1'd1 ;

  // value method ifc_m_ddr_data_wr_awvalid
  assign M_AXI_DDR_NVMe_awvalid =
	     !axiDdrWr_isRst_isInReset && axiDdrWr_in_addr$EMPTY_N ;

  // value method ifc_m_ddr_data_wr_awid
  assign M_AXI_DDR_NVMe_awid =
	     axiDdrWr_in_addr$EMPTY_N && axiDdrWr_in_addr$D_OUT[93] ;

  // value method ifc_m_ddr_data_wr_awaddr
  assign M_AXI_DDR_NVMe_awaddr =
	     axiDdrWr_in_addr$EMPTY_N ?
	       axiDdrWr_in_addr$D_OUT[92:29] :
	       64'd0 ;

  // value method ifc_m_ddr_data_wr_awlen
  assign M_AXI_DDR_NVMe_awlen =
	     axiDdrWr_in_addr$EMPTY_N ? axiDdrWr_in_addr$D_OUT[28:21] : 8'd0 ;

  // value method ifc_m_ddr_data_wr_awsize
  assign M_AXI_DDR_NVMe_awsize =
	     axiDdrWr_in_addr$EMPTY_N ? axiDdrWr_in_addr$D_OUT[20:18] : 3'd0 ;

  // value method ifc_m_ddr_data_wr_awburst
  assign M_AXI_DDR_NVMe_awburst =
	     axiDdrWr_in_addr$EMPTY_N ? axiDdrWr_in_addr$D_OUT[17:16] : 2'd0 ;

  // value method ifc_m_ddr_data_wr_awlock
  assign M_AXI_DDR_NVMe_awlock =
	     axiDdrWr_in_addr$EMPTY_N && axiDdrWr_in_addr$D_OUT[15] ;

  // value method ifc_m_ddr_data_wr_awcache
  assign M_AXI_DDR_NVMe_awcache =
	     axiDdrWr_in_addr$EMPTY_N ? axiDdrWr_in_addr$D_OUT[14:11] : 4'd0 ;

  // value method ifc_m_ddr_data_wr_awprot
  assign M_AXI_DDR_NVMe_awprot =
	     axiDdrWr_in_addr$EMPTY_N ? axiDdrWr_in_addr$D_OUT[10:8] : 3'd0 ;

  // value method ifc_m_ddr_data_wr_awqos
  assign M_AXI_DDR_NVMe_awqos =
	     axiDdrWr_in_addr$EMPTY_N ? axiDdrWr_in_addr$D_OUT[7:4] : 4'd0 ;

  // value method ifc_m_ddr_data_wr_awregion
  assign M_AXI_DDR_NVMe_awregion =
	     axiDdrWr_in_addr$EMPTY_N ? axiDdrWr_in_addr$D_OUT[3:0] : 4'd0 ;

  // action method ifc_m_ddr_data_wr_pwready
  assign CAN_FIRE_ifc_m_ddr_data_wr_pwready = 1'd1 ;
  assign WILL_FIRE_ifc_m_ddr_data_wr_pwready = 1'd1 ;

  // value method ifc_m_ddr_data_wr_wvalid
  assign M_AXI_DDR_NVMe_wvalid =
	     !axiDdrWr_isRst_isInReset && axiDdrWr_in_data$EMPTY_N ;

  // value method ifc_m_ddr_data_wr_wdata
  assign M_AXI_DDR_NVMe_wdata =
	     axiDdrWr_in_data$EMPTY_N ?
	       axiDdrWr_in_data$D_OUT[576:65] :
	       512'd0 ;

  // value method ifc_m_ddr_data_wr_wstrb
  assign M_AXI_DDR_NVMe_wstrb =
	     axiDdrWr_in_data$EMPTY_N ? axiDdrWr_in_data$D_OUT[64:1] : 64'd0 ;

  // value method ifc_m_ddr_data_wr_wlast
  assign M_AXI_DDR_NVMe_wlast =
	     axiDdrWr_in_data$EMPTY_N && axiDdrWr_in_data$D_OUT[0] ;

  // action method ifc_m_ddr_data_wr_pbvalid
  assign CAN_FIRE_ifc_m_ddr_data_wr_pbvalid = 1'd1 ;
  assign WILL_FIRE_ifc_m_ddr_data_wr_pbvalid = 1'd1 ;

  // value method ifc_m_ddr_data_wr_bready
  assign M_AXI_DDR_NVMe_bready =
	     !axiDdrWr_isRst_isInReset && axiDdrWr_out$FULL_N ;

  // action method ifc_m_ddr_data_wr_bin
  assign CAN_FIRE_ifc_m_ddr_data_wr_bin = 1'd1 ;
  assign WILL_FIRE_ifc_m_ddr_data_wr_bin = 1'd1 ;

  // action method ifc_s_rd_parvalid
  assign CAN_FIRE_ifc_s_rd_parvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_rd_parvalid = 1'd1 ;

  // value method ifc_s_rd_arready
  assign S_AXI_Queues_arready =
	     !nvme_queues_s_rd_isRst_isInReset && nvme_queues_s_rd_in$FULL_N ;

  // action method ifc_s_rd_parchannel
  assign CAN_FIRE_ifc_s_rd_parchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_rd_parchannel = 1'd1 ;

  // action method ifc_s_rd_prready
  assign CAN_FIRE_ifc_s_rd_prready = 1'd1 ;
  assign WILL_FIRE_ifc_s_rd_prready = 1'd1 ;

  // value method ifc_s_rd_rvalid
  assign S_AXI_Queues_rvalid =
	     !nvme_queues_s_rd_isRst_isInReset &&
	     nvme_queues_s_rd_out$EMPTY_N ;

  // value method ifc_s_rd_rdata
  assign S_AXI_Queues_rdata =
	     nvme_queues_s_rd_out$EMPTY_N ?
	       nvme_queues_s_rd_out$D_OUT[514:3] :
	       512'd0 ;

  // value method ifc_s_rd_rresp
  assign S_AXI_Queues_rresp =
	     nvme_queues_s_rd_out$EMPTY_N ?
	       nvme_queues_s_rd_out$D_OUT[2:1] :
	       2'd0 ;

  // value method ifc_s_rd_rlast
  assign S_AXI_Queues_rlast =
	     nvme_queues_s_rd_out$EMPTY_N && nvme_queues_s_rd_out$D_OUT[0] ;

  // value method ifc_s_wr_awready
  assign S_AXI_Queues_awready =
	     !nvme_queues_s_wr_isRst_isInReset &&
	     nvme_queues_s_wr_in_addr$FULL_N ;

  // action method ifc_s_wr_pawvalid
  assign CAN_FIRE_ifc_s_wr_pawvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_wr_pawvalid = 1'd1 ;

  // action method ifc_s_wr_pawchannel
  assign CAN_FIRE_ifc_s_wr_pawchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_wr_pawchannel = 1'd1 ;

  // value method ifc_s_wr_wready
  assign S_AXI_Queues_wready =
	     !nvme_queues_s_wr_isRst_isInReset &&
	     nvme_queues_s_wr_in_data$FULL_N ;

  // action method ifc_s_wr_pwvalid
  assign CAN_FIRE_ifc_s_wr_pwvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_wr_pwvalid = 1'd1 ;

  // action method ifc_s_wr_pwchannel
  assign CAN_FIRE_ifc_s_wr_pwchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_wr_pwchannel = 1'd1 ;

  // action method ifc_s_wr_pbready
  assign CAN_FIRE_ifc_s_wr_pbready = 1'd1 ;
  assign WILL_FIRE_ifc_s_wr_pbready = 1'd1 ;

  // value method ifc_s_wr_bvalid
  assign S_AXI_Queues_bvalid =
	     !nvme_queues_s_wr_isRst_isInReset &&
	     nvme_queues_s_wr_out$EMPTY_N ;

  // value method ifc_s_wr_bresp
  assign S_AXI_Queues_bresp =
	     nvme_queues_s_wr_out$EMPTY_N ?
	       nvme_queues_s_wr_out$D_OUT :
	       2'd0 ;

  // value method ifc_m_rd_arvalid
  assign M_AXI_Doorbells_arvalid =
	     !nvme_queues_m_rd_isRst_isInReset &&
	     nvme_queues_m_rd_in$EMPTY_N ;

  // action method ifc_m_rd_parready
  assign CAN_FIRE_ifc_m_rd_parready = 1'd1 ;
  assign WILL_FIRE_ifc_m_rd_parready = 1'd1 ;

  // value method ifc_m_rd_araddr
  assign M_AXI_Doorbells_araddr =
	     nvme_queues_m_rd_in$EMPTY_N ?
	       nvme_queues_m_rd_in$D_OUT[66:3] :
	       64'd0 ;

  // value method ifc_m_rd_arprot
  assign M_AXI_Doorbells_arprot =
	     nvme_queues_m_rd_in$EMPTY_N ?
	       nvme_queues_m_rd_in$D_OUT[2:0] :
	       3'd0 ;

  // value method ifc_m_rd_rready
  assign M_AXI_Doorbells_rready =
	     !nvme_queues_m_rd_isRst_isInReset &&
	     nvme_queues_m_rd_out$FULL_N ;

  // action method ifc_m_rd_prvalid
  assign CAN_FIRE_ifc_m_rd_prvalid = 1'd1 ;
  assign WILL_FIRE_ifc_m_rd_prvalid = 1'd1 ;

  // action method ifc_m_rd_prdata
  assign CAN_FIRE_ifc_m_rd_prdata = 1'd1 ;
  assign WILL_FIRE_ifc_m_rd_prdata = 1'd1 ;

  // action method ifc_m_rd_prresp
  assign CAN_FIRE_ifc_m_rd_prresp = 1'd1 ;
  assign WILL_FIRE_ifc_m_rd_prresp = 1'd1 ;

  // action method ifc_m_wr_pawready
  assign CAN_FIRE_ifc_m_wr_pawready = 1'd1 ;
  assign WILL_FIRE_ifc_m_wr_pawready = 1'd1 ;

  // value method ifc_m_wr_awvalid
  assign M_AXI_Doorbells_awvalid =
	     !nvme_queues_m_wr_isRst_isInReset &&
	     nvme_queues_m_wr_addrOut_rv$port1__read[67] ;

  // value method ifc_m_wr_awaddr
  assign M_AXI_Doorbells_awaddr =
	     nvme_queues_m_wr_addrOut_rv$port1__read[67] ?
	       nvme_queues_m_wr_addrOut_rv$port1__read[66:3] :
	       64'd0 ;

  // value method ifc_m_wr_awprot
  assign M_AXI_Doorbells_awprot =
	     nvme_queues_m_wr_addrOut_rv$port1__read[67] ?
	       nvme_queues_m_wr_addrOut_rv$port1__read[2:0] :
	       3'd0 ;

  // action method ifc_m_wr_pwready
  assign CAN_FIRE_ifc_m_wr_pwready = 1'd1 ;
  assign WILL_FIRE_ifc_m_wr_pwready = 1'd1 ;

  // value method ifc_m_wr_wvalid
  assign M_AXI_Doorbells_wvalid =
	     !nvme_queues_m_wr_isRst_isInReset &&
	     nvme_queues_m_wr_dataOut_rv$port1__read[36] ;

  // value method ifc_m_wr_wdata
  assign M_AXI_Doorbells_wdata =
	     nvme_queues_m_wr_dataOut_rv$port1__read[36] ?
	       nvme_queues_m_wr_dataOut_rv$port1__read[35:4] :
	       32'd0 ;

  // value method ifc_m_wr_wstrb
  assign M_AXI_Doorbells_wstrb =
	     nvme_queues_m_wr_dataOut_rv$port1__read[36] ?
	       nvme_queues_m_wr_dataOut_rv$port1__read[3:0] :
	       4'd0 ;

  // action method ifc_m_wr_pbvalid
  assign CAN_FIRE_ifc_m_wr_pbvalid = 1'd1 ;
  assign WILL_FIRE_ifc_m_wr_pbvalid = 1'd1 ;

  // value method ifc_m_wr_bready
  assign M_AXI_Doorbells_bready =
	     !nvme_queues_m_wr_isRst_isInReset &&
	     nvme_queues_m_wr_out$FULL_N ;

  // action method ifc_m_wr_pbresp
  assign CAN_FIRE_ifc_m_wr_pbresp = 1'd1 ;
  assign WILL_FIRE_ifc_m_wr_pbresp = 1'd1 ;

  // submodule axiCtrlRd_in
  FIFO2 #(.width(32'd37), .guarded(1'd1)) axiCtrlRd_in(.RST(aresetn),
						       .CLK(aclk),
						       .D_IN(axiCtrlRd_in$D_IN),
						       .ENQ(axiCtrlRd_in$ENQ),
						       .DEQ(axiCtrlRd_in$DEQ),
						       .CLR(axiCtrlRd_in$CLR),
						       .D_OUT(axiCtrlRd_in$D_OUT),
						       .FULL_N(axiCtrlRd_in$FULL_N),
						       .EMPTY_N(axiCtrlRd_in$EMPTY_N));

  // submodule axiCtrlRd_out
  FIFO2 #(.width(32'd515), .guarded(1'd1)) axiCtrlRd_out(.RST(aresetn),
							 .CLK(aclk),
							 .D_IN(axiCtrlRd_out$D_IN),
							 .ENQ(axiCtrlRd_out$ENQ),
							 .DEQ(axiCtrlRd_out$DEQ),
							 .CLR(axiCtrlRd_out$CLR),
							 .D_OUT(axiCtrlRd_out$D_OUT),
							 .FULL_N(axiCtrlRd_out$FULL_N),
							 .EMPTY_N(axiCtrlRd_out$EMPTY_N));

  // submodule axiCtrlWr_in_addr
  FIFO2 #(.width(32'd37), .guarded(1'd1)) axiCtrlWr_in_addr(.RST(aresetn),
							    .CLK(aclk),
							    .D_IN(axiCtrlWr_in_addr$D_IN),
							    .ENQ(axiCtrlWr_in_addr$ENQ),
							    .DEQ(axiCtrlWr_in_addr$DEQ),
							    .CLR(axiCtrlWr_in_addr$CLR),
							    .D_OUT(axiCtrlWr_in_addr$D_OUT),
							    .FULL_N(axiCtrlWr_in_addr$FULL_N),
							    .EMPTY_N(axiCtrlWr_in_addr$EMPTY_N));

  // submodule axiCtrlWr_in_data
  FIFO2 #(.width(32'd577), .guarded(1'd1)) axiCtrlWr_in_data(.RST(aresetn),
							     .CLK(aclk),
							     .D_IN(axiCtrlWr_in_data$D_IN),
							     .ENQ(axiCtrlWr_in_data$ENQ),
							     .DEQ(axiCtrlWr_in_data$DEQ),
							     .CLR(axiCtrlWr_in_data$CLR),
							     .D_OUT(axiCtrlWr_in_data$D_OUT),
							     .FULL_N(axiCtrlWr_in_data$FULL_N),
							     .EMPTY_N(axiCtrlWr_in_data$EMPTY_N));

  // submodule axiCtrlWr_out
  FIFO2 #(.width(32'd2), .guarded(1'd1)) axiCtrlWr_out(.RST(aresetn),
						       .CLK(aclk),
						       .D_IN(axiCtrlWr_out$D_IN),
						       .ENQ(axiCtrlWr_out$ENQ),
						       .DEQ(axiCtrlWr_out$DEQ),
						       .CLR(axiCtrlWr_out$CLR),
						       .D_OUT(axiCtrlWr_out$D_OUT),
						       .FULL_N(axiCtrlWr_out$FULL_N),
						       .EMPTY_N(axiCtrlWr_out$EMPTY_N));

  // submodule axiDdrRd_in
  FIFO2 #(.width(32'd94), .guarded(1'd1)) axiDdrRd_in(.RST(aresetn),
						      .CLK(aclk),
						      .D_IN(axiDdrRd_in$D_IN),
						      .ENQ(axiDdrRd_in$ENQ),
						      .DEQ(axiDdrRd_in$DEQ),
						      .CLR(axiDdrRd_in$CLR),
						      .D_OUT(axiDdrRd_in$D_OUT),
						      .FULL_N(axiDdrRd_in$FULL_N),
						      .EMPTY_N(axiDdrRd_in$EMPTY_N));

  // submodule axiDdrRd_out
  FIFO2 #(.width(32'd516), .guarded(1'd1)) axiDdrRd_out(.RST(aresetn),
							.CLK(aclk),
							.D_IN(axiDdrRd_out$D_IN),
							.ENQ(axiDdrRd_out$ENQ),
							.DEQ(axiDdrRd_out$DEQ),
							.CLR(axiDdrRd_out$CLR),
							.D_OUT(axiDdrRd_out$D_OUT),
							.FULL_N(axiDdrRd_out$FULL_N),
							.EMPTY_N(axiDdrRd_out$EMPTY_N));

  // submodule axiDdrWr_in_addr
  FIFO2 #(.width(32'd94), .guarded(1'd1)) axiDdrWr_in_addr(.RST(aresetn),
							   .CLK(aclk),
							   .D_IN(axiDdrWr_in_addr$D_IN),
							   .ENQ(axiDdrWr_in_addr$ENQ),
							   .DEQ(axiDdrWr_in_addr$DEQ),
							   .CLR(axiDdrWr_in_addr$CLR),
							   .D_OUT(axiDdrWr_in_addr$D_OUT),
							   .FULL_N(axiDdrWr_in_addr$FULL_N),
							   .EMPTY_N(axiDdrWr_in_addr$EMPTY_N));

  // submodule axiDdrWr_in_data
  FIFO2 #(.width(32'd577), .guarded(1'd1)) axiDdrWr_in_data(.RST(aresetn),
							    .CLK(aclk),
							    .D_IN(axiDdrWr_in_data$D_IN),
							    .ENQ(axiDdrWr_in_data$ENQ),
							    .DEQ(axiDdrWr_in_data$DEQ),
							    .CLR(axiDdrWr_in_data$CLR),
							    .D_OUT(axiDdrWr_in_data$D_OUT),
							    .FULL_N(axiDdrWr_in_data$FULL_N),
							    .EMPTY_N(axiDdrWr_in_data$EMPTY_N));

  // submodule axiDdrWr_out
  FIFO2 #(.width(32'd3), .guarded(1'd1)) axiDdrWr_out(.RST(aresetn),
						      .CLK(aclk),
						      .D_IN(axiDdrWr_out$D_IN),
						      .ENQ(axiDdrWr_out$ENQ),
						      .DEQ(axiDdrWr_out$DEQ),
						      .CLR(axiDdrWr_out$CLR),
						      .D_OUT(),
						      .FULL_N(axiDdrWr_out$FULL_N),
						      .EMPTY_N(axiDdrWr_out$EMPTY_N));

  // submodule axiPcieRd_in
  FIFO2 #(.width(32'd56), .guarded(1'd1)) axiPcieRd_in(.RST(aresetn),
						       .CLK(aclk),
						       .D_IN(axiPcieRd_in$D_IN),
						       .ENQ(axiPcieRd_in$ENQ),
						       .DEQ(axiPcieRd_in$DEQ),
						       .CLR(axiPcieRd_in$CLR),
						       .D_OUT(axiPcieRd_in$D_OUT),
						       .FULL_N(axiPcieRd_in$FULL_N),
						       .EMPTY_N(axiPcieRd_in$EMPTY_N));

  // submodule axiPcieRd_out
  FIFO2 #(.width(32'd515), .guarded(1'd1)) axiPcieRd_out(.RST(aresetn),
							 .CLK(aclk),
							 .D_IN(axiPcieRd_out$D_IN),
							 .ENQ(axiPcieRd_out$ENQ),
							 .DEQ(axiPcieRd_out$DEQ),
							 .CLR(axiPcieRd_out$CLR),
							 .D_OUT(axiPcieRd_out$D_OUT),
							 .FULL_N(axiPcieRd_out$FULL_N),
							 .EMPTY_N(axiPcieRd_out$EMPTY_N));

  // submodule axiPcieWr_in_addr
  FIFO2 #(.width(32'd56), .guarded(1'd1)) axiPcieWr_in_addr(.RST(aresetn),
							    .CLK(aclk),
							    .D_IN(axiPcieWr_in_addr$D_IN),
							    .ENQ(axiPcieWr_in_addr$ENQ),
							    .DEQ(axiPcieWr_in_addr$DEQ),
							    .CLR(axiPcieWr_in_addr$CLR),
							    .D_OUT(axiPcieWr_in_addr$D_OUT),
							    .FULL_N(axiPcieWr_in_addr$FULL_N),
							    .EMPTY_N(axiPcieWr_in_addr$EMPTY_N));

  // submodule axiPcieWr_in_data
  FIFO2 #(.width(32'd577), .guarded(1'd1)) axiPcieWr_in_data(.RST(aresetn),
							     .CLK(aclk),
							     .D_IN(axiPcieWr_in_data$D_IN),
							     .ENQ(axiPcieWr_in_data$ENQ),
							     .DEQ(axiPcieWr_in_data$DEQ),
							     .CLR(axiPcieWr_in_data$CLR),
							     .D_OUT(axiPcieWr_in_data$D_OUT),
							     .FULL_N(axiPcieWr_in_data$FULL_N),
							     .EMPTY_N(axiPcieWr_in_data$EMPTY_N));

  // submodule axiPcieWr_out
  FIFO2 #(.width(32'd2), .guarded(1'd1)) axiPcieWr_out(.RST(aresetn),
						       .CLK(aclk),
						       .D_IN(axiPcieWr_out$D_IN),
						       .ENQ(axiPcieWr_out$ENQ),
						       .DEQ(axiPcieWr_out$DEQ),
						       .CLR(axiPcieWr_out$CLR),
						       .D_OUT(axiPcieWr_out$D_OUT),
						       .FULL_N(axiPcieWr_out$FULL_N),
						       .EMPTY_N(axiPcieWr_out$EMPTY_N));

  // submodule baseAddressRegFile
  RegFile #(.addr_width(32'd6),
	    .data_width(32'd15),
	    .lo(6'd0),
	    .hi(6'd63)) baseAddressRegFile(.CLK(aclk),
					   .ADDR_1(baseAddressRegFile$ADDR_1),
					   .ADDR_2(baseAddressRegFile$ADDR_2),
					   .ADDR_3(baseAddressRegFile$ADDR_3),
					   .ADDR_4(baseAddressRegFile$ADDR_4),
					   .ADDR_5(baseAddressRegFile$ADDR_5),
					   .ADDR_IN(baseAddressRegFile$ADDR_IN),
					   .D_IN(baseAddressRegFile$D_IN),
					   .WE(baseAddressRegFile$WE),
					   .D_OUT_1(baseAddressRegFile$D_OUT_1),
					   .D_OUT_2(),
					   .D_OUT_3(),
					   .D_OUT_4(),
					   .D_OUT_5());

  // submodule ddrWriteReqFifo
  SizedFIFO #(.p1width(32'd22),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(1'd1)) ddrWriteReqFifo(.RST(aresetn),
					      .CLK(aclk),
					      .D_IN(ddrWriteReqFifo$D_IN),
					      .ENQ(ddrWriteReqFifo$ENQ),
					      .DEQ(ddrWriteReqFifo$DEQ),
					      .CLR(ddrWriteReqFifo$CLR),
					      .D_OUT(ddrWriteReqFifo$D_OUT),
					      .FULL_N(ddrWriteReqFifo$FULL_N),
					      .EMPTY_N(ddrWriteReqFifo$EMPTY_N));

  // submodule ddrWriteTokenFifo
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) ddrWriteTokenFifo(.RST(aresetn),
						.CLK(aclk),
						.D_IN(ddrWriteTokenFifo$D_IN),
						.ENQ(ddrWriteTokenFifo$ENQ),
						.DEQ(ddrWriteTokenFifo$DEQ),
						.CLR(ddrWriteTokenFifo$CLR),
						.D_OUT(ddrWriteTokenFifo$D_OUT),
						.FULL_N(ddrWriteTokenFifo$FULL_N),
						.EMPTY_N(ddrWriteTokenFifo$EMPTY_N));

  // submodule m_axis_read_out
  FIFO2 #(.width(32'd581), .guarded(1'd1)) m_axis_read_out(.RST(aresetn),
							   .CLK(aclk),
							   .D_IN(m_axis_read_out$D_IN),
							   .ENQ(m_axis_read_out$ENQ),
							   .DEQ(m_axis_read_out$DEQ),
							   .CLR(m_axis_read_out$CLR),
							   .D_OUT(),
							   .FULL_N(),
							   .EMPTY_N());

  // submodule m_axis_read_out_1
  FIFO2 #(.width(32'd581), .guarded(1'd1)) m_axis_read_out_1(.RST(aresetn),
							     .CLK(aclk),
							     .D_IN(m_axis_read_out_1$D_IN),
							     .ENQ(m_axis_read_out_1$ENQ),
							     .DEQ(m_axis_read_out_1$DEQ),
							     .CLR(m_axis_read_out_1$CLR),
							     .D_OUT(m_axis_read_out_1$D_OUT),
							     .FULL_N(m_axis_read_out_1$FULL_N),
							     .EMPTY_N(m_axis_read_out_1$EMPTY_N));

  // submodule m_axis_write_out
  FIFO2 #(.width(32'd14), .guarded(1'd1)) m_axis_write_out(.RST(aresetn),
							   .CLK(aclk),
							   .D_IN(m_axis_write_out$D_IN),
							   .ENQ(m_axis_write_out$ENQ),
							   .DEQ(m_axis_write_out$DEQ),
							   .CLR(m_axis_write_out$CLR),
							   .D_OUT(),
							   .FULL_N(),
							   .EMPTY_N());

  // submodule m_axis_write_out_1
  FIFO2 #(.width(32'd14), .guarded(1'd1)) m_axis_write_out_1(.RST(aresetn),
							     .CLK(aclk),
							     .D_IN(m_axis_write_out_1$D_IN),
							     .ENQ(m_axis_write_out_1$ENQ),
							     .DEQ(m_axis_write_out_1$DEQ),
							     .CLR(m_axis_write_out_1$CLR),
							     .D_OUT(m_axis_write_out_1$D_OUT),
							     .FULL_N(m_axis_write_out_1$FULL_N),
							     .EMPTY_N(m_axis_write_out_1$EMPTY_N));

  // submodule nextPcieReadBurstLen
  SizedFIFO #(.p1width(32'd9),
	      .p2depth(32'd129),
	      .p3cntr_width(32'd7),
	      .guarded(1'd1)) nextPcieReadBurstLen(.RST(aresetn),
						   .CLK(aclk),
						   .D_IN(nextPcieReadBurstLen$D_IN),
						   .ENQ(nextPcieReadBurstLen$ENQ),
						   .DEQ(nextPcieReadBurstLen$DEQ),
						   .CLR(nextPcieReadBurstLen$CLR),
						   .D_OUT(nextPcieReadBurstLen$D_OUT),
						   .FULL_N(nextPcieReadBurstLen$FULL_N),
						   .EMPTY_N(nextPcieReadBurstLen$EMPTY_N));

  // submodule nextPcieToDdrWriteRq
  FIFO2 #(.width(32'd72), .guarded(1'd1)) nextPcieToDdrWriteRq(.RST(aresetn),
							       .CLK(aclk),
							       .D_IN(nextPcieToDdrWriteRq$D_IN),
							       .ENQ(nextPcieToDdrWriteRq$ENQ),
							       .DEQ(nextPcieToDdrWriteRq$DEQ),
							       .CLR(nextPcieToDdrWriteRq$CLR),
							       .D_OUT(nextPcieToDdrWriteRq$D_OUT),
							       .FULL_N(nextPcieToDdrWriteRq$FULL_N),
							       .EMPTY_N(nextPcieToDdrWriteRq$EMPTY_N));

  // submodule nextReadCmdFifo
  FIFO2 #(.width(32'd211), .guarded(1'd1)) nextReadCmdFifo(.RST(aresetn),
							   .CLK(aclk),
							   .D_IN(nextReadCmdFifo$D_IN),
							   .ENQ(nextReadCmdFifo$ENQ),
							   .DEQ(nextReadCmdFifo$DEQ),
							   .CLR(nextReadCmdFifo$CLR),
							   .D_OUT(nextReadCmdFifo$D_OUT),
							   .FULL_N(nextReadCmdFifo$FULL_N),
							   .EMPTY_N(nextReadCmdFifo$EMPTY_N));

  // submodule nextWriteCmdFifo
  FIFO2 #(.width(32'd205), .guarded(1'd1)) nextWriteCmdFifo(.RST(aresetn),
							    .CLK(aclk),
							    .D_IN(nextWriteCmdFifo$D_IN),
							    .ENQ(nextWriteCmdFifo$ENQ),
							    .DEQ(nextWriteCmdFifo$DEQ),
							    .CLR(nextWriteCmdFifo$CLR),
							    .D_OUT(nextWriteCmdFifo$D_OUT),
							    .FULL_N(nextWriteCmdFifo$FULL_N),
							    .EMPTY_N(nextWriteCmdFifo$EMPTY_N));

  // submodule nvme_queues_m_rd_in
  FIFO2 #(.width(32'd67), .guarded(1'd1)) nvme_queues_m_rd_in(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(nvme_queues_m_rd_in$D_IN),
							      .ENQ(nvme_queues_m_rd_in$ENQ),
							      .DEQ(nvme_queues_m_rd_in$DEQ),
							      .CLR(nvme_queues_m_rd_in$CLR),
							      .D_OUT(nvme_queues_m_rd_in$D_OUT),
							      .FULL_N(),
							      .EMPTY_N(nvme_queues_m_rd_in$EMPTY_N));

  // submodule nvme_queues_m_rd_out
  FIFO2 #(.width(32'd34), .guarded(1'd1)) nvme_queues_m_rd_out(.RST(aresetn),
							       .CLK(aclk),
							       .D_IN(nvme_queues_m_rd_out$D_IN),
							       .ENQ(nvme_queues_m_rd_out$ENQ),
							       .DEQ(nvme_queues_m_rd_out$DEQ),
							       .CLR(nvme_queues_m_rd_out$CLR),
							       .D_OUT(),
							       .FULL_N(nvme_queues_m_rd_out$FULL_N),
							       .EMPTY_N());

  // submodule nvme_queues_m_wr_in
  FIFO2 #(.width(32'd103), .guarded(1'd1)) nvme_queues_m_wr_in(.RST(aresetn),
							       .CLK(aclk),
							       .D_IN(nvme_queues_m_wr_in$D_IN),
							       .ENQ(nvme_queues_m_wr_in$ENQ),
							       .DEQ(nvme_queues_m_wr_in$DEQ),
							       .CLR(nvme_queues_m_wr_in$CLR),
							       .D_OUT(nvme_queues_m_wr_in$D_OUT),
							       .FULL_N(nvme_queues_m_wr_in$FULL_N),
							       .EMPTY_N(nvme_queues_m_wr_in$EMPTY_N));

  // submodule nvme_queues_m_wr_out
  FIFO2 #(.width(32'd2), .guarded(1'd1)) nvme_queues_m_wr_out(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(nvme_queues_m_wr_out$D_IN),
							      .ENQ(nvme_queues_m_wr_out$ENQ),
							      .DEQ(nvme_queues_m_wr_out$DEQ),
							      .CLR(nvme_queues_m_wr_out$CLR),
							      .D_OUT(),
							      .FULL_N(nvme_queues_m_wr_out$FULL_N),
							      .EMPTY_N(nvme_queues_m_wr_out$EMPTY_N));

  // submodule nvme_queues_s_rd_in
  FIFO2 #(.width(32'd42), .guarded(1'd1)) nvme_queues_s_rd_in(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(nvme_queues_s_rd_in$D_IN),
							      .ENQ(nvme_queues_s_rd_in$ENQ),
							      .DEQ(nvme_queues_s_rd_in$DEQ),
							      .CLR(nvme_queues_s_rd_in$CLR),
							      .D_OUT(nvme_queues_s_rd_in$D_OUT),
							      .FULL_N(nvme_queues_s_rd_in$FULL_N),
							      .EMPTY_N(nvme_queues_s_rd_in$EMPTY_N));

  // submodule nvme_queues_s_rd_out
  FIFO2 #(.width(32'd515), .guarded(1'd1)) nvme_queues_s_rd_out(.RST(aresetn),
								.CLK(aclk),
								.D_IN(nvme_queues_s_rd_out$D_IN),
								.ENQ(nvme_queues_s_rd_out$ENQ),
								.DEQ(nvme_queues_s_rd_out$DEQ),
								.CLR(nvme_queues_s_rd_out$CLR),
								.D_OUT(nvme_queues_s_rd_out$D_OUT),
								.FULL_N(nvme_queues_s_rd_out$FULL_N),
								.EMPTY_N(nvme_queues_s_rd_out$EMPTY_N));

  // submodule nvme_queues_s_wr_in_addr
  FIFO2 #(.width(32'd42),
	  .guarded(1'd1)) nvme_queues_s_wr_in_addr(.RST(aresetn),
						   .CLK(aclk),
						   .D_IN(nvme_queues_s_wr_in_addr$D_IN),
						   .ENQ(nvme_queues_s_wr_in_addr$ENQ),
						   .DEQ(nvme_queues_s_wr_in_addr$DEQ),
						   .CLR(nvme_queues_s_wr_in_addr$CLR),
						   .D_OUT(),
						   .FULL_N(nvme_queues_s_wr_in_addr$FULL_N),
						   .EMPTY_N(nvme_queues_s_wr_in_addr$EMPTY_N));

  // submodule nvme_queues_s_wr_in_data
  FIFO2 #(.width(32'd577),
	  .guarded(1'd1)) nvme_queues_s_wr_in_data(.RST(aresetn),
						   .CLK(aclk),
						   .D_IN(nvme_queues_s_wr_in_data$D_IN),
						   .ENQ(nvme_queues_s_wr_in_data$ENQ),
						   .DEQ(nvme_queues_s_wr_in_data$DEQ),
						   .CLR(nvme_queues_s_wr_in_data$CLR),
						   .D_OUT(nvme_queues_s_wr_in_data$D_OUT),
						   .FULL_N(nvme_queues_s_wr_in_data$FULL_N),
						   .EMPTY_N(nvme_queues_s_wr_in_data$EMPTY_N));

  // submodule nvme_queues_s_wr_out
  FIFO2 #(.width(32'd2), .guarded(1'd1)) nvme_queues_s_wr_out(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(nvme_queues_s_wr_out$D_IN),
							      .ENQ(nvme_queues_s_wr_out$ENQ),
							      .DEQ(nvme_queues_s_wr_out$DEQ),
							      .CLR(nvme_queues_s_wr_out$CLR),
							      .D_OUT(nvme_queues_s_wr_out$D_OUT),
							      .FULL_N(nvme_queues_s_wr_out$FULL_N),
							      .EMPTY_N(nvme_queues_s_wr_out$EMPTY_N));

  // submodule nvme_queues_submission_fifo
  SizedFIFO #(.p1width(32'd181),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(1'd1)) nvme_queues_submission_fifo(.RST(aresetn),
							  .CLK(aclk),
							  .D_IN(nvme_queues_submission_fifo$D_IN),
							  .ENQ(nvme_queues_submission_fifo$ENQ),
							  .DEQ(nvme_queues_submission_fifo$DEQ),
							  .CLR(nvme_queues_submission_fifo$CLR),
							  .D_OUT(nvme_queues_submission_fifo$D_OUT),
							  .FULL_N(nvme_queues_submission_fifo$FULL_N),
							  .EMPTY_N(nvme_queues_submission_fifo$EMPTY_N));

  // submodule outstandingWriteRspFifo
  SizedFIFO #(.p1width(32'd3),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(1'd1)) outstandingWriteRspFifo(.RST(aresetn),
						      .CLK(aclk),
						      .D_IN(outstandingWriteRspFifo$D_IN),
						      .ENQ(outstandingWriteRspFifo$ENQ),
						      .DEQ(outstandingWriteRspFifo$DEQ),
						      .CLR(outstandingWriteRspFifo$CLR),
						      .D_OUT(outstandingWriteRspFifo$D_OUT),
						      .FULL_N(outstandingWriteRspFifo$FULL_N),
						      .EMPTY_N(outstandingWriteRspFifo$EMPTY_N));

  // submodule pcieReadDataBuffer_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd6),
	  .DATA_WIDTH(32'd513),
	  .MEMSIZE(7'd64)) pcieReadDataBuffer_memory(.CLKA(aclk),
						     .CLKB(aclk),
						     .ADDRA(pcieReadDataBuffer_memory$ADDRA),
						     .ADDRB(pcieReadDataBuffer_memory$ADDRB),
						     .DIA(pcieReadDataBuffer_memory$DIA),
						     .DIB(pcieReadDataBuffer_memory$DIB),
						     .WEA(pcieReadDataBuffer_memory$WEA),
						     .WEB(pcieReadDataBuffer_memory$WEB),
						     .ENA(pcieReadDataBuffer_memory$ENA),
						     .ENB(pcieReadDataBuffer_memory$ENB),
						     .DOA(),
						     .DOB(pcieReadDataBuffer_memory$DOB));

  // submodule pcieToDdrReadRqFifo
  FIFO2 #(.width(32'd94), .guarded(1'd1)) pcieToDdrReadRqFifo(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(pcieToDdrReadRqFifo$D_IN),
							      .ENQ(pcieToDdrReadRqFifo$ENQ),
							      .DEQ(pcieToDdrReadRqFifo$DEQ),
							      .CLR(pcieToDdrReadRqFifo$CLR),
							      .D_OUT(pcieToDdrReadRqFifo$D_OUT),
							      .FULL_N(pcieToDdrReadRqFifo$FULL_N),
							      .EMPTY_N(pcieToDdrReadRqFifo$EMPTY_N));

  // submodule pcieWriteDataBuffer_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd8),
	  .DATA_WIDTH(32'd576),
	  .MEMSIZE(9'd256)) pcieWriteDataBuffer_memory(.CLKA(aclk),
						       .CLKB(aclk),
						       .ADDRA(pcieWriteDataBuffer_memory$ADDRA),
						       .ADDRB(pcieWriteDataBuffer_memory$ADDRB),
						       .DIA(pcieWriteDataBuffer_memory$DIA),
						       .DIB(pcieWriteDataBuffer_memory$DIB),
						       .WEA(pcieWriteDataBuffer_memory$WEA),
						       .WEB(pcieWriteDataBuffer_memory$WEB),
						       .ENA(pcieWriteDataBuffer_memory$ENA),
						       .ENB(pcieWriteDataBuffer_memory$ENB),
						       .DOA(),
						       .DOB(pcieWriteDataBuffer_memory$DOB));

  // submodule pendingSubmissions
  SizedFIFO #(.p1width(32'd31),
	      .p2depth(32'd63),
	      .p3cntr_width(32'd6),
	      .guarded(1'd1)) pendingSubmissions(.RST(aresetn),
						 .CLK(aclk),
						 .D_IN(pendingSubmissions$D_IN),
						 .ENQ(pendingSubmissions$ENQ),
						 .DEQ(pendingSubmissions$DEQ),
						 .CLR(pendingSubmissions$CLR),
						 .D_OUT(pendingSubmissions$D_OUT),
						 .FULL_N(pendingSubmissions$FULL_N),
						 .EMPTY_N(pendingSubmissions$EMPTY_N));

  // submodule prpReqFifo
  FIFO2 #(.width(32'd37), .guarded(1'd1)) prpReqFifo(.RST(aresetn),
						     .CLK(aclk),
						     .D_IN(prpReqFifo$D_IN),
						     .ENQ(prpReqFifo$ENQ),
						     .DEQ(prpReqFifo$DEQ),
						     .CLR(prpReqFifo$CLR),
						     .D_OUT(),
						     .FULL_N(),
						     .EMPTY_N());

  // submodule readBackBufferFifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd8),
	  .DATA_WIDTH(32'd513),
	  .MEMSIZE(9'd256)) readBackBufferFifo_memory(.CLKA(aclk),
						      .CLKB(aclk),
						      .ADDRA(readBackBufferFifo_memory$ADDRA),
						      .ADDRB(readBackBufferFifo_memory$ADDRB),
						      .DIA(readBackBufferFifo_memory$DIA),
						      .DIB(readBackBufferFifo_memory$DIB),
						      .WEA(readBackBufferFifo_memory$WEA),
						      .WEB(readBackBufferFifo_memory$WEB),
						      .ENA(readBackBufferFifo_memory$ENA),
						      .ENB(readBackBufferFifo_memory$ENB),
						      .DOA(),
						      .DOB(readBackBufferFifo_memory$DOB));

  // submodule readSlbaAndLenFifo
  FIFO2 #(.width(32'd81), .guarded(1'd1)) readSlbaAndLenFifo(.RST(aresetn),
							     .CLK(aclk),
							     .D_IN(readSlbaAndLenFifo$D_IN),
							     .ENQ(readSlbaAndLenFifo$ENQ),
							     .DEQ(readSlbaAndLenFifo$DEQ),
							     .CLR(readSlbaAndLenFifo$CLR),
							     .D_OUT(readSlbaAndLenFifo$D_OUT),
							     .FULL_N(readSlbaAndLenFifo$FULL_N),
							     .EMPTY_N(readSlbaAndLenFifo$EMPTY_N));

  // submodule readSubmissionFifo
  FIFO2 #(.width(32'd30), .guarded(1'd1)) readSubmissionFifo(.RST(aresetn),
							     .CLK(aclk),
							     .D_IN(readSubmissionFifo$D_IN),
							     .ENQ(readSubmissionFifo$ENQ),
							     .DEQ(readSubmissionFifo$DEQ),
							     .CLR(readSubmissionFifo$CLR),
							     .D_OUT(readSubmissionFifo$D_OUT),
							     .FULL_N(readSubmissionFifo$FULL_N),
							     .EMPTY_N(readSubmissionFifo$EMPTY_N));

  // submodule s_axis_read_in
  FIFO2 #(.width(32'd581), .guarded(1'd1)) s_axis_read_in(.RST(aresetn),
							  .CLK(aclk),
							  .D_IN(s_axis_read_in$D_IN),
							  .ENQ(s_axis_read_in$ENQ),
							  .DEQ(s_axis_read_in$DEQ),
							  .CLR(s_axis_read_in$CLR),
							  .D_OUT(),
							  .FULL_N(),
							  .EMPTY_N());

  // submodule s_axis_read_in_1
  FIFO2 #(.width(32'd581), .guarded(1'd1)) s_axis_read_in_1(.RST(aresetn),
							    .CLK(aclk),
							    .D_IN(s_axis_read_in_1$D_IN),
							    .ENQ(s_axis_read_in_1$ENQ),
							    .DEQ(s_axis_read_in_1$DEQ),
							    .CLR(s_axis_read_in_1$CLR),
							    .D_OUT(s_axis_read_in_1$D_OUT),
							    .FULL_N(s_axis_read_in_1$FULL_N),
							    .EMPTY_N(s_axis_read_in_1$EMPTY_N));

  // submodule s_axis_write_in
  FIFO2 #(.width(32'd581), .guarded(1'd1)) s_axis_write_in(.RST(aresetn),
							   .CLK(aclk),
							   .D_IN(s_axis_write_in$D_IN),
							   .ENQ(s_axis_write_in$ENQ),
							   .DEQ(s_axis_write_in$DEQ),
							   .CLR(s_axis_write_in$CLR),
							   .D_OUT(),
							   .FULL_N(),
							   .EMPTY_N());

  // submodule s_axis_write_in_1
  FIFO2 #(.width(32'd581), .guarded(1'd1)) s_axis_write_in_1(.RST(aresetn),
							     .CLK(aclk),
							     .D_IN(s_axis_write_in_1$D_IN),
							     .ENQ(s_axis_write_in_1$ENQ),
							     .DEQ(s_axis_write_in_1$DEQ),
							     .CLR(s_axis_write_in_1$CLR),
							     .D_OUT(s_axis_write_in_1$D_OUT),
							     .FULL_N(s_axis_write_in_1$FULL_N),
							     .EMPTY_N(s_axis_write_in_1$EMPTY_N));

  // submodule writeDataCompletionFifo
  FIFO20 #(.guarded(1'd1)) writeDataCompletionFifo(.RST(aresetn),
						   .CLK(aclk),
						   .ENQ(writeDataCompletionFifo$ENQ),
						   .DEQ(writeDataCompletionFifo$DEQ),
						   .CLR(writeDataCompletionFifo$CLR),
						   .FULL_N(writeDataCompletionFifo$FULL_N),
						   .EMPTY_N(writeDataCompletionFifo$EMPTY_N));

  // submodule writeDataFifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd8),
	  .DATA_WIDTH(32'd512),
	  .MEMSIZE(9'd256)) writeDataFifo_memory(.CLKA(aclk),
						 .CLKB(aclk),
						 .ADDRA(writeDataFifo_memory$ADDRA),
						 .ADDRB(writeDataFifo_memory$ADDRB),
						 .DIA(writeDataFifo_memory$DIA),
						 .DIB(writeDataFifo_memory$DIB),
						 .WEA(writeDataFifo_memory$WEA),
						 .WEB(writeDataFifo_memory$WEB),
						 .ENA(writeDataFifo_memory$ENA),
						 .ENB(writeDataFifo_memory$ENB),
						 .DOA(),
						 .DOB(writeDataFifo_memory$DOB));

  // submodule writeSubmissionFifo
  FIFO2 #(.width(32'd24), .guarded(1'd1)) writeSubmissionFifo(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(writeSubmissionFifo$D_IN),
							      .ENQ(writeSubmissionFifo$ENQ),
							      .DEQ(writeSubmissionFifo$DEQ),
							      .CLR(writeSubmissionFifo$CLR),
							      .D_OUT(writeSubmissionFifo$D_OUT),
							      .FULL_N(writeSubmissionFifo$FULL_N),
							      .EMPTY_N(writeSubmissionFifo$EMPTY_N));

  // rule RL_determineReadLength
  assign CAN_FIRE_RL_determineReadLength =
	     readSlbaAndLenFifo$FULL_N && read_state ;
  assign WILL_FIRE_RL_determineReadLength = CAN_FIRE_RL_determineReadLength ;

  // rule RL_prepareReadCommand
  assign CAN_FIRE_RL_prepareReadCommand =
	     readSlbaAndLenFifo$EMPTY_N && nextReadCmdFifo$FULL_N ;
  assign WILL_FIRE_RL_prepareReadCommand = CAN_FIRE_RL_prepareReadCommand ;

  // rule RL_processReadSubmission
  assign CAN_FIRE_RL_processReadSubmission =
	     readSubmissionFifo$EMPTY_N && !activeReadBack ;
  assign WILL_FIRE_RL_processReadSubmission =
	     CAN_FIRE_RL_processReadSubmission ;

  // rule RL_genWriteCommand
  assign CAN_FIRE_RL_genWriteCommand =
	     ddrWriteTokenFifo$FULL_N && nextWriteCmdFifo$FULL_N &&
	     writeState == 2'd2 &&
	     !writeBufferFull ;
  assign WILL_FIRE_RL_genWriteCommand = CAN_FIRE_RL_genWriteCommand ;

  // rule RL_state_write_zero
  assign CAN_FIRE_RL_state_write_zero = writeState == 2'd3 ;
  assign WILL_FIRE_RL_state_write_zero = CAN_FIRE_RL_state_write_zero ;

  // rule RL_discardDdrWriteDataResponses
  assign CAN_FIRE_RL_discardDdrWriteDataResponses =
	     ddrWriteTokenFifo$EMPTY_N && writeDataCompletionFifo$EMPTY_N &&
	     ddrWriteTokenFifo$D_OUT ;
  assign WILL_FIRE_RL_discardDdrWriteDataResponses =
	     CAN_FIRE_RL_discardDdrWriteDataResponses ;

  // rule RL_nvme_process_completion
  assign CAN_FIRE_RL_nvme_process_completion =
	     pendingSubmissions$EMPTY_N && writeSubmissionFifo$FULL_N &&
	     readSubmissionFifo$FULL_N &&
	     (cmd_completed & current_completion_index) != 64'd0 ;
  assign WILL_FIRE_RL_nvme_process_completion =
	     CAN_FIRE_RL_nvme_process_completion ;

  // rule RL_handleNewPcieReadRequest
  assign CAN_FIRE_RL_handleNewPcieReadRequest =
	     nextPcieReadRq_rv[56] && nextPcieReadBurstLen$FULL_N &&
	     pcieToDdrReadRqFifo$FULL_N &&
	     !host_ddr ;
  assign WILL_FIRE_RL_handleNewPcieReadRequest =
	     CAN_FIRE_RL_handleNewPcieReadRequest ;

  // rule RL_pcieHandleNewWriteRq
  assign CAN_FIRE_RL_pcieHandleNewWriteRq =
	     nextPcieWriteRq_rv[56] && nextPcieToDdrWriteRq$FULL_N &&
	     !host_ddr ;
  assign WILL_FIRE_RL_pcieHandleNewWriteRq =
	     CAN_FIRE_RL_pcieHandleNewWriteRq ;

  // rule RL_forwardPcieWriteRq
  assign CAN_FIRE_RL_forwardPcieWriteRq =
	     nextPcieToDdrWriteRq$EMPTY_N && !host_ddr ;
  assign WILL_FIRE_RL_forwardPcieWriteRq = CAN_FIRE_RL_forwardPcieWriteRq ;

  // rule RL_forwardLocalWriteRq
  assign CAN_FIRE_RL_forwardLocalWriteRq = ddrWriteReqFifo$EMPTY_N ;
  assign WILL_FIRE_RL_forwardLocalWriteRq = ddrWriteReqFifo$EMPTY_N ;

  // rule RL_s_axis_write_writeFIFO
  assign CAN_FIRE_RL_s_axis_write_writeFIFO =
	     s_axis_write_in_1$FULL_N && !s_axis_write_isRst_isInReset &&
	     S_AXIS_WRITE_tvalid ;
  assign WILL_FIRE_RL_s_axis_write_writeFIFO =
	     CAN_FIRE_RL_s_axis_write_writeFIFO ;

  // rule RL_extractWriteAddr
  assign CAN_FIRE_RL_extractWriteAddr =
	     s_axis_write_in_1$EMPTY_N && writeState == 2'd0 && enabled ;
  assign WILL_FIRE_RL_extractWriteAddr = CAN_FIRE_RL_extractWriteAddr ;

  // rule RL_state_write_data
  assign CAN_FIRE_RL_state_write_data =
	     NOT_writeDataFifo_rRdPtr_read__261_PLUS_255_27_ETC___d1282 &&
	     writeState == 2'd1 &&
	     !writeBufferFull ;
  assign WILL_FIRE_RL_state_write_data = CAN_FIRE_RL_state_write_data ;

  // rule RL_s_axis_write_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_s_axis_write_isRst_isResetAssertedUpdate =
	     s_axis_write_isRst_isInReset ;
  assign WILL_FIRE_RL_s_axis_write_isRst_isResetAssertedUpdate =
	     s_axis_write_isRst_isInReset ;

  // rule RL_m_axis_write_writeOutputs
  assign CAN_FIRE_RL_m_axis_write_writeOutputs = m_axis_write_out_1$EMPTY_N ;
  assign WILL_FIRE_RL_m_axis_write_writeOutputs = m_axis_write_out_1$EMPTY_N ;

  // rule RL_m_axis_write_deqFIFO
  assign CAN_FIRE_RL_m_axis_write_deqFIFO =
	     m_axis_write_out_1$EMPTY_N && !m_axis_write_isRst_isInReset &&
	     M_AXIS_WRITE_tready ;
  assign WILL_FIRE_RL_m_axis_write_deqFIFO =
	     CAN_FIRE_RL_m_axis_write_deqFIFO ;

  // rule RL_processSubmission
  assign CAN_FIRE_RL_processSubmission =
	     writeSubmissionFifo$EMPTY_N && m_axis_write_out_1$FULL_N ;
  assign WILL_FIRE_RL_processSubmission = CAN_FIRE_RL_processSubmission ;

  // rule RL_m_axis_write_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_m_axis_write_isRst_isResetAssertedUpdate =
	     m_axis_write_isRst_isInReset ;
  assign WILL_FIRE_RL_m_axis_write_isRst_isResetAssertedUpdate =
	     m_axis_write_isRst_isInReset ;

  // rule RL_s_axis_read_writeFIFO
  assign CAN_FIRE_RL_s_axis_read_writeFIFO =
	     s_axis_read_in_1$FULL_N && !s_axis_read_isRst_isInReset &&
	     S_AXIS_READ_tvalid ;
  assign WILL_FIRE_RL_s_axis_read_writeFIFO =
	     CAN_FIRE_RL_s_axis_read_writeFIFO ;

  // rule RL_state_read_idle
  assign CAN_FIRE_RL_state_read_idle =
	     s_axis_read_in_1$EMPTY_N && !read_state && enabled ;
  assign WILL_FIRE_RL_state_read_idle = CAN_FIRE_RL_state_read_idle ;

  // rule RL_s_axis_read_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_s_axis_read_isRst_isResetAssertedUpdate =
	     s_axis_read_isRst_isInReset ;
  assign WILL_FIRE_RL_s_axis_read_isRst_isResetAssertedUpdate =
	     s_axis_read_isRst_isInReset ;

  // rule RL_m_axis_read_writeOutputs
  assign CAN_FIRE_RL_m_axis_read_writeOutputs = m_axis_read_out_1$EMPTY_N ;
  assign WILL_FIRE_RL_m_axis_read_writeOutputs = m_axis_read_out_1$EMPTY_N ;

  // rule RL_m_axis_read_deqFIFO
  assign CAN_FIRE_RL_m_axis_read_deqFIFO =
	     m_axis_read_out_1$EMPTY_N && !m_axis_read_isRst_isInReset &&
	     M_AXIS_READ_tready ;
  assign WILL_FIRE_RL_m_axis_read_deqFIFO = CAN_FIRE_RL_m_axis_read_deqFIFO ;

  // rule RL_m_axis_read_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_m_axis_read_isRst_isResetAssertedUpdate =
	     m_axis_read_isRst_isInReset ;
  assign WILL_FIRE_RL_m_axis_read_isRst_isResetAssertedUpdate =
	     m_axis_read_isRst_isInReset ;

  // rule RL_axiPcieRd_enqIn
  assign CAN_FIRE_RL_axiPcieRd_enqIn =
	     axiPcieRd_in$FULL_N && !axiPcieRd_isRst_isInReset &&
	     S_AXI_PCIe_arvalid ;
  assign WILL_FIRE_RL_axiPcieRd_enqIn = CAN_FIRE_RL_axiPcieRd_enqIn ;

  // rule RL_fetchNewPcieReadRequest
  assign CAN_FIRE_RL_fetchNewPcieReadRequest =
	     axiPcieRd_in$EMPTY_N && !nextPcieReadRq_rv$port1__read[56] &&
	     !host_ddr ;
  assign WILL_FIRE_RL_fetchNewPcieReadRequest =
	     CAN_FIRE_RL_fetchNewPcieReadRequest ;

  // rule RL_axiPcieRd_forwardOut
  assign CAN_FIRE_RL_axiPcieRd_forwardOut = axiPcieRd_out$EMPTY_N ;
  assign WILL_FIRE_RL_axiPcieRd_forwardOut = axiPcieRd_out$EMPTY_N ;

  // rule RL_axiPcieRd_deqOut
  assign CAN_FIRE_RL_axiPcieRd_deqOut =
	     axiPcieRd_out$EMPTY_N && !axiPcieRd_isRst_isInReset &&
	     S_AXI_PCIe_rready ;
  assign WILL_FIRE_RL_axiPcieRd_deqOut = CAN_FIRE_RL_axiPcieRd_deqOut ;

  // rule RL_axiPcieRd_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_axiPcieRd_isRst_isResetAssertedUpdate =
	     axiPcieRd_isRst_isInReset ;
  assign WILL_FIRE_RL_axiPcieRd_isRst_isResetAssertedUpdate =
	     axiPcieRd_isRst_isInReset ;

  // rule RL_axiPcieWr_enqAddr
  assign CAN_FIRE_RL_axiPcieWr_enqAddr =
	     axiPcieWr_in_addr$FULL_N && !axiPcieWr_isRst_isInReset &&
	     S_AXI_PCIe_awvalid ;
  assign WILL_FIRE_RL_axiPcieWr_enqAddr = CAN_FIRE_RL_axiPcieWr_enqAddr ;

  // rule RL_pcieFetchNewWriteRq
  assign CAN_FIRE_RL_pcieFetchNewWriteRq =
	     axiPcieWr_in_addr$EMPTY_N &&
	     !nextPcieWriteRq_rv$port1__read[56] &&
	     !host_ddr ;
  assign WILL_FIRE_RL_pcieFetchNewWriteRq = CAN_FIRE_RL_pcieFetchNewWriteRq ;

  // rule RL_axiPcieWr_enqData
  assign CAN_FIRE_RL_axiPcieWr_enqData =
	     axiPcieWr_in_data$FULL_N && !axiPcieWr_isRst_isInReset &&
	     S_AXI_PCIe_wvalid ;
  assign WILL_FIRE_RL_axiPcieWr_enqData = CAN_FIRE_RL_axiPcieWr_enqData ;

  // rule RL_axiPcieWr_forwardOut
  assign CAN_FIRE_RL_axiPcieWr_forwardOut = axiPcieWr_out$EMPTY_N ;
  assign WILL_FIRE_RL_axiPcieWr_forwardOut = axiPcieWr_out$EMPTY_N ;

  // rule RL_axiPcieWr_deqOut
  assign CAN_FIRE_RL_axiPcieWr_deqOut =
	     axiPcieWr_out$EMPTY_N && !axiPcieWr_isRst_isInReset &&
	     S_AXI_PCIe_bready ;
  assign WILL_FIRE_RL_axiPcieWr_deqOut = CAN_FIRE_RL_axiPcieWr_deqOut ;

  // rule RL_acceptPcieWriteData
  assign CAN_FIRE_RL_acceptPcieWriteData =
	     NOT_pcieWriteDataBuffer_rRdPtr_read__647_PLUS__ETC___d1667 &&
	     !host_ddr ;
  assign WILL_FIRE_RL_acceptPcieWriteData = CAN_FIRE_RL_acceptPcieWriteData ;

  // rule RL_axiPcieWr_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_axiPcieWr_isRst_isResetAssertedUpdate =
	     axiPcieWr_isRst_isInReset ;
  assign WILL_FIRE_RL_axiPcieWr_isRst_isResetAssertedUpdate =
	     axiPcieWr_isRst_isInReset ;

  // rule RL_axiDdrRd_forwardIn
  assign CAN_FIRE_RL_axiDdrRd_forwardIn = axiDdrRd_in$EMPTY_N ;
  assign WILL_FIRE_RL_axiDdrRd_forwardIn = axiDdrRd_in$EMPTY_N ;

  // rule RL_axiDdrRd_deqIn
  assign CAN_FIRE_RL_axiDdrRd_deqIn =
	     axiDdrRd_in$EMPTY_N && !axiDdrRd_isRst_isInReset &&
	     M_AXI_DDR_NVMe_arready ;
  assign WILL_FIRE_RL_axiDdrRd_deqIn = CAN_FIRE_RL_axiDdrRd_deqIn ;

  // rule RL_issuePcieReadRqToDdr
  assign CAN_FIRE_RL_issuePcieReadRqToDdr =
	     axiDdrRd_in$FULL_N && pcieToDdrReadRqFifo$EMPTY_N && !host_ddr ;
  assign WILL_FIRE_RL_issuePcieReadRqToDdr =
	     CAN_FIRE_RL_issuePcieReadRqToDdr ;

  // rule RL_axiDdrRd_enqOut
  assign CAN_FIRE_RL_axiDdrRd_enqOut =
	     axiDdrRd_out$FULL_N && !axiDdrRd_isRst_isInReset &&
	     M_AXI_DDR_NVMe_rvalid ;
  assign WILL_FIRE_RL_axiDdrRd_enqOut = CAN_FIRE_RL_axiDdrRd_enqOut ;

  // rule RL_pcieHandleDdrReadRsp
  assign CAN_FIRE_RL_pcieHandleDdrReadRsp =
	     axiDdrRd_out$EMPTY_N &&
	     pcieReadDataBuffer_rRdPtr + 7'd63 != pcieReadDataBuffer_rWrPtr &&
	     axiDdrRd_out$D_OUT[515] ;
  assign WILL_FIRE_RL_pcieHandleDdrReadRsp =
	     CAN_FIRE_RL_pcieHandleDdrReadRsp ;

  // rule RL_axiDdrRd_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_axiDdrRd_isRst_isResetAssertedUpdate =
	     axiDdrRd_isRst_isInReset ;
  assign WILL_FIRE_RL_axiDdrRd_isRst_isResetAssertedUpdate =
	     axiDdrRd_isRst_isInReset ;

  // rule RL_axiDdrWr_forwardInAddr
  assign CAN_FIRE_RL_axiDdrWr_forwardInAddr = axiDdrWr_in_addr$EMPTY_N ;
  assign WILL_FIRE_RL_axiDdrWr_forwardInAddr = axiDdrWr_in_addr$EMPTY_N ;

  // rule RL_axiDdrWr_deqInAddr
  assign CAN_FIRE_RL_axiDdrWr_deqInAddr =
	     axiDdrWr_in_addr$EMPTY_N && !axiDdrWr_isRst_isInReset &&
	     M_AXI_DDR_NVMe_awready ;
  assign WILL_FIRE_RL_axiDdrWr_deqInAddr = CAN_FIRE_RL_axiDdrWr_deqInAddr ;

  // rule RL_startLocalWrite
  assign CAN_FIRE_RL_startLocalWrite =
	     axiDdrWr_in_addr$FULL_N && ddrRequestActive == 2'd0 ;
  assign WILL_FIRE_RL_startLocalWrite = CAN_FIRE_RL_startLocalWrite ;

  // rule RL_deqPcieWriteRq
  assign CAN_FIRE_RL_deqPcieWriteRq =
	     nextPcieToDdrWriteRq$EMPTY_N && !host_ddr &&
	     deqPcieWriteRqWire$whas ;
  assign WILL_FIRE_RL_deqPcieWriteRq = CAN_FIRE_RL_deqPcieWriteRq ;

  // rule RL_deqLocalWriteRq
  assign CAN_FIRE_RL_deqLocalWriteRq =
	     ddrWriteReqFifo$EMPTY_N && deqLocalWriteRqWire$whas ;
  assign WILL_FIRE_RL_deqLocalWriteRq = CAN_FIRE_RL_deqLocalWriteRq ;

  // rule RL_axiDdrWr_forwardInData
  assign CAN_FIRE_RL_axiDdrWr_forwardInData = axiDdrWr_in_data$EMPTY_N ;
  assign WILL_FIRE_RL_axiDdrWr_forwardInData = axiDdrWr_in_data$EMPTY_N ;

  // rule RL_axiDdrWr_deqInData
  assign CAN_FIRE_RL_axiDdrWr_deqInData =
	     axiDdrWr_in_data$EMPTY_N && !axiDdrWr_isRst_isInReset &&
	     M_AXI_DDR_NVMe_wready ;
  assign WILL_FIRE_RL_axiDdrWr_deqInData = CAN_FIRE_RL_axiDdrWr_deqInData ;

  // rule RL_axiDdrWr_enqOut
  assign CAN_FIRE_RL_axiDdrWr_enqOut =
	     axiDdrWr_out$FULL_N && !axiDdrWr_isRst_isInReset &&
	     M_AXI_DDR_NVMe_bvalid ;
  assign WILL_FIRE_RL_axiDdrWr_enqOut = CAN_FIRE_RL_axiDdrWr_enqOut ;

  // rule RL_receiveWriteResponse
  assign CAN_FIRE_RL_receiveWriteResponse =
	     axiDdrWr_out$EMPTY_N && outstandingWriteRspFifo$EMPTY_N &&
	     writeDataCompletionFifo$FULL_N ;
  assign WILL_FIRE_RL_receiveWriteResponse =
	     CAN_FIRE_RL_receiveWriteResponse ;

  // rule RL_axiDdrWr_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_axiDdrWr_isRst_isResetAssertedUpdate =
	     axiDdrWr_isRst_isInReset ;
  assign WILL_FIRE_RL_axiDdrWr_isRst_isResetAssertedUpdate =
	     axiDdrWr_isRst_isInReset ;

  // rule RL_nvme_queues_dbs_timer
  assign CAN_FIRE_RL_nvme_queues_dbs_timer =
	     nvme_queues_submission_tail_timer != 8'd64 ;
  assign WILL_FIRE_RL_nvme_queues_dbs_timer =
	     CAN_FIRE_RL_nvme_queues_dbs_timer ;

  // rule RL_nvme_queues_dbs_write
  assign CAN_FIRE_RL_nvme_queues_dbs_write =
	     nvme_queues_m_wr_in$FULL_N &&
	     nvme_queues_submission_tail_timer == 8'd64 &&
	     nvme_queues_submission_tail != nvme_queues_submission_tail_last ;
  assign WILL_FIRE_RL_nvme_queues_dbs_write =
	     CAN_FIRE_RL_nvme_queues_dbs_write ;

  // rule RL_nvme_queues_dbc_timer
  assign CAN_FIRE_RL_nvme_queues_dbc_timer =
	     nvme_queues_completion_head_timer != 8'd64 ;
  assign WILL_FIRE_RL_nvme_queues_dbc_timer =
	     CAN_FIRE_RL_nvme_queues_dbc_timer ;

  // rule RL_nvme_queues_dbc_write
  assign CAN_FIRE_RL_nvme_queues_dbc_write =
	     nvme_queues_m_wr_in$FULL_N &&
	     nvme_queues_completion_head_timer == 8'd64 &&
	     nvme_queues_completion_head != nvme_queues_completion_head_last ;
  assign WILL_FIRE_RL_nvme_queues_dbc_write =
	     CAN_FIRE_RL_nvme_queues_dbc_write &&
	     !WILL_FIRE_RL_nvme_queues_dbs_write ;

  // rule RL_nvme_receive_completion
  assign CAN_FIRE_RL_nvme_receive_completion =
	     nvme_queues_completion_queue_0[8] ;
  assign WILL_FIRE_RL_nvme_receive_completion =
	     CAN_FIRE_RL_nvme_receive_completion ;

  // rule RL_nvme_queues_completion_queue_forward
  assign CAN_FIRE_RL_nvme_queues_completion_queue_forward =
	     !nvme_queues_completion_queue_empty ;
  assign WILL_FIRE_RL_nvme_queues_completion_queue_forward =
	     CAN_FIRE_RL_nvme_queues_completion_queue_forward ;

  // rule RL_nvme_queues_s_rd_enqIn
  assign CAN_FIRE_RL_nvme_queues_s_rd_enqIn =
	     nvme_queues_s_rd_in$FULL_N &&
	     !nvme_queues_s_rd_isRst_isInReset &&
	     S_AXI_Queues_arvalid ;
  assign WILL_FIRE_RL_nvme_queues_s_rd_enqIn =
	     CAN_FIRE_RL_nvme_queues_s_rd_enqIn ;

  // rule RL_nvme_queues_saxi_sq_r_addr
  assign CAN_FIRE_RL_nvme_queues_saxi_sq_r_addr =
	     nvme_queues_s_rd_in$EMPTY_N &&
	     nvme_queues_r_response_remaining == 8'd0 ;
  assign WILL_FIRE_RL_nvme_queues_saxi_sq_r_addr =
	     CAN_FIRE_RL_nvme_queues_saxi_sq_r_addr ;

  // rule RL_nvme_queues_s_rd_forwardOut
  assign CAN_FIRE_RL_nvme_queues_s_rd_forwardOut =
	     nvme_queues_s_rd_out$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_s_rd_forwardOut =
	     nvme_queues_s_rd_out$EMPTY_N ;

  // rule RL_nvme_queues_s_rd_deqOut
  assign CAN_FIRE_RL_nvme_queues_s_rd_deqOut =
	     nvme_queues_s_rd_out$EMPTY_N &&
	     !nvme_queues_s_rd_isRst_isInReset &&
	     S_AXI_Queues_rready ;
  assign WILL_FIRE_RL_nvme_queues_s_rd_deqOut =
	     CAN_FIRE_RL_nvme_queues_s_rd_deqOut ;

  // rule RL_nvme_queues_saxi_sq_r_data
  assign CAN_FIRE_RL_nvme_queues_saxi_sq_r_data =
	     nvme_queues_submission_fifo$EMPTY_N &&
	     nvme_queues_s_rd_out$FULL_N &&
	     nvme_queues_r_response_remaining != 8'd0 ;
  assign WILL_FIRE_RL_nvme_queues_saxi_sq_r_data =
	     CAN_FIRE_RL_nvme_queues_saxi_sq_r_data ;

  // rule RL_nvme_queues_saxi_sq_r_data_invalid
  assign CAN_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid =
	     nvme_queues_s_rd_out$FULL_N &&
	     nvme_queues_r_response_remaining != 8'd0 &&
	     !nvme_queues_submission_fifo$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid =
	     CAN_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid ;

  // rule RL_nvme_queues_s_rd_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_nvme_queues_s_rd_isRst_isResetAssertedUpdate =
	     nvme_queues_s_rd_isRst_isInReset ;
  assign WILL_FIRE_RL_nvme_queues_s_rd_isRst_isResetAssertedUpdate =
	     nvme_queues_s_rd_isRst_isInReset ;

  // rule RL_nvme_queues_s_wr_enqAddr
  assign CAN_FIRE_RL_nvme_queues_s_wr_enqAddr =
	     nvme_queues_s_wr_in_addr$FULL_N &&
	     !nvme_queues_s_wr_isRst_isInReset &&
	     S_AXI_Queues_awvalid ;
  assign WILL_FIRE_RL_nvme_queues_s_wr_enqAddr =
	     CAN_FIRE_RL_nvme_queues_s_wr_enqAddr ;

  // rule RL_nvme_queues_recv_cqe_drop_addr
  assign CAN_FIRE_RL_nvme_queues_recv_cqe_drop_addr =
	     nvme_queues_s_wr_in_addr$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_recv_cqe_drop_addr =
	     nvme_queues_s_wr_in_addr$EMPTY_N ;

  // rule RL_nvme_queues_s_wr_enqData
  assign CAN_FIRE_RL_nvme_queues_s_wr_enqData =
	     nvme_queues_s_wr_in_data$FULL_N &&
	     !nvme_queues_s_wr_isRst_isInReset &&
	     S_AXI_Queues_wvalid ;
  assign WILL_FIRE_RL_nvme_queues_s_wr_enqData =
	     CAN_FIRE_RL_nvme_queues_s_wr_enqData ;

  // rule RL_nvme_queues_s_wr_forwardOut
  assign CAN_FIRE_RL_nvme_queues_s_wr_forwardOut =
	     nvme_queues_s_wr_out$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_s_wr_forwardOut =
	     nvme_queues_s_wr_out$EMPTY_N ;

  // rule RL_nvme_queues_s_wr_deqOut
  assign CAN_FIRE_RL_nvme_queues_s_wr_deqOut =
	     nvme_queues_s_wr_out$EMPTY_N &&
	     !nvme_queues_s_wr_isRst_isInReset &&
	     S_AXI_Queues_bready ;
  assign WILL_FIRE_RL_nvme_queues_s_wr_deqOut =
	     CAN_FIRE_RL_nvme_queues_s_wr_deqOut ;

  // rule RL_nvme_queues_recv_cqe_data
  assign CAN_FIRE_RL_nvme_queues_recv_cqe_data =
	     nvme_queues_s_wr_in_data$EMPTY_N &&
	     nvme_queues_s_wr_out$FULL_N &&
	     nvme_queues_completion_queue_empty ;
  assign WILL_FIRE_RL_nvme_queues_recv_cqe_data =
	     CAN_FIRE_RL_nvme_queues_recv_cqe_data ;

  // rule RL_nvme_queues_s_wr_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_nvme_queues_s_wr_isRst_isResetAssertedUpdate =
	     nvme_queues_s_wr_isRst_isInReset ;
  assign WILL_FIRE_RL_nvme_queues_s_wr_isRst_isResetAssertedUpdate =
	     nvme_queues_s_wr_isRst_isInReset ;

  // rule RL_nvme_queues_m_rd_forwardIn
  assign CAN_FIRE_RL_nvme_queues_m_rd_forwardIn =
	     nvme_queues_m_rd_in$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_m_rd_forwardIn =
	     nvme_queues_m_rd_in$EMPTY_N ;

  // rule RL_nvme_queues_m_rd_deqIn
  assign CAN_FIRE_RL_nvme_queues_m_rd_deqIn =
	     nvme_queues_m_rd_in$EMPTY_N &&
	     !nvme_queues_m_rd_isRst_isInReset &&
	     M_AXI_Doorbells_arready ;
  assign WILL_FIRE_RL_nvme_queues_m_rd_deqIn =
	     CAN_FIRE_RL_nvme_queues_m_rd_deqIn ;

  // rule RL_nvme_queues_m_rd_enqOut
  assign CAN_FIRE_RL_nvme_queues_m_rd_enqOut =
	     nvme_queues_m_rd_out$FULL_N &&
	     !nvme_queues_m_rd_isRst_isInReset &&
	     M_AXI_Doorbells_rvalid ;
  assign WILL_FIRE_RL_nvme_queues_m_rd_enqOut =
	     CAN_FIRE_RL_nvme_queues_m_rd_enqOut ;

  // rule RL_nvme_queues_m_rd_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_nvme_queues_m_rd_isRst_isResetAssertedUpdate =
	     nvme_queues_m_rd_isRst_isInReset ;
  assign WILL_FIRE_RL_nvme_queues_m_rd_isRst_isResetAssertedUpdate =
	     nvme_queues_m_rd_isRst_isInReset ;

  // rule RL_nvme_queues_m_wr_splitAddrData
  assign CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData =
	     nvme_queues_m_wr_in$EMPTY_N &&
	     !nvme_queues_m_wr_addrOut_rv[67] &&
	     !nvme_queues_m_wr_dataOut_rv[36] ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_splitAddrData =
	     CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData ;

  // rule RL_nvme_queues_m_wr_forwardAddr
  assign CAN_FIRE_RL_nvme_queues_m_wr_forwardAddr =
	     nvme_queues_m_wr_addrOut_rv$port1__read[67] ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_forwardAddr =
	     CAN_FIRE_RL_nvme_queues_m_wr_forwardAddr ;

  // rule RL_nvme_queues_m_wr_deqAddr
  assign CAN_FIRE_RL_nvme_queues_m_wr_deqAddr =
	     nvme_queues_m_wr_addrOut_rv$port1__read[67] &&
	     !nvme_queues_m_wr_isRst_isInReset &&
	     M_AXI_Doorbells_awready ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_deqAddr =
	     CAN_FIRE_RL_nvme_queues_m_wr_deqAddr ;

  // rule RL_nvme_queues_m_wr_forwardData
  assign CAN_FIRE_RL_nvme_queues_m_wr_forwardData =
	     nvme_queues_m_wr_dataOut_rv$port1__read[36] ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_forwardData =
	     CAN_FIRE_RL_nvme_queues_m_wr_forwardData ;

  // rule RL_nvme_queues_m_wr_deqData
  assign CAN_FIRE_RL_nvme_queues_m_wr_deqData =
	     nvme_queues_m_wr_dataOut_rv$port1__read[36] &&
	     !nvme_queues_m_wr_isRst_isInReset &&
	     M_AXI_Doorbells_wready ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_deqData =
	     CAN_FIRE_RL_nvme_queues_m_wr_deqData ;

  // rule RL_nvme_queues_m_wr_forwardResp
  assign CAN_FIRE_RL_nvme_queues_m_wr_forwardResp =
	     nvme_queues_m_wr_out$FULL_N &&
	     !nvme_queues_m_wr_isRst_isInReset &&
	     M_AXI_Doorbells_bvalid ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_forwardResp =
	     CAN_FIRE_RL_nvme_queues_m_wr_forwardResp ;

  // rule RL_nvme_queues_dbs_write_response
  assign CAN_FIRE_RL_nvme_queues_dbs_write_response =
	     nvme_queues_m_wr_out$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_dbs_write_response =
	     nvme_queues_m_wr_out$EMPTY_N ;

  // rule RL_nvme_queues_dbc_write_response
  assign CAN_FIRE_RL_nvme_queues_dbc_write_response =
	     nvme_queues_m_wr_out$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_dbc_write_response = 1'b0 ;

  // rule RL_nvme_queues_m_wr_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_nvme_queues_m_wr_isRst_isResetAssertedUpdate =
	     nvme_queues_m_wr_isRst_isInReset ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_isRst_isResetAssertedUpdate =
	     nvme_queues_m_wr_isRst_isInReset ;

  // rule RL_axiCtrlRd_enqIn
  assign CAN_FIRE_RL_axiCtrlRd_enqIn =
	     axiCtrlRd_in$FULL_N && !axiCtrlRd_isRst_isInReset &&
	     S_CTRL_arvalid ;
  assign WILL_FIRE_RL_axiCtrlRd_enqIn = CAN_FIRE_RL_axiCtrlRd_enqIn ;

  // rule RL_fetchCSRReadAccess
  assign CAN_FIRE_RL_fetchCSRReadAccess =
	     axiCtrlRd_in$EMPTY_N && !activeCSRRead[23] ;
  assign WILL_FIRE_RL_fetchCSRReadAccess = CAN_FIRE_RL_fetchCSRReadAccess ;

  // rule RL_axiCtrlRd_forwardOut
  assign CAN_FIRE_RL_axiCtrlRd_forwardOut = axiCtrlRd_out$EMPTY_N ;
  assign WILL_FIRE_RL_axiCtrlRd_forwardOut = axiCtrlRd_out$EMPTY_N ;

  // rule RL_axiCtrlRd_deqOut
  assign CAN_FIRE_RL_axiCtrlRd_deqOut =
	     axiCtrlRd_out$EMPTY_N && !axiCtrlRd_isRst_isInReset &&
	     S_CTRL_rready ;
  assign WILL_FIRE_RL_axiCtrlRd_deqOut = CAN_FIRE_RL_axiCtrlRd_deqOut ;

  // rule RL_sendCSRReadResponse0
  assign CAN_FIRE_RL_sendCSRReadResponse0 =
	     axiCtrlRd_out$FULL_N && activeCSRRead[23] ;
  assign WILL_FIRE_RL_sendCSRReadResponse0 =
	     CAN_FIRE_RL_sendCSRReadResponse0 ;

  // rule RL_issueNvmeWriteCmd
  assign CAN_FIRE_RL_issueNvmeWriteCmd =
	     ddrWriteTokenFifo$EMPTY_N && nextWriteCmdFifo$EMPTY_N &&
	     nvme_queues_submission_fifo$FULL_N &&
	     pendingSubmissions$FULL_N &&
	     !ddrWriteTokenFifo$D_OUT ;
  assign WILL_FIRE_RL_issueNvmeWriteCmd = CAN_FIRE_RL_issueNvmeWriteCmd ;

  // rule RL_issueNvmeReadCmd
  assign CAN_FIRE_RL_issueNvmeReadCmd =
	     nvme_queues_submission_fifo$FULL_N &&
	     pendingSubmissions$FULL_N &&
	     nextReadCmdFifo$EMPTY_N ;
  assign WILL_FIRE_RL_issueNvmeReadCmd =
	     CAN_FIRE_RL_issueNvmeReadCmd && !WILL_FIRE_RL_issueNvmeWriteCmd ;

  // rule RL_axiCtrlRd_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_axiCtrlRd_isRst_isResetAssertedUpdate =
	     axiCtrlRd_isRst_isInReset ;
  assign WILL_FIRE_RL_axiCtrlRd_isRst_isResetAssertedUpdate =
	     axiCtrlRd_isRst_isInReset ;

  // rule RL_axiCtrlWr_enqAddr
  assign CAN_FIRE_RL_axiCtrlWr_enqAddr =
	     axiCtrlWr_in_addr$FULL_N && !axiCtrlWr_isRst_isInReset &&
	     S_CTRL_awvalid ;
  assign WILL_FIRE_RL_axiCtrlWr_enqAddr = CAN_FIRE_RL_axiCtrlWr_enqAddr ;

  // rule RL_fetchCSRWriteRequest
  assign CAN_FIRE_RL_fetchCSRWriteRequest =
	     axiCtrlWr_in_addr$EMPTY_N && !activeCSRWrite[23] ;
  assign WILL_FIRE_RL_fetchCSRWriteRequest =
	     CAN_FIRE_RL_fetchCSRWriteRequest ;

  // rule RL_axiCtrlWr_enqData
  assign CAN_FIRE_RL_axiCtrlWr_enqData =
	     axiCtrlWr_in_data$FULL_N && !axiCtrlWr_isRst_isInReset &&
	     S_CTRL_wvalid ;
  assign WILL_FIRE_RL_axiCtrlWr_enqData = CAN_FIRE_RL_axiCtrlWr_enqData ;

  // rule RL_axiCtrlWr_forwardOut
  assign CAN_FIRE_RL_axiCtrlWr_forwardOut = axiCtrlWr_out$EMPTY_N ;
  assign WILL_FIRE_RL_axiCtrlWr_forwardOut = axiCtrlWr_out$EMPTY_N ;

  // rule RL_axiCtrlWr_deqOut
  assign CAN_FIRE_RL_axiCtrlWr_deqOut =
	     axiCtrlWr_out$EMPTY_N && !axiCtrlWr_isRst_isInReset &&
	     S_CTRL_bready ;
  assign WILL_FIRE_RL_axiCtrlWr_deqOut = CAN_FIRE_RL_axiCtrlWr_deqOut ;

  // rule RL_axiCtrlWr_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_axiCtrlWr_isRst_isResetAssertedUpdate =
	     axiCtrlWr_isRst_isInReset ;
  assign WILL_FIRE_RL_axiCtrlWr_isRst_isResetAssertedUpdate =
	     axiCtrlWr_isRst_isInReset ;

  // rule RL_readBackBufferFifo_portB_read_data
  assign CAN_FIRE_RL_readBackBufferFifo_portB_read_data = 1'd1 ;
  assign WILL_FIRE_RL_readBackBufferFifo_portB_read_data = 1'd1 ;

  // rule RL_forwardReadBackBeat
  assign CAN_FIRE_RL_forwardReadBackBeat =
	     readBackBufferFifo_rRdPtr != readBackBufferFifo_rWrPtr &&
	     m_axis_read_out_1$FULL_N ;
  assign WILL_FIRE_RL_forwardReadBackBeat = CAN_FIRE_RL_forwardReadBackBeat ;

  // rule RL_issueReadBackReq
  assign CAN_FIRE_RL_issueReadBackReq =
	     axiDdrRd_in$FULL_N && activeReadBack &&
	     readBeatsToRequest != 15'd0 ;
  assign WILL_FIRE_RL_issueReadBackReq =
	     CAN_FIRE_RL_issueReadBackReq &&
	     !WILL_FIRE_RL_issuePcieReadRqToDdr ;

  // rule RL_fetchCSRWriteData
  assign CAN_FIRE_RL_fetchCSRWriteData =
	     axiCtrlWr_in_data$EMPTY_N && axiCtrlWr_out$FULL_N &&
	     activeCSRWrite[23] ;
  assign WILL_FIRE_RL_fetchCSRWriteData = CAN_FIRE_RL_fetchCSRWriteData ;

  // rule RL_bufferReadBackBeat
  assign CAN_FIRE_RL_bufferReadBackBeat =
	     readBackBufferFifo_rRdPtr + 9'd255 !=
	     readBackBufferFifo_rWrPtr &&
	     axiDdrRd_out$EMPTY_N &&
	     !axiDdrRd_out$D_OUT[515] &&
	     activeReadBack ;
  assign WILL_FIRE_RL_bufferReadBackBeat = CAN_FIRE_RL_bufferReadBackBeat ;

  // rule RL_updateAvailablePages
  assign CAN_FIRE_RL_updateAvailablePages = 1'd1 ;
  assign WILL_FIRE_RL_updateAvailablePages = 1'd1 ;

  // rule RL_readBackBufferFifo_portA
  assign CAN_FIRE_RL_readBackBufferFifo_portA = 1'd1 ;
  assign WILL_FIRE_RL_readBackBufferFifo_portA = 1'd1 ;

  // rule RL_readBackBufferFifo_portB
  assign CAN_FIRE_RL_readBackBufferFifo_portB = 1'd1 ;
  assign WILL_FIRE_RL_readBackBufferFifo_portB = 1'd1 ;

  // rule RL_writeDataFifo_portB_read_data
  assign CAN_FIRE_RL_writeDataFifo_portB_read_data = 1'd1 ;
  assign WILL_FIRE_RL_writeDataFifo_portB_read_data = 1'd1 ;

  // rule RL_forwardLocalWriteData
  assign CAN_FIRE_RL_forwardLocalWriteData =
	     NOT_writeDataFifo_rRdPtr_read__261_EQ_writeDat_ETC___d1747 ;
  assign WILL_FIRE_RL_forwardLocalWriteData =
	     NOT_writeDataFifo_rRdPtr_read__261_EQ_writeDat_ETC___d1747 ;

  // rule RL_writeDataFifo_portA
  assign CAN_FIRE_RL_writeDataFifo_portA = 1'd1 ;
  assign WILL_FIRE_RL_writeDataFifo_portA = 1'd1 ;

  // rule RL_pcieReadDataBuffer_portB_read_data
  assign CAN_FIRE_RL_pcieReadDataBuffer_portB_read_data = 1'd1 ;
  assign WILL_FIRE_RL_pcieReadDataBuffer_portB_read_data = 1'd1 ;

  // rule RL_pcieReadResponse
  assign CAN_FIRE_RL_pcieReadResponse =
	     pcieReadDataBuffer_rRdPtr != pcieReadDataBuffer_rWrPtr &&
	     nextPcieReadBurstLen$EMPTY_N &&
	     axiPcieRd_out$FULL_N &&
	     !host_ddr ;
  assign WILL_FIRE_RL_pcieReadResponse = CAN_FIRE_RL_pcieReadResponse ;

  // rule RL_pcieReadDataBuffer_portA
  assign CAN_FIRE_RL_pcieReadDataBuffer_portA = 1'd1 ;
  assign WILL_FIRE_RL_pcieReadDataBuffer_portA = 1'd1 ;

  // rule RL_pcieReadDataBuffer_portB
  assign CAN_FIRE_RL_pcieReadDataBuffer_portB = 1'd1 ;
  assign WILL_FIRE_RL_pcieReadDataBuffer_portB = 1'd1 ;

  // rule RL_pcieWriteDataBuffer_portB_read_data
  assign CAN_FIRE_RL_pcieWriteDataBuffer_portB_read_data = 1'd1 ;
  assign WILL_FIRE_RL_pcieWriteDataBuffer_portB_read_data = 1'd1 ;

  // rule RL_forwardPcieWriteData
  assign CAN_FIRE_RL_forwardPcieWriteData =
	     NOT_pcieWriteDataBuffer_rRdPtr_read__647_EQ_pc_ETC___d1738 &&
	     !host_ddr ;
  assign WILL_FIRE_RL_forwardPcieWriteData =
	     CAN_FIRE_RL_forwardPcieWriteData ;

  // rule RL_sendLocalBeat
  assign CAN_FIRE_RL_sendLocalBeat =
	     axiDdrWr_in_data$FULL_N && outstandingWriteRspFifo$FULL_N &&
	     ddrRequestActive != 2'd0 ;
  assign WILL_FIRE_RL_sendLocalBeat = CAN_FIRE_RL_sendLocalBeat ;

  // rule RL_deqPcieWriteData
  assign CAN_FIRE_RL_deqPcieWriteData =
	     NOT_pcieWriteDataBuffer_rRdPtr_read__647_EQ_pc_ETC___d1738 &&
	     !host_ddr &&
	     deqPcieWriteDataWire$whas ;
  assign WILL_FIRE_RL_deqPcieWriteData = CAN_FIRE_RL_deqPcieWriteData ;

  // rule RL_deqLocalWriteData
  assign CAN_FIRE_RL_deqLocalWriteData =
	     NOT_writeDataFifo_rRdPtr_read__261_EQ_writeDat_ETC___d1747 &&
	     deqLocalWriteDataWire$whas ;
  assign WILL_FIRE_RL_deqLocalWriteData = CAN_FIRE_RL_deqLocalWriteData ;

  // rule RL_writeDataFifo_portB
  assign CAN_FIRE_RL_writeDataFifo_portB = 1'd1 ;
  assign WILL_FIRE_RL_writeDataFifo_portB = 1'd1 ;

  // rule RL_pcieWriteDataBuffer_portA
  assign CAN_FIRE_RL_pcieWriteDataBuffer_portA = 1'd1 ;
  assign WILL_FIRE_RL_pcieWriteDataBuffer_portA = 1'd1 ;

  // rule RL_pcieWriteDataBuffer_portB
  assign CAN_FIRE_RL_pcieWriteDataBuffer_portB = 1'd1 ;
  assign WILL_FIRE_RL_pcieWriteDataBuffer_portB = 1'd1 ;

  // inputs to muxes for submodule ports
  assign MUX_activeReadBack$write_1__SEL_1 =
	     WILL_FIRE_RL_bufferReadBackBeat && readBeatsToStream == 15'd1 ;
  assign MUX_axiDdrRd_in$enq_1__SEL_1 =
	     WILL_FIRE_RL_issueReadBackReq &&
	     NOT_bufferFifoCount_port1__read__181_ULE_0_CON_ETC___d1188 ;
  assign MUX_baseAddressRegFile$upd_1__SEL_1 =
	     WILL_FIRE_RL_issueNvmeWriteCmd &&
	     !nextWriteCmdFifo_first__374_BITS_204_TO_194_37_ETC___d1376 ;
  assign MUX_ddrRequestActive$write_1__SEL_1 =
	     WILL_FIRE_RL_startLocalWrite &&
	     (!host_ddr && CAN_FIRE_RL_forwardPcieWriteRq ||
	      ddrWriteReqFifo$EMPTY_N) ;
  assign MUX_ddrRequestActive$write_1__SEL_2 =
	     WILL_FIRE_RL_sendLocalBeat &&
	     IF_NOT_host_ddr_31_AND_ddrRequestActive_673_EQ_ETC___d1712 &&
	     writeBeatCount_720_EQ_writeBurstLength_721___d1722 ;
  assign MUX_ddrWriteTokenFifo$enq_1__SEL_1 =
	     WILL_FIRE_RL_state_write_data &&
	     (memWriteCount == 8'd63 || s_axis_write_in_1$D_OUT[0]) ;
  assign MUX_lastWriteReceived$write_1__SEL_1 =
	     WILL_FIRE_RL_genWriteCommand && lastWriteReceived ;
  assign MUX_lastWriteReceived$write_1__SEL_2 =
	     WILL_FIRE_RL_state_write_data &&
	     (nvmeCmdWriteCount == 14'd16383 || s_axis_write_in_1$D_OUT[0]) ;
  assign MUX_nvmeCmdWriteCount$write_1__SEL_1 =
	     WILL_FIRE_RL_state_write_data &&
	     nvmeCmdWriteCount != 14'd16383 &&
	     !s_axis_write_in_1$D_OUT[0] ;
  assign MUX_nvme_queues_completion_queue_2$write_1__SEL_1 =
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[48:33] == 16'd65535 ;
  assign MUX_nvme_queues_completion_queue_3$write_1__SEL_1 =
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[64:49] == 16'd65535 ;
  assign MUX_nvme_read_addr$write_1__SEL_1 =
	     WILL_FIRE_RL_determineReadLength &&
	     !_0_CONCAT_nvme_read_length_060_BITS_63_TO_12_06_ETC___d1063 ;
  assign MUX_read_state$write_1__SEL_1 =
	     WILL_FIRE_RL_determineReadLength &&
	     _0_CONCAT_nvme_read_length_060_BITS_63_TO_12_06_ETC___d1063 ;
  assign MUX_writeBeatCount$write_1__SEL_1 =
	     WILL_FIRE_RL_sendLocalBeat &&
	     IF_NOT_host_ddr_31_AND_ddrRequestActive_673_EQ_ETC___d1712 ;
  assign MUX_activeCSRRead$write_1__VAL_1 =
	     { 1'd1, axiCtrlRd_in$D_OUT[36:14] } ;
  assign MUX_activeCSRRead$write_1__VAL_2 =
	     { activeCSRRead[3:0] != 4'd0,
	       newCSRRead_currentAddr__h25982,
	       activeCSRRead[3:0] - 4'd1 } ;
  assign MUX_activeCSRWrite$write_1__VAL_1 =
	     { 1'd1, axiCtrlWr_in_addr$D_OUT[36:14] } ;
  assign MUX_activeCSRWrite$write_1__VAL_2 =
	     { !axiCtrlWr_in_data$D_OUT[0],
	       newCSRWrite_currentAddr__h89499,
	       activeCSRWrite[3:0] - 4'd1 } ;
  assign MUX_axiDdrRd_in$enq_1__VAL_1 =
	     { 1'd0,
	       addr__h92799,
	       IF_readBeatsToRequest_176_ULT_64_182_THEN_read_ETC___d1185,
	       21'd1642496 } ;
  assign MUX_baseAddressRegFile$upd_2__VAL_1 = { 1'd0, x__h96900 } ;
  assign MUX_baseAddressRegFile$upd_2__VAL_2 = { 1'd1, x__h97210 } ;
  assign MUX_ddrRequestActive$write_1__VAL_1 =
	     (!host_ddr && CAN_FIRE_RL_forwardPcieWriteRq) ? 2'd1 : 2'd2 ;
  assign MUX_nvmeCmdWriteCount$write_1__VAL_1 = nvmeCmdWriteCount + 14'd1 ;
  assign MUX_nvme_queues_completion_head_timer$write_1__VAL_1 =
	     nvme_queues_completion_head_timer + 8'd1 ;
  assign MUX_nvme_queues_completion_queue_0$write_1__VAL_2 =
	     { 1'd1, nvme_queues_s_wr_in_data$D_OUT[168:161] } ;
  assign MUX_nvme_queues_completion_queue_1$write_1__VAL_2 =
	     { 1'd1, nvme_queues_s_wr_in_data$D_OUT[296:289] } ;
  assign MUX_nvme_queues_completion_queue_2$write_1__VAL_1 =
	     { 1'd1, nvme_queues_s_wr_in_data$D_OUT[424:417] } ;
  assign MUX_nvme_queues_completion_queue_3$write_1__VAL_1 =
	     { 1'd1, nvme_queues_s_wr_in_data$D_OUT[552:545] } ;
  assign MUX_nvme_queues_completion_queue_empty$write_1__VAL_1 =
	     !nvme_queues_completion_queue_3[8] &&
	     !nvme_queues_completion_queue_2[8] &&
	     !nvme_queues_completion_queue_1[8] &&
	     !nvme_queues_completion_queue_0[8] ;
  assign MUX_nvme_queues_completion_queue_empty$write_1__VAL_2 =
	     nvme_queues_s_wr_in_data$D_OUT[64:49] != 16'd65535 &&
	     nvme_queues_s_wr_in_data$D_OUT[48:33] != 16'd65535 &&
	     nvme_queues_s_wr_in_data$D_OUT[32:17] != 16'd65535 &&
	     nvme_queues_s_wr_in_data$D_OUT[16:1] != 16'd65535 ;
  assign MUX_nvme_queues_m_wr_in$enq_1__VAL_1 =
	     { doorbell_submission_tail_addr, data__h19626, 7'd120 } ;
  assign MUX_nvme_queues_m_wr_in$enq_1__VAL_2 =
	     { doorbell_completion_head_addr, data__h19789, 7'd120 } ;
  assign MUX_nvme_queues_r_response_remaining$write_1__VAL_1 =
	     nvme_queues_s_rd_in$D_OUT[28:21] + 8'd1 ;
  assign MUX_nvme_queues_r_response_remaining$write_1__VAL_2 =
	     nvme_queues_r_response_remaining - 8'd1 ;
  assign MUX_nvme_queues_s_rd_out$enq_1__VAL_1 =
	     { x_data__h16474,
	       2'd0,
	       nvme_queues_r_response_remaining == 8'd1 } ;
  assign MUX_nvme_queues_s_rd_out$enq_1__VAL_2 =
	     { 514'd0, nvme_queues_r_response_remaining == 8'd1 } ;
  assign MUX_nvme_queues_submission_fifo$enq_1__VAL_1 =
	     { nextWriteCmdFifo$D_OUT[204:162],
	       x__h97000,
	       nextWriteCmdFifo$D_OUT[97:34],
	       cidReg[7:0],
	       nextWriteCmdFifo$D_OUT[25:24] } ;
  assign MUX_nvme_queues_submission_fifo$enq_1__VAL_2 =
	     { nextReadCmdFifo$D_OUT[210:168],
	       x__h97308,
	       nextReadCmdFifo$D_OUT[103:40],
	       cidReg[7:0],
	       nextReadCmdFifo$D_OUT[31:30] } ;
  assign MUX_nvme_queues_submission_tail_timer$write_1__VAL_1 =
	     nvme_queues_submission_tail_timer + 8'd1 ;
  assign MUX_nvme_read_addr$write_1__VAL_1 =
	     { nvme_read_addr[63:12] + 52'd256, 12'd0 } ;
  assign MUX_nvme_read_length$write_1__VAL_1 =
	     nvme_read_length - 64'd1048576 ;
  assign MUX_nvme_read_length$write_1__VAL_2 =
	     s_axis_read_in_1$D_OUT[196:133] - 64'd1 ;
  assign MUX_nvme_write_addr$write_1__VAL_2 =
	     { nvmeWritePfn__h96030, 12'd0 } ;
  assign MUX_pendingSubmissions$enq_1__VAL_1 =
	     { 1'd1, nextWriteCmdFifo$D_OUT[29:0] } ;
  assign MUX_pendingSubmissions$enq_1__VAL_2 =
	     { 1'd0, nextReadCmdFifo$D_OUT[29:0] } ;
  assign MUX_readBackOff$write_1__VAL_1 = readBackOff + 14'd1 ;
  assign MUX_readBeatsToRequest$write_1__VAL_1 =
	     (readBeatsToRequest -
	      { 7'd0,
		IF_readBeatsToRequest_176_ULT_64_182_THEN_read_ETC___d1185 }) -
	     15'd1 ;
  assign MUX_readBeatsToStream$write_1__VAL_2 = readBeatsToStream - 15'd1 ;
  assign MUX_writeBeatCount$write_1__VAL_1 = writeBeatCount + 8'd1 ;
  assign MUX_writeState$write_1__VAL_2 =
	     s_axis_write_in_1$D_OUT[580] ? 2'd3 : 2'd1 ;
  assign MUX_writeState$write_1__VAL_3 = lastWriteReceived ? 2'd0 : 2'd1 ;

  // inlined wires
  assign decrAvailablePagesWire$whas =
	     WILL_FIRE_RL_prepareReadCommand &&
	     (readSlbaAndLenFifo$D_OUT[16:7] == 10'd0 &&
	      availablePages != 15'd0 ||
	      readSlbaAndLenFifo$D_OUT[16:7] != 10'd0 &&
	      (readSlbaAndLenFifo$D_OUT[16:7] == 10'd1 &&
	       availablePages > 15'd1 ||
	       readSlbaAndLenFifo$D_OUT[16:7] != 10'd1 &&
	       { 1'd0, availablePages } >
	       { 6'd0, readSlbaAndLenFifo$D_OUT[16:7] })) ;
  assign readBackBufferFifo_wDataIn$wget =
	     { axiDdrRd_out$D_OUT[514:3],
	       readBeatsToStream == 15'd1 && lastReadCmd } ;
  assign readBackBufferFifo_wDataOut$wget =
	     (readBackBufferFifo_rCache[522] &&
	      readBackBufferFifo_rCache[521:513] ==
	      readBackBufferFifo_rRdPtr) ?
	       readBackBufferFifo_rCache[512:0] :
	       readBackBufferFifo_memory$DOB ;
  assign pcieReadDataBuffer_wDataIn$wget =
	     { axiDdrRd_out$D_OUT[514:3], axiDdrRd_out$D_OUT[0] } ;
  assign pcieReadDataBuffer_wDataOut$wget =
	     (pcieReadDataBuffer_rCache[520] &&
	      pcieReadDataBuffer_rCache[519:513] ==
	      pcieReadDataBuffer_rRdPtr) ?
	       pcieReadDataBuffer_rCache[512:0] :
	       pcieReadDataBuffer_memory$DOB ;
  assign pcieWriteDataBuffer_wDataOut$wget =
	     (pcieWriteDataBuffer_rCache[585] &&
	      pcieWriteDataBuffer_rCache[584:576] ==
	      pcieWriteDataBuffer_rRdPtr) ?
	       pcieWriteDataBuffer_rCache[575:0] :
	       pcieWriteDataBuffer_memory$DOB ;
  assign incrAvailablePagesWire$whas =
	     WILL_FIRE_RL_bufferReadBackBeat && axiDdrRd_out$D_OUT[0] ;
  assign pcieReadDataBuffer_pwEnqueue$whas =
	     WILL_FIRE_RL_pcieHandleDdrReadRsp && !host_ddr ;
  assign deqPcieWriteRqWire$whas =
	     WILL_FIRE_RL_startLocalWrite && !host_ddr &&
	     CAN_FIRE_RL_forwardPcieWriteRq ;
  assign deqLocalWriteRqWire$whas =
	     WILL_FIRE_RL_startLocalWrite &&
	     (host_ddr || !CAN_FIRE_RL_forwardPcieWriteRq) &&
	     ddrWriteReqFifo$EMPTY_N ;
  assign deqPcieWriteDataWire$whas =
	     WILL_FIRE_RL_sendLocalBeat && !host_ddr &&
	     ddrRequestActive == 2'd1 &&
	     CAN_FIRE_RL_forwardPcieWriteData ;
  assign deqLocalWriteDataWire$whas =
	     WILL_FIRE_RL_sendLocalBeat && ddrRequestActive == 2'd2 &&
	     NOT_writeDataFifo_rRdPtr_read__261_EQ_writeDat_ETC___d1747 ;
  assign axiPcieRd_arinpkg$wget =
	     { S_AXI_PCIe_araddr,
	       S_AXI_PCIe_arlen,
	       S_AXI_PCIe_arsize,
	       S_AXI_PCIe_arburst,
	       S_AXI_PCIe_arlock,
	       S_AXI_PCIe_arcache,
	       S_AXI_PCIe_arprot,
	       S_AXI_PCIe_arqos,
	       S_AXI_PCIe_arregion } ;
  assign axiPcieWr_arinpkg_addr$wget =
	     { S_AXI_PCIe_awaddr,
	       S_AXI_PCIe_awlen,
	       S_AXI_PCIe_awsize,
	       S_AXI_PCIe_awburst,
	       S_AXI_PCIe_awlock,
	       S_AXI_PCIe_awcache,
	       S_AXI_PCIe_awprot,
	       S_AXI_PCIe_awqos,
	       S_AXI_PCIe_awregion } ;
  assign axiPcieWr_arinpkg_data$wget =
	     { S_AXI_PCIe_wdata, S_AXI_PCIe_wstrb, S_AXI_PCIe_wlast } ;
  assign axiDdrRd_rinpkg$wget =
	     { M_AXI_DDR_NVMe_rid,
	       M_AXI_DDR_NVMe_rdata,
	       M_AXI_DDR_NVMe_rresp,
	       M_AXI_DDR_NVMe_rlast } ;
  assign axiDdrWr_rinpkg$wget = { M_AXI_DDR_NVMe_bid, M_AXI_DDR_NVMe_bresp } ;
  assign nvme_queues_s_rd_arinpkg$wget =
	     { S_AXI_Queues_araddr,
	       S_AXI_Queues_arlen,
	       S_AXI_Queues_arsize,
	       S_AXI_Queues_arburst,
	       S_AXI_Queues_arlock,
	       S_AXI_Queues_arcache,
	       S_AXI_Queues_arprot,
	       S_AXI_Queues_arqos,
	       S_AXI_Queues_arregion } ;
  assign nvme_queues_s_wr_arinpkg_addr$wget =
	     { S_AXI_Queues_awaddr,
	       S_AXI_Queues_awlen,
	       S_AXI_Queues_awsize,
	       S_AXI_Queues_awburst,
	       S_AXI_Queues_awlock,
	       S_AXI_Queues_awcache,
	       S_AXI_Queues_awprot,
	       S_AXI_Queues_awqos,
	       S_AXI_Queues_awregion } ;
  assign nvme_queues_s_wr_arinpkg_data$wget =
	     { S_AXI_Queues_wdata, S_AXI_Queues_wstrb, S_AXI_Queues_wlast } ;
  assign axiCtrlRd_arinpkg$wget =
	     { S_CTRL_araddr,
	       S_CTRL_arlen,
	       S_CTRL_arsize,
	       S_CTRL_arburst,
	       S_CTRL_arlock,
	       S_CTRL_arcache,
	       S_CTRL_arprot } ;
  assign axiCtrlWr_arinpkg_addr$wget =
	     { S_CTRL_awaddr,
	       S_CTRL_awlen,
	       S_CTRL_awsize,
	       S_CTRL_awburst,
	       S_CTRL_awlock,
	       S_CTRL_awcache,
	       S_CTRL_awprot } ;
  assign axiCtrlWr_arinpkg_data$wget =
	     { S_CTRL_wdata, S_CTRL_wstrb, S_CTRL_wlast } ;
  assign nvme_queues_m_wr_addrOut_rv$port0__write_1 =
	     { 1'd1,
	       nvme_queues_m_wr_in$D_OUT[102:39],
	       nvme_queues_m_wr_in$D_OUT[2:0] } ;
  assign nvme_queues_m_wr_addrOut_rv$port1__read =
	     CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData ?
	       nvme_queues_m_wr_addrOut_rv$port0__write_1 :
	       nvme_queues_m_wr_addrOut_rv ;
  assign nvme_queues_m_wr_addrOut_rv$port2__read =
	     CAN_FIRE_RL_nvme_queues_m_wr_deqAddr ?
	       68'h2AAAAAAAAAAAAAAAA :
	       nvme_queues_m_wr_addrOut_rv$port1__read ;
  assign nvme_queues_m_wr_dataOut_rv$port0__write_1 =
	     { 1'd1, nvme_queues_m_wr_in$D_OUT[38:3] } ;
  assign nvme_queues_m_wr_dataOut_rv$port1__read =
	     CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData ?
	       nvme_queues_m_wr_dataOut_rv$port0__write_1 :
	       nvme_queues_m_wr_dataOut_rv ;
  assign nvme_queues_m_wr_dataOut_rv$port2__read =
	     CAN_FIRE_RL_nvme_queues_m_wr_deqData ?
	       37'h0AAAAAAAAA :
	       nvme_queues_m_wr_dataOut_rv$port1__read ;
  assign bufferFifoCount$port0__write_1 = bufferFifoCount + 9'd1 ;
  assign bufferFifoCount$port1__write_1 =
	     (b__h92774 -
	      { 1'd0,
		IF_readBeatsToRequest_176_ULT_64_182_THEN_read_ETC___d1185 }) -
	     9'd1 ;
  assign bufferFifoCount$port2__read =
	     MUX_axiDdrRd_in$enq_1__SEL_1 ?
	       bufferFifoCount$port1__write_1 :
	       b__h92774 ;
  assign writeBufferFull$EN_port0__write =
	     WILL_FIRE_RL_state_write_data &&
	     (memWriteCount == 8'd63 || s_axis_write_in_1$D_OUT[0]) &&
	     writeBufferOffset + 14'd1 == writeBufferOffsetTail ;
  assign writeBufferFull$port1__read =
	     writeBufferFull$EN_port0__write || writeBufferFull ;
  assign writeBufferFull$port2__read =
	     !CAN_FIRE_RL_processSubmission && writeBufferFull$port1__read ;
  assign cmd_completed$port0__write_1 = cmd_completed & y__h97672 ;
  assign cmd_completed$port1__write_1 = x__h98026 | y__h98027 ;
  assign cmd_completed$port2__read =
	     nvme_queues_completion_queue_0[8] ?
	       cmd_completed$port1__write_1 :
	       x__h98026 ;
  assign nextPcieReadRq_rv$EN_port0__write =
	     WILL_FIRE_RL_handleNewPcieReadRequest &&
	     (nextPcieReadRq_rv_port0__read__454_BITS_55_TO__ETC___d1467 &&
	      nextPcieReadRq_rv_port0__read__454_BITS_40_TO__ETC___d1472 ||
	      !currentPcieReadPfn[15]) ;
  assign nextPcieReadRq_rv$port1__read =
	     nextPcieReadRq_rv$EN_port0__write ?
	       57'h0AAAAAAAAAAAAAA :
	       nextPcieReadRq_rv ;
  assign nextPcieReadRq_rv$port1__write_1 = { 1'd1, axiPcieRd_in$D_OUT } ;
  assign nextPcieReadRq_rv$port2__read =
	     CAN_FIRE_RL_fetchNewPcieReadRequest ?
	       nextPcieReadRq_rv$port1__write_1 :
	       nextPcieReadRq_rv$port1__read ;
  assign nextPcieWriteRq_rv$EN_port0__write =
	     WILL_FIRE_RL_pcieHandleNewWriteRq &&
	     (nextPcieWriteRq_rv_port0__read__583_BITS_55_TO_ETC___d1596 &&
	      nextPcieWriteRq_rv_port0__read__583_BITS_40_TO_ETC___d1600 ||
	      !currentPcieWritePfn[15]) ;
  assign nextPcieWriteRq_rv$port1__read =
	     nextPcieWriteRq_rv$EN_port0__write ?
	       57'h0AAAAAAAAAAAAAA :
	       nextPcieWriteRq_rv ;
  assign nextPcieWriteRq_rv$port1__write_1 =
	     { 1'd1, axiPcieWr_in_addr$D_OUT } ;
  assign nextPcieWriteRq_rv$port2__read =
	     CAN_FIRE_RL_pcieFetchNewWriteRq ?
	       nextPcieWriteRq_rv$port1__write_1 :
	       nextPcieWriteRq_rv$port1__read ;

  // register activeCSRRead
  assign activeCSRRead$D_IN =
	     WILL_FIRE_RL_fetchCSRReadAccess ?
	       MUX_activeCSRRead$write_1__VAL_1 :
	       MUX_activeCSRRead$write_1__VAL_2 ;
  assign activeCSRRead$EN =
	     WILL_FIRE_RL_fetchCSRReadAccess ||
	     WILL_FIRE_RL_sendCSRReadResponse0 ;

  // register activeCSRWrite
  assign activeCSRWrite$D_IN =
	     WILL_FIRE_RL_fetchCSRWriteRequest ?
	       MUX_activeCSRWrite$write_1__VAL_1 :
	       MUX_activeCSRWrite$write_1__VAL_2 ;
  assign activeCSRWrite$EN =
	     WILL_FIRE_RL_fetchCSRWriteRequest ||
	     WILL_FIRE_RL_fetchCSRWriteData ;

  // register activeReadBack
  assign activeReadBack$D_IN = !MUX_activeReadBack$write_1__SEL_1 ;
  assign activeReadBack$EN =
	     WILL_FIRE_RL_bufferReadBackBeat && readBeatsToStream == 15'd1 ||
	     WILL_FIRE_RL_processReadSubmission ;

  // register availablePages
  assign availablePages$D_IN =
	     incrAvailablePagesWire$whas ?
	       IF_decrAvailablePagesWire_whas__048_THEN_avail_ETC___d1052 +
	       15'd1 :
	       IF_decrAvailablePagesWire_whas__048_THEN_avail_ETC___d1052 ;
  assign availablePages$EN = 1'd1 ;

  // register axiCtrlRd_isRst_isInReset
  assign axiCtrlRd_isRst_isInReset$D_IN = 1'd0 ;
  assign axiCtrlRd_isRst_isInReset$EN = axiCtrlRd_isRst_isInReset ;

  // register axiCtrlWr_isRst_isInReset
  assign axiCtrlWr_isRst_isInReset$D_IN = 1'd0 ;
  assign axiCtrlWr_isRst_isInReset$EN = axiCtrlWr_isRst_isInReset ;

  // register axiDdrRd_isRst_isInReset
  assign axiDdrRd_isRst_isInReset$D_IN = 1'd0 ;
  assign axiDdrRd_isRst_isInReset$EN = axiDdrRd_isRst_isInReset ;

  // register axiDdrWr_isRst_isInReset
  assign axiDdrWr_isRst_isInReset$D_IN = 1'd0 ;
  assign axiDdrWr_isRst_isInReset$EN = axiDdrWr_isRst_isInReset ;

  // register axiPcieRd_isRst_isInReset
  assign axiPcieRd_isRst_isInReset$D_IN = 1'd0 ;
  assign axiPcieRd_isRst_isInReset$EN = axiPcieRd_isRst_isInReset ;

  // register axiPcieWr_isRst_isInReset
  assign axiPcieWr_isRst_isInReset$D_IN = 1'd0 ;
  assign axiPcieWr_isRst_isInReset$EN = axiPcieWr_isRst_isInReset ;

  // register bufferFifoCount
  assign bufferFifoCount$D_IN = bufferFifoCount$port2__read ;
  assign bufferFifoCount$EN = 1'b1 ;

  // register cidReg
  assign cidReg$D_IN = cidReg + 16'd1 ;
  assign cidReg$EN =
	     WILL_FIRE_RL_issueNvmeReadCmd || WILL_FIRE_RL_issueNvmeWriteCmd ;

  // register cmd_completed
  assign cmd_completed$D_IN = cmd_completed$port2__read ;
  assign cmd_completed$EN = 1'b1 ;

  // register ctrl_nsid
  assign ctrl_nsid$D_IN =
	     { IF_axiCtrlWr_in_data_first__34_BIT_28_03_THEN__ETC___d805,
	       IF_axiCtrlWr_in_data_first__34_BIT_27_06_THEN__ETC___d808,
	       axiCtrlWr_in_data$D_OUT[26] ?
		 axiCtrlWr_in_data$D_OUT[272:265] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[25] ?
		 axiCtrlWr_in_data$D_OUT[264:257] :
		 8'd0 } ;
  assign ctrl_nsid$EN =
	     WILL_FIRE_RL_fetchCSRWriteData &&
	     activeCSRWrite[22:10] == 13'h0 &&
	     axiCtrlWr_in_data$D_OUT[32:25] != 8'd0 ;

  // register currentPcieReadPfn
  assign currentPcieReadPfn$D_IN =
	     { !currentPcieReadPfn[15], nextPcieReadRq_rv[55:41] } ;
  assign currentPcieReadPfn$EN =
	     WILL_FIRE_RL_handleNewPcieReadRequest &&
	     (currentPcieReadPfn[15] &&
	      (pcieReadRequestedCount_469_PLUS_nextPcieReadRq_ETC___d1477 ==
	       8'd63 ||
	       !nextPcieReadRq_rv_port0__read__454_BITS_55_TO__ETC___d1467 ||
	       !nextPcieReadRq_rv_port0__read__454_BITS_40_TO__ETC___d1472) ||
	      !currentPcieReadPfn[15] && nextPcieReadRq_rv[40:29] == 12'd0) ;

  // register currentPcieWriteLen
  assign currentPcieWriteLen$D_IN =
	     currentPcieWritePfn[15] ?
	       IF_nextPcieWriteRq_rv_port0__read__583_BITS_55_ETC___d1607 :
	       nextPcieWriteRq_rv[28:21] + 8'd1 ;
  assign currentPcieWriteLen$EN =
	     WILL_FIRE_RL_pcieHandleNewWriteRq &&
	     (currentPcieWritePfn[15] || nextPcieWriteRq_rv[40:29] == 12'd0) ;

  // register currentPcieWritePfn
  assign currentPcieWritePfn$D_IN =
	     { !currentPcieWritePfn[15], nextPcieWriteRq_rv[55:41] } ;
  assign currentPcieWritePfn$EN =
	     WILL_FIRE_RL_pcieHandleNewWriteRq &&
	     (currentPcieWritePfn_588_BIT_15_589_AND_current_ETC___d1614 ||
	      !currentPcieWritePfn[15] &&
	      nextPcieWriteRq_rv[40:29] == 12'd0) ;

  // register current_completion_index
  assign current_completion_index$D_IN =
	     current_completion_index[63] ? 64'd1 : x__h97785 ;
  assign current_completion_index$EN = CAN_FIRE_RL_nvme_process_completion ;

  // register ddrBaseAddrReadPrefix
  assign ddrBaseAddrReadPrefix$D_IN =
	     { IF_axiCtrlWr_in_data_first__34_BIT_24_77_THEN__ETC___d890,
	       IF_axiCtrlWr_in_data_first__34_BIT_20_91_THEN__ETC___d893[7:2] } ;
  assign ddrBaseAddrReadPrefix$EN =
	     WILL_FIRE_RL_fetchCSRWriteData &&
	     activeCSRWrite[22:10] == 13'h0001 &&
	     axiCtrlWr_in_data$D_OUT[24:17] != 8'd0 ;

  // register ddrBaseAddrWritePrefix
  assign ddrBaseAddrWritePrefix$D_IN =
	     { IF_axiCtrlWr_in_data_first__34_BIT_32_97_THEN__ETC___d910,
	       IF_axiCtrlWr_in_data_first__34_BIT_28_03_THEN__ETC___d805[7:2] } ;
  assign ddrBaseAddrWritePrefix$EN =
	     WILL_FIRE_RL_fetchCSRWriteData &&
	     activeCSRWrite[22:10] == 13'h0001 &&
	     axiCtrlWr_in_data$D_OUT[32:25] != 8'd0 ;

  // register ddrRequestActive
  assign ddrRequestActive$D_IN =
	     MUX_ddrRequestActive$write_1__SEL_1 ?
	       MUX_ddrRequestActive$write_1__VAL_1 :
	       2'd0 ;
  assign ddrRequestActive$EN =
	     MUX_ddrRequestActive$write_1__SEL_1 ||
	     WILL_FIRE_RL_sendLocalBeat &&
	     IF_NOT_host_ddr_31_AND_ddrRequestActive_673_EQ_ETC___d1712 &&
	     writeBeatCount_720_EQ_writeBurstLength_721___d1722 ;

  // register doorbell_completion_head_addr
  assign doorbell_completion_head_addr$D_IN =
	     { IF_axiCtrlWr_in_data_first__34_BIT_16_71_THEN__ETC___d787,
	       IF_axiCtrlWr_in_data_first__34_BIT_11_88_THEN__ETC___d790,
	       axiCtrlWr_in_data$D_OUT[10] ?
		 axiCtrlWr_in_data$D_OUT[144:137] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[9] ?
		 axiCtrlWr_in_data$D_OUT[136:129] :
		 8'd0 } ;
  assign doorbell_completion_head_addr$EN =
	     WILL_FIRE_RL_fetchCSRWriteData &&
	     activeCSRWrite[22:10] == 13'h0 &&
	     axiCtrlWr_in_data$D_OUT[16:9] != 8'd0 ;

  // register doorbell_submission_tail_addr
  assign doorbell_submission_tail_addr$D_IN =
	     { IF_axiCtrlWr_in_data_first__34_BIT_8_39_THEN_a_ETC___d755,
	       IF_axiCtrlWr_in_data_first__34_BIT_3_56_THEN_a_ETC___d758,
	       axiCtrlWr_in_data$D_OUT[2] ?
		 axiCtrlWr_in_data$D_OUT[80:73] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[1] ?
		 axiCtrlWr_in_data$D_OUT[72:65] :
		 8'd0 } ;
  assign doorbell_submission_tail_addr$EN =
	     WILL_FIRE_RL_fetchCSRWriteData &&
	     activeCSRWrite[22:10] == 13'h0 &&
	     axiCtrlWr_in_data$D_OUT[8:1] != 8'd0 ;

  // register enabled
  assign enabled$D_IN = axiCtrlWr_in_data$D_OUT[385] ;
  assign enabled$EN =
	     WILL_FIRE_RL_fetchCSRWriteData &&
	     activeCSRWrite[22:10] == 13'h0 &&
	     axiCtrlWr_in_data$D_OUT[41] ;

  // register lastReadCmd
  assign lastReadCmd$D_IN = readSubmissionFifo$D_OUT[0] ;
  assign lastReadCmd$EN = CAN_FIRE_RL_processReadSubmission ;

  // register lastWriteReceived
  assign lastWriteReceived$D_IN =
	     !MUX_lastWriteReceived$write_1__SEL_1 &&
	     s_axis_write_in_1$D_OUT[0] ;
  assign lastWriteReceived$EN =
	     WILL_FIRE_RL_genWriteCommand && lastWriteReceived ||
	     WILL_FIRE_RL_state_write_data &&
	     (nvmeCmdWriteCount == 14'd16383 || s_axis_write_in_1$D_OUT[0]) ;

  // register m_axis_read_isRst_isInReset
  assign m_axis_read_isRst_isInReset$D_IN = 1'd0 ;
  assign m_axis_read_isRst_isInReset$EN = m_axis_read_isRst_isInReset ;

  // register m_axis_write_isRst_isInReset
  assign m_axis_write_isRst_isInReset$D_IN = 1'd0 ;
  assign m_axis_write_isRst_isInReset$EN = m_axis_write_isRst_isInReset ;

  // register memWriteCount
  assign memWriteCount$D_IN =
	     (memWriteCount == 8'd63 || s_axis_write_in_1$D_OUT[0]) ?
	       8'd0 :
	       memWriteCount + 8'd1 ;
  assign memWriteCount$EN = CAN_FIRE_RL_state_write_data ;

  // register nextPcieReadRq_rv
  assign nextPcieReadRq_rv$D_IN = nextPcieReadRq_rv$port2__read ;
  assign nextPcieReadRq_rv$EN = 1'b1 ;

  // register nextPcieWriteRq_rv
  assign nextPcieWriteRq_rv$D_IN = nextPcieWriteRq_rv$port2__read ;
  assign nextPcieWriteRq_rv$EN = 1'b1 ;

  // register nvmeCmdWriteCount
  assign nvmeCmdWriteCount$D_IN =
	     MUX_nvmeCmdWriteCount$write_1__SEL_1 ?
	       MUX_nvmeCmdWriteCount$write_1__VAL_1 :
	       14'd0 ;
  assign nvmeCmdWriteCount$EN =
	     WILL_FIRE_RL_state_write_data &&
	     nvmeCmdWriteCount != 14'd16383 &&
	     !s_axis_write_in_1$D_OUT[0] ||
	     WILL_FIRE_RL_genWriteCommand ;

  // register nvme_queues_completion_head
  assign nvme_queues_completion_head$D_IN =
	     nvme_queues_completion_head + 6'd1 ;
  assign nvme_queues_completion_head$EN =
	     CAN_FIRE_RL_nvme_receive_completion ;

  // register nvme_queues_completion_head_last
  assign nvme_queues_completion_head_last$D_IN = nvme_queues_completion_head ;
  assign nvme_queues_completion_head_last$EN =
	     WILL_FIRE_RL_nvme_queues_dbc_write ;

  // register nvme_queues_completion_head_timer
  assign nvme_queues_completion_head_timer$D_IN =
	     WILL_FIRE_RL_nvme_queues_dbc_timer ?
	       MUX_nvme_queues_completion_head_timer$write_1__VAL_1 :
	       8'd0 ;
  assign nvme_queues_completion_head_timer$EN =
	     WILL_FIRE_RL_nvme_queues_dbc_timer ||
	     WILL_FIRE_RL_nvme_queues_dbc_write ;

  // register nvme_queues_completion_queue_0
  assign nvme_queues_completion_queue_0$D_IN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ?
	       nvme_queues_completion_queue_1 :
	       MUX_nvme_queues_completion_queue_0$write_1__VAL_2 ;
  assign nvme_queues_completion_queue_0$EN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ||
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[16:1] == 16'd65535 ;

  // register nvme_queues_completion_queue_1
  assign nvme_queues_completion_queue_1$D_IN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ?
	       nvme_queues_completion_queue_2 :
	       MUX_nvme_queues_completion_queue_1$write_1__VAL_2 ;
  assign nvme_queues_completion_queue_1$EN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ||
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[32:17] == 16'd65535 ;

  // register nvme_queues_completion_queue_2
  assign nvme_queues_completion_queue_2$D_IN =
	     MUX_nvme_queues_completion_queue_2$write_1__SEL_1 ?
	       MUX_nvme_queues_completion_queue_2$write_1__VAL_1 :
	       nvme_queues_completion_queue_3 ;
  assign nvme_queues_completion_queue_2$EN =
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[48:33] == 16'd65535 ||
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ;

  // register nvme_queues_completion_queue_3
  assign nvme_queues_completion_queue_3$D_IN =
	     MUX_nvme_queues_completion_queue_3$write_1__SEL_1 ?
	       MUX_nvme_queues_completion_queue_3$write_1__VAL_1 :
	       9'd170 ;
  assign nvme_queues_completion_queue_3$EN =
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[64:49] == 16'd65535 ||
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ;

  // register nvme_queues_completion_queue_empty
  assign nvme_queues_completion_queue_empty$D_IN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ?
	       MUX_nvme_queues_completion_queue_empty$write_1__VAL_1 :
	       MUX_nvme_queues_completion_queue_empty$write_1__VAL_2 ;
  assign nvme_queues_completion_queue_empty$EN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ||
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data ;

  // register nvme_queues_m_rd_isRst_isInReset
  assign nvme_queues_m_rd_isRst_isInReset$D_IN = 1'd0 ;
  assign nvme_queues_m_rd_isRst_isInReset$EN =
	     nvme_queues_m_rd_isRst_isInReset ;

  // register nvme_queues_m_wr_addrOut_rv
  assign nvme_queues_m_wr_addrOut_rv$D_IN =
	     nvme_queues_m_wr_addrOut_rv$port2__read ;
  assign nvme_queues_m_wr_addrOut_rv$EN = 1'b1 ;

  // register nvme_queues_m_wr_dataOut_rv
  assign nvme_queues_m_wr_dataOut_rv$D_IN =
	     nvme_queues_m_wr_dataOut_rv$port2__read ;
  assign nvme_queues_m_wr_dataOut_rv$EN = 1'b1 ;

  // register nvme_queues_m_wr_isRst_isInReset
  assign nvme_queues_m_wr_isRst_isInReset$D_IN = 1'd0 ;
  assign nvme_queues_m_wr_isRst_isInReset$EN =
	     nvme_queues_m_wr_isRst_isInReset ;

  // register nvme_queues_r_response_remaining
  assign nvme_queues_r_response_remaining$D_IN =
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_addr ?
	       MUX_nvme_queues_r_response_remaining$write_1__VAL_1 :
	       MUX_nvme_queues_r_response_remaining$write_1__VAL_2 ;
  assign nvme_queues_r_response_remaining$EN =
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_addr ||
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid ||
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_data ;

  // register nvme_queues_r_rq
  assign nvme_queues_r_rq$D_IN = nvme_queues_s_rd_in$D_OUT ;
  assign nvme_queues_r_rq$EN = CAN_FIRE_RL_nvme_queues_saxi_sq_r_addr ;

  // register nvme_queues_s_rd_isRst_isInReset
  assign nvme_queues_s_rd_isRst_isInReset$D_IN = 1'd0 ;
  assign nvme_queues_s_rd_isRst_isInReset$EN =
	     nvme_queues_s_rd_isRst_isInReset ;

  // register nvme_queues_s_wr_isRst_isInReset
  assign nvme_queues_s_wr_isRst_isInReset$D_IN = 1'd0 ;
  assign nvme_queues_s_wr_isRst_isInReset$EN =
	     nvme_queues_s_wr_isRst_isInReset ;

  // register nvme_queues_submission_tail
  assign nvme_queues_submission_tail$D_IN =
	     nvme_queues_submission_tail + 6'd1 ;
  assign nvme_queues_submission_tail$EN =
	     WILL_FIRE_RL_issueNvmeReadCmd || WILL_FIRE_RL_issueNvmeWriteCmd ;

  // register nvme_queues_submission_tail_last
  assign nvme_queues_submission_tail_last$D_IN = nvme_queues_submission_tail ;
  assign nvme_queues_submission_tail_last$EN =
	     CAN_FIRE_RL_nvme_queues_dbs_write ;

  // register nvme_queues_submission_tail_timer
  assign nvme_queues_submission_tail_timer$D_IN =
	     WILL_FIRE_RL_nvme_queues_dbs_timer ?
	       MUX_nvme_queues_submission_tail_timer$write_1__VAL_1 :
	       8'd0 ;
  assign nvme_queues_submission_tail_timer$EN =
	     WILL_FIRE_RL_nvme_queues_dbs_timer ||
	     WILL_FIRE_RL_nvme_queues_dbs_write ;

  // register nvme_read_addr
  assign nvme_read_addr$D_IN =
	     MUX_nvme_read_addr$write_1__SEL_1 ?
	       MUX_nvme_read_addr$write_1__VAL_1 :
	       s_axis_read_in_1$D_OUT[132:69] ;
  assign nvme_read_addr$EN =
	     WILL_FIRE_RL_determineReadLength &&
	     !_0_CONCAT_nvme_read_length_060_BITS_63_TO_12_06_ETC___d1063 ||
	     WILL_FIRE_RL_state_read_idle ;

  // register nvme_read_length
  assign nvme_read_length$D_IN =
	     MUX_nvme_read_addr$write_1__SEL_1 ?
	       MUX_nvme_read_length$write_1__VAL_1 :
	       MUX_nvme_read_length$write_1__VAL_2 ;
  assign nvme_read_length$EN =
	     WILL_FIRE_RL_determineReadLength &&
	     !_0_CONCAT_nvme_read_length_060_BITS_63_TO_12_06_ETC___d1063 ||
	     WILL_FIRE_RL_state_read_idle ;

  // register nvme_write_addr
  assign nvme_write_addr$D_IN =
	     WILL_FIRE_RL_extractWriteAddr ?
	       s_axis_write_in_1$D_OUT[132:69] :
	       MUX_nvme_write_addr$write_1__VAL_2 ;
  assign nvme_write_addr$EN =
	     WILL_FIRE_RL_extractWriteAddr || WILL_FIRE_RL_genWriteCommand ;

  // register nvme_write_length
  assign nvme_write_length$D_IN = s_axis_write_in_1$D_OUT[196:133] ;
  assign nvme_write_length$EN = CAN_FIRE_RL_extractWriteAddr ;

  // register pcieBaseAddrReadPrefix_0
  assign pcieBaseAddrReadPrefix_0$D_IN = x__h33156 ;
  assign pcieBaseAddrReadPrefix_0$EN =
	     WILL_FIRE_RL_fetchCSRWriteData &&
	     (activeCSRWrite[22:10] == 13'h0001 && !host_ddr &&
	      axiCtrlWr_in_data$D_OUT[8:1] != 8'd0 ||
	      host_ddr && activeCSRWrite[22:10] == 13'h0002 &&
	      axiCtrlWr_in_data$D_OUT[8:1] != 8'd0) ;

  // register pcieBaseAddrReadPrefix_1
  assign pcieBaseAddrReadPrefix_1$D_IN = x__h34695 ;
  assign pcieBaseAddrReadPrefix_1$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0002 &&
	     axiCtrlWr_in_data$D_OUT[16:9] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_10
  assign pcieBaseAddrReadPrefix_10$D_IN =
	     { IF_axiCtrlWr_in_data_first__34_BIT_24_77_THEN__ETC___d890,
	       IF_axiCtrlWr_in_data_first__34_BIT_20_91_THEN__ETC___d893,
	       IF_axiCtrlWr_in_dataD_OUT_BIT_19_THEN_axiCtrl_ETC__q14[7:6] } ;
  assign pcieBaseAddrReadPrefix_10$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0003 &&
	     axiCtrlWr_in_data$D_OUT[24:17] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_11
  assign pcieBaseAddrReadPrefix_11$D_IN =
	     { IF_axiCtrlWr_in_data_first__34_BIT_32_97_THEN__ETC___d910,
	       IF_axiCtrlWr_in_data_first__34_BIT_28_03_THEN__ETC___d805,
	       IF_axiCtrlWr_in_data_first__34_BIT_27_06_THEN__ETC___d808[7:6] } ;
  assign pcieBaseAddrReadPrefix_11$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0003 &&
	     axiCtrlWr_in_data$D_OUT[32:25] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_12
  assign pcieBaseAddrReadPrefix_12$D_IN =
	     { IF_axiCtrlWr_in_data_first__34_BIT_40_21_THEN__ETC___d837,
	       IF_axiCtrlWr_in_data_first__34_BIT_35_38_THEN__ETC___d840[7:6] } ;
  assign pcieBaseAddrReadPrefix_12$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0003 &&
	     axiCtrlWr_in_data$D_OUT[40:33] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_13
  assign pcieBaseAddrReadPrefix_13$D_IN =
	     { axiCtrlWr_in_data$D_OUT[48] ?
		 axiCtrlWr_in_data$D_OUT[448:441] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[47] ?
		 axiCtrlWr_in_data$D_OUT[440:433] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[46] ?
		 axiCtrlWr_in_data$D_OUT[432:425] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[45] ?
		 axiCtrlWr_in_data$D_OUT[424:417] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[44] ?
		 axiCtrlWr_in_data$D_OUT[416:409] :
		 8'd0,
	       IF_axiCtrlWr_in_dataD_OUT_BIT_43_THEN_axiCtrl_ETC__q16[7:6] } ;
  assign pcieBaseAddrReadPrefix_13$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0003 &&
	     axiCtrlWr_in_data$D_OUT[48:41] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_14
  assign pcieBaseAddrReadPrefix_14$D_IN =
	     { axiCtrlWr_in_data$D_OUT[56] ?
		 axiCtrlWr_in_data$D_OUT[512:505] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[55] ?
		 axiCtrlWr_in_data$D_OUT[504:497] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[54] ?
		 axiCtrlWr_in_data$D_OUT[496:489] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[53] ?
		 axiCtrlWr_in_data$D_OUT[488:481] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[52] ?
		 axiCtrlWr_in_data$D_OUT[480:473] :
		 8'd0,
	       IF_axiCtrlWr_in_dataD_OUT_BIT_51_THEN_axiCtrl_ETC__q15[7:6] } ;
  assign pcieBaseAddrReadPrefix_14$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0003 &&
	     axiCtrlWr_in_data$D_OUT[56:49] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_15
  assign pcieBaseAddrReadPrefix_15$D_IN =
	     { axiCtrlWr_in_data$D_OUT[64] ?
		 axiCtrlWr_in_data$D_OUT[576:569] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[63] ?
		 axiCtrlWr_in_data$D_OUT[568:561] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[62] ?
		 axiCtrlWr_in_data$D_OUT[560:553] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[61] ?
		 axiCtrlWr_in_data$D_OUT[552:545] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[60] ?
		 axiCtrlWr_in_data$D_OUT[544:537] :
		 8'd0,
	       IF_axiCtrlWr_in_dataD_OUT_BIT_59_THEN_axiCtrl_ETC__q17[7:6] } ;
  assign pcieBaseAddrReadPrefix_15$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0003 &&
	     axiCtrlWr_in_data$D_OUT[64:57] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_2
  assign pcieBaseAddrReadPrefix_2$D_IN = pcieBaseAddrReadPrefix_10$D_IN ;
  assign pcieBaseAddrReadPrefix_2$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0002 &&
	     axiCtrlWr_in_data$D_OUT[24:17] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_3
  assign pcieBaseAddrReadPrefix_3$D_IN = pcieBaseAddrReadPrefix_11$D_IN ;
  assign pcieBaseAddrReadPrefix_3$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0002 &&
	     axiCtrlWr_in_data$D_OUT[32:25] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_4
  assign pcieBaseAddrReadPrefix_4$D_IN = pcieBaseAddrReadPrefix_12$D_IN ;
  assign pcieBaseAddrReadPrefix_4$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0002 &&
	     axiCtrlWr_in_data$D_OUT[40:33] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_5
  assign pcieBaseAddrReadPrefix_5$D_IN = pcieBaseAddrReadPrefix_13$D_IN ;
  assign pcieBaseAddrReadPrefix_5$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0002 &&
	     axiCtrlWr_in_data$D_OUT[48:41] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_6
  assign pcieBaseAddrReadPrefix_6$D_IN = pcieBaseAddrReadPrefix_14$D_IN ;
  assign pcieBaseAddrReadPrefix_6$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0002 &&
	     axiCtrlWr_in_data$D_OUT[56:49] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_7
  assign pcieBaseAddrReadPrefix_7$D_IN = pcieBaseAddrReadPrefix_15$D_IN ;
  assign pcieBaseAddrReadPrefix_7$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0002 &&
	     axiCtrlWr_in_data$D_OUT[64:57] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_8
  assign pcieBaseAddrReadPrefix_8$D_IN = x__h33156 ;
  assign pcieBaseAddrReadPrefix_8$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0003 &&
	     axiCtrlWr_in_data$D_OUT[8:1] != 8'd0 ;

  // register pcieBaseAddrReadPrefix_9
  assign pcieBaseAddrReadPrefix_9$D_IN = x__h34695 ;
  assign pcieBaseAddrReadPrefix_9$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0003 &&
	     axiCtrlWr_in_data$D_OUT[16:9] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_0
  assign pcieBaseAddrWritePrefix_0$D_IN =
	     (activeCSRWrite[22:10] == 13'h0001) ? x__h34695 : x__h33156 ;
  assign pcieBaseAddrWritePrefix_0$EN =
	     WILL_FIRE_RL_fetchCSRWriteData &&
	     (activeCSRWrite[22:10] == 13'h0001 && !host_ddr &&
	      axiCtrlWr_in_data$D_OUT[16:9] != 8'd0 ||
	      host_ddr && activeCSRWrite[22:10] == 13'h0004 &&
	      axiCtrlWr_in_data$D_OUT[8:1] != 8'd0) ;

  // register pcieBaseAddrWritePrefix_1
  assign pcieBaseAddrWritePrefix_1$D_IN = x__h34695 ;
  assign pcieBaseAddrWritePrefix_1$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0004 &&
	     axiCtrlWr_in_data$D_OUT[16:9] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_10
  assign pcieBaseAddrWritePrefix_10$D_IN = pcieBaseAddrReadPrefix_10$D_IN ;
  assign pcieBaseAddrWritePrefix_10$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0005 &&
	     axiCtrlWr_in_data$D_OUT[24:17] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_11
  assign pcieBaseAddrWritePrefix_11$D_IN = pcieBaseAddrReadPrefix_11$D_IN ;
  assign pcieBaseAddrWritePrefix_11$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0005 &&
	     axiCtrlWr_in_data$D_OUT[32:25] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_12
  assign pcieBaseAddrWritePrefix_12$D_IN = pcieBaseAddrReadPrefix_12$D_IN ;
  assign pcieBaseAddrWritePrefix_12$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0005 &&
	     axiCtrlWr_in_data$D_OUT[40:33] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_13
  assign pcieBaseAddrWritePrefix_13$D_IN = pcieBaseAddrReadPrefix_13$D_IN ;
  assign pcieBaseAddrWritePrefix_13$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0005 &&
	     axiCtrlWr_in_data$D_OUT[48:41] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_14
  assign pcieBaseAddrWritePrefix_14$D_IN = pcieBaseAddrReadPrefix_14$D_IN ;
  assign pcieBaseAddrWritePrefix_14$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0005 &&
	     axiCtrlWr_in_data$D_OUT[56:49] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_15
  assign pcieBaseAddrWritePrefix_15$D_IN = pcieBaseAddrReadPrefix_15$D_IN ;
  assign pcieBaseAddrWritePrefix_15$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0005 &&
	     axiCtrlWr_in_data$D_OUT[64:57] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_2
  assign pcieBaseAddrWritePrefix_2$D_IN = pcieBaseAddrReadPrefix_10$D_IN ;
  assign pcieBaseAddrWritePrefix_2$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0004 &&
	     axiCtrlWr_in_data$D_OUT[24:17] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_3
  assign pcieBaseAddrWritePrefix_3$D_IN = pcieBaseAddrReadPrefix_11$D_IN ;
  assign pcieBaseAddrWritePrefix_3$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0004 &&
	     axiCtrlWr_in_data$D_OUT[32:25] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_4
  assign pcieBaseAddrWritePrefix_4$D_IN = pcieBaseAddrReadPrefix_12$D_IN ;
  assign pcieBaseAddrWritePrefix_4$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0004 &&
	     axiCtrlWr_in_data$D_OUT[40:33] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_5
  assign pcieBaseAddrWritePrefix_5$D_IN = pcieBaseAddrReadPrefix_13$D_IN ;
  assign pcieBaseAddrWritePrefix_5$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0004 &&
	     axiCtrlWr_in_data$D_OUT[48:41] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_6
  assign pcieBaseAddrWritePrefix_6$D_IN = pcieBaseAddrReadPrefix_14$D_IN ;
  assign pcieBaseAddrWritePrefix_6$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0004 &&
	     axiCtrlWr_in_data$D_OUT[56:49] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_7
  assign pcieBaseAddrWritePrefix_7$D_IN = pcieBaseAddrReadPrefix_15$D_IN ;
  assign pcieBaseAddrWritePrefix_7$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0004 &&
	     axiCtrlWr_in_data$D_OUT[64:57] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_8
  assign pcieBaseAddrWritePrefix_8$D_IN = x__h33156 ;
  assign pcieBaseAddrWritePrefix_8$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0005 &&
	     axiCtrlWr_in_data$D_OUT[8:1] != 8'd0 ;

  // register pcieBaseAddrWritePrefix_9
  assign pcieBaseAddrWritePrefix_9$D_IN = x__h34695 ;
  assign pcieBaseAddrWritePrefix_9$EN =
	     WILL_FIRE_RL_fetchCSRWriteData && host_ddr &&
	     activeCSRWrite[22:10] == 13'h0005 &&
	     axiCtrlWr_in_data$D_OUT[16:9] != 8'd0 ;

  // register pcieReadDataBuffer_rCache
  assign pcieReadDataBuffer_rCache$D_IN =
	     { 1'd1,
	       pcieReadDataBuffer_rWrPtr,
	       x__h100264,
	       pcieReadDataBuffer_pwEnqueue$whas &&
	       pcieReadDataBuffer_wDataIn$wget[0] } ;
  assign pcieReadDataBuffer_rCache$EN = pcieReadDataBuffer_pwEnqueue$whas ;

  // register pcieReadDataBuffer_rRdPtr
  assign pcieReadDataBuffer_rRdPtr$D_IN = x__h100456 ;
  assign pcieReadDataBuffer_rRdPtr$EN = CAN_FIRE_RL_pcieReadResponse ;

  // register pcieReadDataBuffer_rWrPtr
  assign pcieReadDataBuffer_rWrPtr$D_IN = x__h100273 ;
  assign pcieReadDataBuffer_rWrPtr$EN = pcieReadDataBuffer_pwEnqueue$whas ;

  // register pcieReadRequestedCount
  assign pcieReadRequestedCount$D_IN =
	     currentPcieReadPfn[15] ?
	       pcieReadRequestedCount_469_PLUS_nextPcieReadRq_ETC___d1477 +
	       8'd1 :
	       nextPcieReadRq_rv[28:21] + 8'd1 ;
  assign pcieReadRequestedCount$EN =
	     WILL_FIRE_RL_handleNewPcieReadRequest &&
	     (currentPcieReadPfn[15] &&
	      nextPcieReadRq_rv_port0__read__454_BITS_55_TO__ETC___d1467 &&
	      nextPcieReadRq_rv_port0__read__454_BITS_40_TO__ETC___d1472 &&
	      pcieReadRequestedCount_469_PLUS_nextPcieReadRq_ETC___d1477 !=
	      8'd63 ||
	      !currentPcieReadPfn[15] && nextPcieReadRq_rv[40:29] == 12'd0) ;

  // register pcieReadRspCount
  assign pcieReadRspCount$D_IN =
	     pcieReadRspCount_561_EQ_IF_nextPcieReadBurstLe_ETC___d1564 ?
	       8'd0 :
	       pcieReadRspCount + 8'd1 ;
  assign pcieReadRspCount$EN =
	     WILL_FIRE_RL_pcieReadResponse && nextPcieReadBurstLen$D_OUT[8] ;

  // register pcieWriteDataBuffer_rCache
  assign pcieWriteDataBuffer_rCache$D_IN =
	     { 1'd1,
	       pcieWriteDataBuffer_rWrPtr,
	       CAN_FIRE_RL_acceptPcieWriteData ?
		 axiPcieWr_in_data$D_OUT[576:1] :
		 576'd0 } ;
  assign pcieWriteDataBuffer_rCache$EN = CAN_FIRE_RL_acceptPcieWriteData ;

  // register pcieWriteDataBuffer_rRdPtr
  assign pcieWriteDataBuffer_rRdPtr$D_IN = x__h103021 ;
  assign pcieWriteDataBuffer_rRdPtr$EN = CAN_FIRE_RL_deqPcieWriteData ;

  // register pcieWriteDataBuffer_rWrPtr
  assign pcieWriteDataBuffer_rWrPtr$D_IN = x__h102854 ;
  assign pcieWriteDataBuffer_rWrPtr$EN = CAN_FIRE_RL_acceptPcieWriteData ;

  // register prpBaseAddr
  assign prpBaseAddr$D_IN =
	     { IF_axiCtrlWr_in_data_first__34_BIT_40_21_THEN__ETC___d837,
	       IF_axiCtrlWr_in_data_first__34_BIT_35_38_THEN__ETC___d840,
	       axiCtrlWr_in_data$D_OUT[34] ?
		 axiCtrlWr_in_data$D_OUT[336:329] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[33] ?
		 axiCtrlWr_in_data$D_OUT[328:321] :
		 8'd0 } ;
  assign prpBaseAddr$EN =
	     WILL_FIRE_RL_fetchCSRWriteData &&
	     activeCSRWrite[22:10] == 13'h0 &&
	     axiCtrlWr_in_data$D_OUT[40:33] != 8'd0 ;

  // register readBackBufferFifo_rCache
  assign readBackBufferFifo_rCache$D_IN =
	     { 1'd1,
	       readBackBufferFifo_rWrPtr,
	       x__h92209,
	       CAN_FIRE_RL_bufferReadBackBeat &&
	       readBackBufferFifo_wDataIn$wget[0] } ;
  assign readBackBufferFifo_rCache$EN = CAN_FIRE_RL_bufferReadBackBeat ;

  // register readBackBufferFifo_rRdPtr
  assign readBackBufferFifo_rRdPtr$D_IN = x__h92401 ;
  assign readBackBufferFifo_rRdPtr$EN = CAN_FIRE_RL_forwardReadBackBeat ;

  // register readBackBufferFifo_rWrPtr
  assign readBackBufferFifo_rWrPtr$D_IN = x__h92218 ;
  assign readBackBufferFifo_rWrPtr$EN = CAN_FIRE_RL_bufferReadBackBeat ;

  // register readBackOff
  assign readBackOff$D_IN =
	     MUX_axiDdrRd_in$enq_1__SEL_1 ?
	       MUX_readBackOff$write_1__VAL_1 :
	       readSubmissionFifo$D_OUT[14:1] ;
  assign readBackOff$EN =
	     WILL_FIRE_RL_issueReadBackReq &&
	     NOT_bufferFifoCount_port1__read__181_ULE_0_CON_ETC___d1188 ||
	     WILL_FIRE_RL_processReadSubmission ;

  // register readBeatsToRequest
  assign readBeatsToRequest$D_IN =
	     MUX_axiDdrRd_in$enq_1__SEL_1 ?
	       MUX_readBeatsToRequest$write_1__VAL_1 :
	       readSubmissionFifo$D_OUT[29:15] ;
  assign readBeatsToRequest$EN =
	     WILL_FIRE_RL_issueReadBackReq &&
	     NOT_bufferFifoCount_port1__read__181_ULE_0_CON_ETC___d1188 ||
	     WILL_FIRE_RL_processReadSubmission ;

  // register readBeatsToStream
  assign readBeatsToStream$D_IN =
	     WILL_FIRE_RL_processReadSubmission ?
	       readSubmissionFifo$D_OUT[29:15] :
	       MUX_readBeatsToStream$write_1__VAL_2 ;
  assign readBeatsToStream$EN =
	     WILL_FIRE_RL_processReadSubmission ||
	     WILL_FIRE_RL_bufferReadBackBeat ;

  // register readBufferOffset
  always@(readSlbaAndLenFifo$D_OUT or x__h90990 or x__h90872 or x__h90950)
  begin
    case (readSlbaAndLenFifo$D_OUT[16:7])
      10'd0: readBufferOffset$D_IN = x__h90872;
      10'd1: readBufferOffset$D_IN = x__h90950;
      default: readBufferOffset$D_IN = x__h90990;
    endcase
  end
  assign readBufferOffset$EN = decrAvailablePagesWire$whas ;

  // register read_state
  assign read_state$D_IN = !MUX_read_state$write_1__SEL_1 ;
  assign read_state$EN =
	     WILL_FIRE_RL_determineReadLength &&
	     _0_CONCAT_nvme_read_length_060_BITS_63_TO_12_06_ETC___d1063 ||
	     WILL_FIRE_RL_state_read_idle ;

  // register s_axis_read_isRst_isInReset
  assign s_axis_read_isRst_isInReset$D_IN = 1'd0 ;
  assign s_axis_read_isRst_isInReset$EN = s_axis_read_isRst_isInReset ;

  // register s_axis_write_isRst_isInReset
  assign s_axis_write_isRst_isInReset$D_IN = 1'd0 ;
  assign s_axis_write_isRst_isInReset$EN = s_axis_write_isRst_isInReset ;

  // register writeBeatCount
  assign writeBeatCount$D_IN =
	     MUX_writeBeatCount$write_1__SEL_1 ?
	       MUX_writeBeatCount$write_1__VAL_1 :
	       8'd0 ;
  assign writeBeatCount$EN =
	     WILL_FIRE_RL_sendLocalBeat &&
	     IF_NOT_host_ddr_31_AND_ddrRequestActive_673_EQ_ETC___d1712 ||
	     WILL_FIRE_RL_startLocalWrite ;

  // register writeBufferFull
  assign writeBufferFull$D_IN = writeBufferFull$port2__read ;
  assign writeBufferFull$EN = 1'b1 ;

  // register writeBufferOffset
  assign writeBufferOffset$D_IN = writeBufferOffset + 14'd1 ;
  assign writeBufferOffset$EN = MUX_ddrWriteTokenFifo$enq_1__SEL_1 ;

  // register writeBufferOffsetBase
  assign writeBufferOffsetBase$D_IN = writeBufferOffset ;
  assign writeBufferOffsetBase$EN =
	     WILL_FIRE_RL_genWriteCommand &&
	     !_0_CONCAT_nvmeCmdWriteCount_300_BITS_13_TO_3_31_ETC___d1314 ||
	     WILL_FIRE_RL_extractWriteAddr ;

  // register writeBufferOffsetTail
  assign writeBufferOffsetTail$D_IN = writeBufferOffsetTail + y__h96420 ;
  assign writeBufferOffsetTail$EN = CAN_FIRE_RL_processSubmission ;

  // register writeBurstLength
  assign writeBurstLength$D_IN =
	     (!host_ddr && CAN_FIRE_RL_forwardPcieWriteRq) ?
	       nextPcieToDdrWriteRq$D_OUT[7:0] :
	       ddrWriteReqFifo$D_OUT[7:0] ;
  assign writeBurstLength$EN = MUX_ddrRequestActive$write_1__SEL_1 ;

  // register writeDataFifo_rCache
  assign writeDataFifo_rCache$D_IN =
	     { 1'd1, writeDataFifo_rWrPtr, x3__h94720 } ;
  assign writeDataFifo_rCache$EN = CAN_FIRE_RL_state_write_data ;

  // register writeDataFifo_rRdPtr
  assign writeDataFifo_rRdPtr$D_IN = x__h94890 ;
  assign writeDataFifo_rRdPtr$EN = CAN_FIRE_RL_deqLocalWriteData ;

  // register writeDataFifo_rWrPtr
  assign writeDataFifo_rWrPtr$D_IN = x__h94801 ;
  assign writeDataFifo_rWrPtr$EN = CAN_FIRE_RL_state_write_data ;

  // register writeState
  always@(MUX_lastWriteReceived$write_1__SEL_2 or
	  WILL_FIRE_RL_extractWriteAddr or
	  MUX_writeState$write_1__VAL_2 or
	  WILL_FIRE_RL_genWriteCommand or
	  MUX_writeState$write_1__VAL_3 or WILL_FIRE_RL_state_write_zero)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_lastWriteReceived$write_1__SEL_2: writeState$D_IN = 2'd2;
      WILL_FIRE_RL_extractWriteAddr:
	  writeState$D_IN = MUX_writeState$write_1__VAL_2;
      WILL_FIRE_RL_genWriteCommand:
	  writeState$D_IN = MUX_writeState$write_1__VAL_3;
      WILL_FIRE_RL_state_write_zero: writeState$D_IN = 2'd0;
      default: writeState$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign writeState$EN =
	     WILL_FIRE_RL_state_write_data &&
	     (nvmeCmdWriteCount == 14'd16383 || s_axis_write_in_1$D_OUT[0]) ||
	     WILL_FIRE_RL_extractWriteAddr ||
	     WILL_FIRE_RL_genWriteCommand ||
	     WILL_FIRE_RL_state_write_zero ;

  // submodule axiCtrlRd_in
  assign axiCtrlRd_in$D_IN = axiCtrlRd_arinpkg$wget ;
  assign axiCtrlRd_in$ENQ = CAN_FIRE_RL_axiCtrlRd_enqIn ;
  assign axiCtrlRd_in$DEQ = CAN_FIRE_RL_fetchCSRReadAccess ;
  assign axiCtrlRd_in$CLR = 1'b0 ;

  // submodule axiCtrlRd_out
  assign axiCtrlRd_out$D_IN =
	     { x_data__h21889, 2'd0, activeCSRRead[3:0] == 4'd0 } ;
  assign axiCtrlRd_out$ENQ = CAN_FIRE_RL_sendCSRReadResponse0 ;
  assign axiCtrlRd_out$DEQ = CAN_FIRE_RL_axiCtrlRd_deqOut ;
  assign axiCtrlRd_out$CLR = 1'b0 ;

  // submodule axiCtrlWr_in_addr
  assign axiCtrlWr_in_addr$D_IN = axiCtrlWr_arinpkg_addr$wget ;
  assign axiCtrlWr_in_addr$ENQ = CAN_FIRE_RL_axiCtrlWr_enqAddr ;
  assign axiCtrlWr_in_addr$DEQ = CAN_FIRE_RL_fetchCSRWriteRequest ;
  assign axiCtrlWr_in_addr$CLR = 1'b0 ;

  // submodule axiCtrlWr_in_data
  assign axiCtrlWr_in_data$D_IN = axiCtrlWr_arinpkg_data$wget ;
  assign axiCtrlWr_in_data$ENQ = CAN_FIRE_RL_axiCtrlWr_enqData ;
  assign axiCtrlWr_in_data$DEQ = CAN_FIRE_RL_fetchCSRWriteData ;
  assign axiCtrlWr_in_data$CLR = 1'b0 ;

  // submodule axiCtrlWr_out
  assign axiCtrlWr_out$D_IN = 2'd0 ;
  assign axiCtrlWr_out$ENQ =
	     WILL_FIRE_RL_fetchCSRWriteData && axiCtrlWr_in_data$D_OUT[0] ;
  assign axiCtrlWr_out$DEQ = CAN_FIRE_RL_axiCtrlWr_deqOut ;
  assign axiCtrlWr_out$CLR = 1'b0 ;

  // submodule axiDdrRd_in
  assign axiDdrRd_in$D_IN =
	     MUX_axiDdrRd_in$enq_1__SEL_1 ?
	       MUX_axiDdrRd_in$enq_1__VAL_1 :
	       pcieToDdrReadRqFifo$D_OUT ;
  assign axiDdrRd_in$ENQ =
	     WILL_FIRE_RL_issueReadBackReq &&
	     NOT_bufferFifoCount_port1__read__181_ULE_0_CON_ETC___d1188 ||
	     WILL_FIRE_RL_issuePcieReadRqToDdr ;
  assign axiDdrRd_in$DEQ = CAN_FIRE_RL_axiDdrRd_deqIn ;
  assign axiDdrRd_in$CLR = 1'b0 ;

  // submodule axiDdrRd_out
  assign axiDdrRd_out$D_IN = axiDdrRd_rinpkg$wget ;
  assign axiDdrRd_out$ENQ = CAN_FIRE_RL_axiDdrRd_enqOut ;
  assign axiDdrRd_out$DEQ =
	     WILL_FIRE_RL_pcieHandleDdrReadRsp ||
	     WILL_FIRE_RL_bufferReadBackBeat ;
  assign axiDdrRd_out$CLR = 1'b0 ;

  // submodule axiDdrWr_in_addr
  assign axiDdrWr_in_addr$D_IN =
	     { 1'd0,
	       IF_NOT_host_ddr_31_AND_forwardPcieWriteRqWire__ETC___d1692 } ;
  assign axiDdrWr_in_addr$ENQ = MUX_ddrRequestActive$write_1__SEL_1 ;
  assign axiDdrWr_in_addr$DEQ = CAN_FIRE_RL_axiDdrWr_deqInAddr ;
  assign axiDdrWr_in_addr$CLR = 1'b0 ;

  // submodule axiDdrWr_in_data
  assign axiDdrWr_in_data$D_IN =
	     { data__h104531,
	       byte_enable__h104532,
	       writeBeatCount_720_EQ_writeBurstLength_721___d1722 } ;
  assign axiDdrWr_in_data$ENQ = MUX_writeBeatCount$write_1__SEL_1 ;
  assign axiDdrWr_in_data$DEQ = CAN_FIRE_RL_axiDdrWr_deqInData ;
  assign axiDdrWr_in_data$CLR = 1'b0 ;

  // submodule axiDdrWr_out
  assign axiDdrWr_out$D_IN = axiDdrWr_rinpkg$wget ;
  assign axiDdrWr_out$ENQ = CAN_FIRE_RL_axiDdrWr_enqOut ;
  assign axiDdrWr_out$DEQ = CAN_FIRE_RL_receiveWriteResponse ;
  assign axiDdrWr_out$CLR = 1'b0 ;

  // submodule axiPcieRd_in
  assign axiPcieRd_in$D_IN = axiPcieRd_arinpkg$wget ;
  assign axiPcieRd_in$ENQ = CAN_FIRE_RL_axiPcieRd_enqIn ;
  assign axiPcieRd_in$DEQ = CAN_FIRE_RL_fetchNewPcieReadRequest ;
  assign axiPcieRd_in$CLR = 1'b0 ;

  // submodule axiPcieRd_out
  assign axiPcieRd_out$D_IN =
	     { pcieReadDataBuffer_wDataOut$wget[512:1],
	       2'd0,
	       pcieReadRspCount_561_EQ_IF_nextPcieReadBurstLe_ETC___d1564 } ;
  assign axiPcieRd_out$ENQ =
	     WILL_FIRE_RL_pcieReadResponse && nextPcieReadBurstLen$D_OUT[8] ;
  assign axiPcieRd_out$DEQ = CAN_FIRE_RL_axiPcieRd_deqOut ;
  assign axiPcieRd_out$CLR = 1'b0 ;

  // submodule axiPcieWr_in_addr
  assign axiPcieWr_in_addr$D_IN = axiPcieWr_arinpkg_addr$wget ;
  assign axiPcieWr_in_addr$ENQ = CAN_FIRE_RL_axiPcieWr_enqAddr ;
  assign axiPcieWr_in_addr$DEQ = CAN_FIRE_RL_pcieFetchNewWriteRq ;
  assign axiPcieWr_in_addr$CLR = 1'b0 ;

  // submodule axiPcieWr_in_data
  assign axiPcieWr_in_data$D_IN = axiPcieWr_arinpkg_data$wget ;
  assign axiPcieWr_in_data$ENQ = CAN_FIRE_RL_axiPcieWr_enqData ;
  assign axiPcieWr_in_data$DEQ = CAN_FIRE_RL_acceptPcieWriteData ;
  assign axiPcieWr_in_data$CLR = 1'b0 ;

  // submodule axiPcieWr_out
  assign axiPcieWr_out$D_IN = 2'd0 ;
  assign axiPcieWr_out$ENQ =
	     WILL_FIRE_RL_acceptPcieWriteData && axiPcieWr_in_data$D_OUT[0] ;
  assign axiPcieWr_out$DEQ = CAN_FIRE_RL_axiPcieWr_deqOut ;
  assign axiPcieWr_out$CLR = 1'b0 ;

  // submodule baseAddressRegFile
  assign baseAddressRegFile$ADDR_1 = activeCSRRead[21:16] ;
  assign baseAddressRegFile$ADDR_2 = 6'h0 ;
  assign baseAddressRegFile$ADDR_3 = 6'h0 ;
  assign baseAddressRegFile$ADDR_4 = 6'h0 ;
  assign baseAddressRegFile$ADDR_5 = 6'h0 ;
  assign baseAddressRegFile$ADDR_IN = cidReg[5:0] ;
  assign baseAddressRegFile$D_IN =
	     MUX_baseAddressRegFile$upd_1__SEL_1 ?
	       MUX_baseAddressRegFile$upd_2__VAL_1 :
	       MUX_baseAddressRegFile$upd_2__VAL_2 ;
  assign baseAddressRegFile$WE =
	     WILL_FIRE_RL_issueNvmeWriteCmd &&
	     !nextWriteCmdFifo_first__374_BITS_204_TO_194_37_ETC___d1376 ||
	     WILL_FIRE_RL_issueNvmeReadCmd &&
	     !nextReadCmdFifo_first__401_BITS_210_TO_200_402_ETC___d1403 ;

  // submodule ddrWriteReqFifo
  assign ddrWriteReqFifo$D_IN = { writeBufferOffset, memWriteCount } ;
  assign ddrWriteReqFifo$ENQ = MUX_ddrWriteTokenFifo$enq_1__SEL_1 ;
  assign ddrWriteReqFifo$DEQ = CAN_FIRE_RL_deqLocalWriteRq ;
  assign ddrWriteReqFifo$CLR = 1'b0 ;

  // submodule ddrWriteTokenFifo
  assign ddrWriteTokenFifo$D_IN = MUX_ddrWriteTokenFifo$enq_1__SEL_1 ;
  assign ddrWriteTokenFifo$ENQ =
	     WILL_FIRE_RL_state_write_data &&
	     (memWriteCount == 8'd63 || s_axis_write_in_1$D_OUT[0]) ||
	     WILL_FIRE_RL_genWriteCommand ;
  assign ddrWriteTokenFifo$DEQ =
	     WILL_FIRE_RL_discardDdrWriteDataResponses ||
	     WILL_FIRE_RL_issueNvmeWriteCmd ;
  assign ddrWriteTokenFifo$CLR = 1'b0 ;

  // submodule m_axis_read_out
  assign m_axis_read_out$D_IN = 581'h0 ;
  assign m_axis_read_out$ENQ = 1'b0 ;
  assign m_axis_read_out$DEQ = 1'b0 ;
  assign m_axis_read_out$CLR = 1'b0 ;

  // submodule m_axis_read_out_1
  assign m_axis_read_out_1$D_IN =
	     { readBackBufferFifo_wDataOut$wget[512:1],
	       68'hFFFFFFFFFFFFFFFF0,
	       readBackBufferFifo_wDataOut$wget[0] } ;
  assign m_axis_read_out_1$ENQ = CAN_FIRE_RL_forwardReadBackBeat ;
  assign m_axis_read_out_1$DEQ = CAN_FIRE_RL_m_axis_read_deqFIFO ;
  assign m_axis_read_out_1$CLR = 1'b0 ;

  // submodule m_axis_write_out
  assign m_axis_write_out$D_IN = 14'h0 ;
  assign m_axis_write_out$ENQ = 1'b0 ;
  assign m_axis_write_out$DEQ = 1'b0 ;
  assign m_axis_write_out$CLR = 1'b0 ;

  // submodule m_axis_write_out_1
  assign m_axis_write_out_1$D_IN = 14'd33 ;
  assign m_axis_write_out_1$ENQ =
	     WILL_FIRE_RL_processSubmission && writeSubmissionFifo$D_OUT[0] ;
  assign m_axis_write_out_1$DEQ = CAN_FIRE_RL_m_axis_write_deqFIFO ;
  assign m_axis_write_out_1$CLR = 1'b0 ;

  // submodule nextPcieReadBurstLen
  assign nextPcieReadBurstLen$D_IN =
	     { !currentPcieReadPfn[15] ||
	       nextPcieReadRq_rv_port0__read__454_BITS_55_TO__ETC___d1467 &&
	       nextPcieReadRq_rv_port0__read__454_BITS_40_TO__ETC___d1472,
	       nextPcieReadRq_rv[28:21] } ;
  assign nextPcieReadBurstLen$ENQ = CAN_FIRE_RL_handleNewPcieReadRequest ;
  assign nextPcieReadBurstLen$DEQ =
	     WILL_FIRE_RL_pcieReadResponse &&
	     (nextPcieReadBurstLen$D_OUT[8] &&
	      pcieReadRspCount_561_EQ_IF_nextPcieReadBurstLe_ETC___d1564 ||
	      !nextPcieReadBurstLen$D_OUT[8] &&
	      pcieReadDataBuffer_wDataOut$wget[0]) ;
  assign nextPcieReadBurstLen$CLR = 1'b0 ;

  // submodule nextPcieToDdrWriteRq
  assign nextPcieToDdrWriteRq$D_IN =
	     currentPcieWritePfn[15] ?
	       ddrBaseAddrWritePrefix_96_BITS_37_TO_1_619_CON_ETC___d1623 :
	       { ddrBaseAddrWritePrefix[37:1], nextPcieWriteRq_rv[55:21] } ;
  assign nextPcieToDdrWriteRq$ENQ =
	     WILL_FIRE_RL_pcieHandleNewWriteRq &&
	     (currentPcieWritePfn_588_BIT_15_589_AND_current_ETC___d1614 ||
	      !currentPcieWritePfn[15] &&
	      nextPcieWriteRq_rv[40:29] != 12'd0) ;
  assign nextPcieToDdrWriteRq$DEQ = CAN_FIRE_RL_deqPcieWriteRq ;
  assign nextPcieToDdrWriteRq$CLR = 1'b0 ;

  // submodule nextReadCmdFifo
  assign nextReadCmdFifo$D_IN =
	     { readSlbaAndLenFifo$D_OUT[14:4],
	       readSlbaAndLenFifo$D_OUT[48:17],
	       CASE_readSlbaAndLenFifoD_OUT_BITS_16_TO_7_0_0_ETC__q12,
	       x__h90786,
	       10'd2,
	       readSlbaAndLenFifoD_OUT_BITS_16_TO_1_PLUS_1__q13[14:0],
	       readBufferOffset,
	       readSlbaAndLenFifo$D_OUT[16:7] == 10'd0 ||
	       readSlbaAndLenFifo$D_OUT[16:7] == 10'd1 ||
	       readSlbaAndLenFifo$D_OUT[0] } ;
  assign nextReadCmdFifo$ENQ = decrAvailablePagesWire$whas ;
  assign nextReadCmdFifo$DEQ = WILL_FIRE_RL_issueNvmeReadCmd ;
  assign nextReadCmdFifo$CLR = 1'b0 ;

  // submodule nextWriteCmdFifo
  assign nextWriteCmdFifo$D_IN =
	     { nvmeCmdWriteCount[13:3],
	       nvme_write_addr[40:9],
	       x__h95930,
	       x__h95931,
	       10'd1,
	       _0_CONCAT_nvmeCmdWriteCount_BITS_13_TO_6_PLUS_1__q11[8:0],
	       writeBufferOffsetBase,
	       lastWriteReceived } ;
  assign nextWriteCmdFifo$ENQ = CAN_FIRE_RL_genWriteCommand ;
  assign nextWriteCmdFifo$DEQ = CAN_FIRE_RL_issueNvmeWriteCmd ;
  assign nextWriteCmdFifo$CLR = 1'b0 ;

  // submodule nvme_queues_m_rd_in
  assign nvme_queues_m_rd_in$D_IN = 67'h0 ;
  assign nvme_queues_m_rd_in$ENQ = 1'b0 ;
  assign nvme_queues_m_rd_in$DEQ = CAN_FIRE_RL_nvme_queues_m_rd_deqIn ;
  assign nvme_queues_m_rd_in$CLR = 1'b0 ;

  // submodule nvme_queues_m_rd_out
  assign nvme_queues_m_rd_out$D_IN =
	     { M_AXI_Doorbells_rdata, M_AXI_Doorbells_rresp } ;
  assign nvme_queues_m_rd_out$ENQ = CAN_FIRE_RL_nvme_queues_m_rd_enqOut ;
  assign nvme_queues_m_rd_out$DEQ = 1'b0 ;
  assign nvme_queues_m_rd_out$CLR = 1'b0 ;

  // submodule nvme_queues_m_wr_in
  assign nvme_queues_m_wr_in$D_IN =
	     WILL_FIRE_RL_nvme_queues_dbs_write ?
	       MUX_nvme_queues_m_wr_in$enq_1__VAL_1 :
	       MUX_nvme_queues_m_wr_in$enq_1__VAL_2 ;
  assign nvme_queues_m_wr_in$ENQ =
	     WILL_FIRE_RL_nvme_queues_dbs_write ||
	     WILL_FIRE_RL_nvme_queues_dbc_write ;
  assign nvme_queues_m_wr_in$DEQ =
	     CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData ;
  assign nvme_queues_m_wr_in$CLR = 1'b0 ;

  // submodule nvme_queues_m_wr_out
  assign nvme_queues_m_wr_out$D_IN = M_AXI_Doorbells_bresp ;
  assign nvme_queues_m_wr_out$ENQ = CAN_FIRE_RL_nvme_queues_m_wr_forwardResp ;
  assign nvme_queues_m_wr_out$DEQ = nvme_queues_m_wr_out$EMPTY_N ;
  assign nvme_queues_m_wr_out$CLR = 1'b0 ;

  // submodule nvme_queues_s_rd_in
  assign nvme_queues_s_rd_in$D_IN = nvme_queues_s_rd_arinpkg$wget ;
  assign nvme_queues_s_rd_in$ENQ = CAN_FIRE_RL_nvme_queues_s_rd_enqIn ;
  assign nvme_queues_s_rd_in$DEQ = CAN_FIRE_RL_nvme_queues_saxi_sq_r_addr ;
  assign nvme_queues_s_rd_in$CLR = 1'b0 ;

  // submodule nvme_queues_s_rd_out
  assign nvme_queues_s_rd_out$D_IN =
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_data ?
	       MUX_nvme_queues_s_rd_out$enq_1__VAL_1 :
	       MUX_nvme_queues_s_rd_out$enq_1__VAL_2 ;
  assign nvme_queues_s_rd_out$ENQ =
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_data ||
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid ;
  assign nvme_queues_s_rd_out$DEQ = CAN_FIRE_RL_nvme_queues_s_rd_deqOut ;
  assign nvme_queues_s_rd_out$CLR = 1'b0 ;

  // submodule nvme_queues_s_wr_in_addr
  assign nvme_queues_s_wr_in_addr$D_IN = nvme_queues_s_wr_arinpkg_addr$wget ;
  assign nvme_queues_s_wr_in_addr$ENQ = CAN_FIRE_RL_nvme_queues_s_wr_enqAddr ;
  assign nvme_queues_s_wr_in_addr$DEQ = nvme_queues_s_wr_in_addr$EMPTY_N ;
  assign nvme_queues_s_wr_in_addr$CLR = 1'b0 ;

  // submodule nvme_queues_s_wr_in_data
  assign nvme_queues_s_wr_in_data$D_IN = nvme_queues_s_wr_arinpkg_data$wget ;
  assign nvme_queues_s_wr_in_data$ENQ = CAN_FIRE_RL_nvme_queues_s_wr_enqData ;
  assign nvme_queues_s_wr_in_data$DEQ =
	     CAN_FIRE_RL_nvme_queues_recv_cqe_data ;
  assign nvme_queues_s_wr_in_data$CLR = 1'b0 ;

  // submodule nvme_queues_s_wr_out
  assign nvme_queues_s_wr_out$D_IN = 2'd0 ;
  assign nvme_queues_s_wr_out$ENQ = CAN_FIRE_RL_nvme_queues_recv_cqe_data ;
  assign nvme_queues_s_wr_out$DEQ = CAN_FIRE_RL_nvme_queues_s_wr_deqOut ;
  assign nvme_queues_s_wr_out$CLR = 1'b0 ;

  // submodule nvme_queues_submission_fifo
  assign nvme_queues_submission_fifo$D_IN =
	     WILL_FIRE_RL_issueNvmeWriteCmd ?
	       MUX_nvme_queues_submission_fifo$enq_1__VAL_1 :
	       MUX_nvme_queues_submission_fifo$enq_1__VAL_2 ;
  assign nvme_queues_submission_fifo$ENQ =
	     WILL_FIRE_RL_issueNvmeWriteCmd || WILL_FIRE_RL_issueNvmeReadCmd ;
  assign nvme_queues_submission_fifo$DEQ =
	     CAN_FIRE_RL_nvme_queues_saxi_sq_r_data ;
  assign nvme_queues_submission_fifo$CLR = 1'b0 ;

  // submodule outstandingWriteRspFifo
  assign outstandingWriteRspFifo$D_IN = { ddrRequestActive, 1'd0 } ;
  assign outstandingWriteRspFifo$ENQ = MUX_ddrRequestActive$write_1__SEL_2 ;
  assign outstandingWriteRspFifo$DEQ = CAN_FIRE_RL_receiveWriteResponse ;
  assign outstandingWriteRspFifo$CLR = 1'b0 ;

  // submodule pcieReadDataBuffer_memory
  assign pcieReadDataBuffer_memory$ADDRA = pcieReadDataBuffer_rWrPtr[5:0] ;
  assign pcieReadDataBuffer_memory$ADDRB =
	     CAN_FIRE_RL_pcieReadResponse ?
	       x__h100456[5:0] :
	       pcieReadDataBuffer_rRdPtr[5:0] ;
  assign pcieReadDataBuffer_memory$DIA =
	     { x__h100264,
	       pcieReadDataBuffer_pwEnqueue$whas &&
	       pcieReadDataBuffer_wDataIn$wget[0] } ;
  assign pcieReadDataBuffer_memory$DIB =
	     513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign pcieReadDataBuffer_memory$WEA = pcieReadDataBuffer_pwEnqueue$whas ;
  assign pcieReadDataBuffer_memory$WEB = 1'd0 ;
  assign pcieReadDataBuffer_memory$ENA = 1'b1 ;
  assign pcieReadDataBuffer_memory$ENB = 1'b1 ;

  // submodule pcieToDdrReadRqFifo
  assign pcieToDdrReadRqFifo$D_IN =
	     { 1'd1,
	       (nextPcieReadRq_rv[40:29] == 12'd0) ?
		 { newAddr__h99332, 8'd63, nextPcieReadRq_rv[20:0] } :
		 { ddrBaseAddrReadPrefix[37:1], nextPcieReadRq_rv[55:0] } } ;
  assign pcieToDdrReadRqFifo$ENQ =
	     WILL_FIRE_RL_handleNewPcieReadRequest &&
	     !currentPcieReadPfn[15] ;
  assign pcieToDdrReadRqFifo$DEQ = CAN_FIRE_RL_issuePcieReadRqToDdr ;
  assign pcieToDdrReadRqFifo$CLR = 1'b0 ;

  // submodule pcieWriteDataBuffer_memory
  assign pcieWriteDataBuffer_memory$ADDRA = pcieWriteDataBuffer_rWrPtr[7:0] ;
  assign pcieWriteDataBuffer_memory$ADDRB =
	     CAN_FIRE_RL_deqPcieWriteData ?
	       x__h103021[7:0] :
	       pcieWriteDataBuffer_rRdPtr[7:0] ;
  assign pcieWriteDataBuffer_memory$DIA =
	     CAN_FIRE_RL_acceptPcieWriteData ?
	       axiPcieWr_in_data$D_OUT[576:1] :
	       576'd0 ;
  assign pcieWriteDataBuffer_memory$DIB =
	     576'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign pcieWriteDataBuffer_memory$WEA = CAN_FIRE_RL_acceptPcieWriteData ;
  assign pcieWriteDataBuffer_memory$WEB = 1'd0 ;
  assign pcieWriteDataBuffer_memory$ENA = 1'b1 ;
  assign pcieWriteDataBuffer_memory$ENB = 1'b1 ;

  // submodule pendingSubmissions
  assign pendingSubmissions$D_IN =
	     WILL_FIRE_RL_issueNvmeWriteCmd ?
	       MUX_pendingSubmissions$enq_1__VAL_1 :
	       MUX_pendingSubmissions$enq_1__VAL_2 ;
  assign pendingSubmissions$ENQ =
	     WILL_FIRE_RL_issueNvmeWriteCmd || WILL_FIRE_RL_issueNvmeReadCmd ;
  assign pendingSubmissions$DEQ = CAN_FIRE_RL_nvme_process_completion ;
  assign pendingSubmissions$CLR = 1'b0 ;

  // submodule prpReqFifo
  assign prpReqFifo$D_IN = 37'h0 ;
  assign prpReqFifo$ENQ = 1'b0 ;
  assign prpReqFifo$DEQ = 1'b0 ;
  assign prpReqFifo$CLR = 1'b0 ;

  // submodule readBackBufferFifo_memory
  assign readBackBufferFifo_memory$ADDRA = readBackBufferFifo_rWrPtr[7:0] ;
  assign readBackBufferFifo_memory$ADDRB =
	     CAN_FIRE_RL_forwardReadBackBeat ?
	       x__h92401[7:0] :
	       readBackBufferFifo_rRdPtr[7:0] ;
  assign readBackBufferFifo_memory$DIA =
	     { x__h92209,
	       CAN_FIRE_RL_bufferReadBackBeat &&
	       readBackBufferFifo_wDataIn$wget[0] } ;
  assign readBackBufferFifo_memory$DIB =
	     513'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign readBackBufferFifo_memory$WEA = CAN_FIRE_RL_bufferReadBackBeat ;
  assign readBackBufferFifo_memory$WEB = 1'd0 ;
  assign readBackBufferFifo_memory$ENA = 1'b1 ;
  assign readBackBufferFifo_memory$ENB = 1'b1 ;

  // submodule readSlbaAndLenFifo
  assign readSlbaAndLenFifo$D_IN =
	     { x__h90391,
	       _0_CONCAT_nvme_read_length_060_BITS_63_TO_12_06_ETC___d1063 ?
		 { nvme_read_length[21:6], 1'd1 } :
		 17'd32766 } ;
  assign readSlbaAndLenFifo$ENQ = CAN_FIRE_RL_determineReadLength ;
  assign readSlbaAndLenFifo$DEQ = decrAvailablePagesWire$whas ;
  assign readSlbaAndLenFifo$CLR = 1'b0 ;

  // submodule readSubmissionFifo
  assign readSubmissionFifo$D_IN = pendingSubmissions$D_OUT[29:0] ;
  assign readSubmissionFifo$ENQ =
	     WILL_FIRE_RL_nvme_process_completion &&
	     !pendingSubmissions$D_OUT[30] ;
  assign readSubmissionFifo$DEQ = CAN_FIRE_RL_processReadSubmission ;
  assign readSubmissionFifo$CLR = 1'b0 ;

  // submodule s_axis_read_in
  assign s_axis_read_in$D_IN = 581'h0 ;
  assign s_axis_read_in$ENQ = 1'b0 ;
  assign s_axis_read_in$DEQ = 1'b0 ;
  assign s_axis_read_in$CLR = 1'b0 ;

  // submodule s_axis_read_in_1
  assign s_axis_read_in_1$D_IN =
	     { S_AXIS_READ_tdata,
	       S_AXIS_READ_tkeep,
	       S_AXIS_READ_tDest,
	       S_AXIS_READ_tlast } ;
  assign s_axis_read_in_1$ENQ = CAN_FIRE_RL_s_axis_read_writeFIFO ;
  assign s_axis_read_in_1$DEQ = CAN_FIRE_RL_state_read_idle ;
  assign s_axis_read_in_1$CLR = 1'b0 ;

  // submodule s_axis_write_in
  assign s_axis_write_in$D_IN = 581'h0 ;
  assign s_axis_write_in$ENQ = 1'b0 ;
  assign s_axis_write_in$DEQ = 1'b0 ;
  assign s_axis_write_in$CLR = 1'b0 ;

  // submodule s_axis_write_in_1
  assign s_axis_write_in_1$D_IN =
	     { S_AXIS_WRITE_tdata,
	       S_AXIS_WRITE_tkeep,
	       S_AXIS_WRITE_tDest,
	       S_AXIS_WRITE_tlast } ;
  assign s_axis_write_in_1$ENQ = CAN_FIRE_RL_s_axis_write_writeFIFO ;
  assign s_axis_write_in_1$DEQ =
	     WILL_FIRE_RL_state_write_data || WILL_FIRE_RL_extractWriteAddr ;
  assign s_axis_write_in_1$CLR = 1'b0 ;

  // submodule writeDataCompletionFifo
  assign writeDataCompletionFifo$ENQ =
	     WILL_FIRE_RL_receiveWriteResponse &&
	     outstandingWriteRspFifo$D_OUT[2:1] == 2'd2 ;
  assign writeDataCompletionFifo$DEQ =
	     CAN_FIRE_RL_discardDdrWriteDataResponses ;
  assign writeDataCompletionFifo$CLR = 1'b0 ;

  // submodule writeDataFifo_memory
  assign writeDataFifo_memory$ADDRA = writeDataFifo_rWrPtr[7:0] ;
  assign writeDataFifo_memory$ADDRB =
	     CAN_FIRE_RL_deqLocalWriteData ?
	       x__h94890[7:0] :
	       writeDataFifo_rRdPtr[7:0] ;
  assign writeDataFifo_memory$DIA = x3__h94720 ;
  assign writeDataFifo_memory$DIB =
	     512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign writeDataFifo_memory$WEA = CAN_FIRE_RL_state_write_data ;
  assign writeDataFifo_memory$WEB = 1'd0 ;
  assign writeDataFifo_memory$ENA = 1'b1 ;
  assign writeDataFifo_memory$ENB = 1'b1 ;

  // submodule writeSubmissionFifo
  assign writeSubmissionFifo$D_IN = pendingSubmissions$D_OUT[23:0] ;
  assign writeSubmissionFifo$ENQ =
	     WILL_FIRE_RL_nvme_process_completion &&
	     pendingSubmissions$D_OUT[30] ;
  assign writeSubmissionFifo$DEQ = CAN_FIRE_RL_processSubmission ;
  assign writeSubmissionFifo$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d506 =
	     (!host_ddr && activeCSRRead[22:10] == 13'h0002) ?
	       { pcieBaseAddrReadPrefix_7, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d505 ;
  assign IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d533 =
	     (!host_ddr && activeCSRRead[22:10] == 13'h0002) ?
	       { pcieBaseAddrReadPrefix_6, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d532 ;
  assign IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d563 =
	     (!host_ddr && activeCSRRead[22:10] == 13'h0002) ?
	       { pcieBaseAddrReadPrefix_5, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d562 ;
  assign IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d591 =
	     (!host_ddr && activeCSRRead[22:10] == 13'h0002) ?
	       { pcieBaseAddrReadPrefix_4, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d590 ;
  assign IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d622 =
	     (!host_ddr && activeCSRRead[22:10] == 13'h0002) ?
	       { pcieBaseAddrReadPrefix_3, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d621 ;
  assign IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d651 =
	     (!host_ddr && activeCSRRead[22:10] == 13'h0002) ?
	       { pcieBaseAddrReadPrefix_2, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d650 ;
  assign IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d681 =
	     (!host_ddr && activeCSRRead[22:10] == 13'h0002) ?
	       { pcieBaseAddrReadPrefix_1, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d680 ;
  assign IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d708 =
	     (!host_ddr && activeCSRRead[22:10] == 13'h0002) ?
	       { pcieBaseAddrReadPrefix_0, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d707 ;
  assign IF_NOT_host_ddr_31_AND_ddrRequestActive_673_EQ_ETC___d1712 =
	     (!host_ddr && ddrRequestActive == 2'd1) ?
	       CAN_FIRE_RL_forwardPcieWriteData :
	       ddrRequestActive == 2'd2 &&
	       NOT_writeDataFifo_rRdPtr_read__261_EQ_writeDat_ETC___d1747 ;
  assign IF_NOT_host_ddr_31_AND_forwardPcieWriteRqWire__ETC___d1692 =
	     (!host_ddr && CAN_FIRE_RL_forwardPcieWriteRq) ?
	       { nextPcieToDdrWriteRq$D_OUT, 21'd1642496 } :
	       { addr__h103832, ddrWriteReqFifo$D_OUT[7:0], 21'd1642496 } ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_EQ_0x0_28_ETC___d536 =
	     { CASE_activeCSRRead_BITS_22_TO_10_0x0_0_0x1_0_I_ETC__q2,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_IF_host_d_ETC__q3 } ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_EQ_0x0_28_ETC___d594 =
	     { IF_activeCSRRead_18_BITS_22_TO_10_27_EQ_0x0_28_ETC___d536,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_0_CONCAT__ETC__q4,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_prpBaseAd_ETC__q5 } ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_EQ_0x0_28_ETC___d654 =
	     { IF_activeCSRRead_18_BITS_22_TO_10_27_EQ_0x0_28_ETC___d594,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_0_CONCAT__ETC__q6,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_0_0x1_ddr_ETC__q7 } ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d502 =
	     activeCSRRead_18_BITS_22_TO_10_27_ULT_1000___d448 ?
	       64'd0 :
	       (baseAddressRegFile$D_OUT_1[14] ?
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d480 :
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d500) ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d529 =
	     activeCSRRead_18_BITS_22_TO_10_27_ULT_1000___d448 ?
	       64'd0 :
	       (baseAddressRegFile$D_OUT_1[14] ?
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d523 :
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d527) ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d559 =
	     activeCSRRead_18_BITS_22_TO_10_27_ULT_1000___d448 ?
	       64'd0 :
	       (baseAddressRegFile$D_OUT_1[14] ?
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d553 :
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d557) ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d587 =
	     activeCSRRead_18_BITS_22_TO_10_27_ULT_1000___d448 ?
	       64'd0 :
	       (baseAddressRegFile$D_OUT_1[14] ?
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d581 :
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d585) ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d618 =
	     activeCSRRead_18_BITS_22_TO_10_27_ULT_1000___d448 ?
	       64'd0 :
	       (baseAddressRegFile$D_OUT_1[14] ?
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d612 :
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d616) ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d647 =
	     activeCSRRead_18_BITS_22_TO_10_27_ULT_1000___d448 ?
	       64'd0 :
	       (baseAddressRegFile$D_OUT_1[14] ?
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d641 :
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d645) ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d677 =
	     activeCSRRead_18_BITS_22_TO_10_27_ULT_1000___d448 ?
	       64'd0 :
	       (baseAddressRegFile$D_OUT_1[14] ?
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d671 :
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d675) ;
  assign IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d704 =
	     activeCSRRead_18_BITS_22_TO_10_27_ULT_1000___d448 ?
	       64'd0 :
	       (baseAddressRegFile$D_OUT_1[14] ?
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d698 :
		  IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d702) ;
  assign IF_axiCtrlWr_in_dataD_OUT_BIT_19_THEN_axiCtrl_ETC__q14 =
	     axiCtrlWr_in_data$D_OUT[19] ?
	       axiCtrlWr_in_data$D_OUT[216:209] :
	       8'd0 ;
  assign IF_axiCtrlWr_in_dataD_OUT_BIT_43_THEN_axiCtrl_ETC__q16 =
	     axiCtrlWr_in_data$D_OUT[43] ?
	       axiCtrlWr_in_data$D_OUT[408:401] :
	       8'd0 ;
  assign IF_axiCtrlWr_in_dataD_OUT_BIT_51_THEN_axiCtrl_ETC__q15 =
	     axiCtrlWr_in_data$D_OUT[51] ?
	       axiCtrlWr_in_data$D_OUT[472:465] :
	       8'd0 ;
  assign IF_axiCtrlWr_in_dataD_OUT_BIT_59_THEN_axiCtrl_ETC__q17 =
	     axiCtrlWr_in_data$D_OUT[59] ?
	       axiCtrlWr_in_data$D_OUT[536:529] :
	       8'd0 ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_11_88_THEN__ETC___d790 =
	     axiCtrlWr_in_data$D_OUT[11] ?
	       axiCtrlWr_in_data$D_OUT[152:145] :
	       8'd0 ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_16_71_THEN__ETC___d787 =
	     { axiCtrlWr_in_data$D_OUT[16] ?
		 axiCtrlWr_in_data$D_OUT[192:185] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[15] ?
		 axiCtrlWr_in_data$D_OUT[184:177] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[14] ?
		 axiCtrlWr_in_data$D_OUT[176:169] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[13] ?
		 axiCtrlWr_in_data$D_OUT[168:161] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[12] ?
		 axiCtrlWr_in_data$D_OUT[160:153] :
		 8'd0 } ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_20_91_THEN__ETC___d893 =
	     axiCtrlWr_in_data$D_OUT[20] ?
	       axiCtrlWr_in_data$D_OUT[224:217] :
	       8'd0 ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_24_77_THEN__ETC___d890 =
	     { axiCtrlWr_in_data$D_OUT[24] ?
		 axiCtrlWr_in_data$D_OUT[256:249] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[23] ?
		 axiCtrlWr_in_data$D_OUT[248:241] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[22] ?
		 axiCtrlWr_in_data$D_OUT[240:233] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[21] ?
		 axiCtrlWr_in_data$D_OUT[232:225] :
		 8'd0 } ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_27_06_THEN__ETC___d808 =
	     axiCtrlWr_in_data$D_OUT[27] ?
	       axiCtrlWr_in_data$D_OUT[280:273] :
	       8'd0 ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_28_03_THEN__ETC___d805 =
	     axiCtrlWr_in_data$D_OUT[28] ?
	       axiCtrlWr_in_data$D_OUT[288:281] :
	       8'd0 ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_32_97_THEN__ETC___d910 =
	     { axiCtrlWr_in_data$D_OUT[32] ?
		 axiCtrlWr_in_data$D_OUT[320:313] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[31] ?
		 axiCtrlWr_in_data$D_OUT[312:305] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[30] ?
		 axiCtrlWr_in_data$D_OUT[304:297] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[29] ?
		 axiCtrlWr_in_data$D_OUT[296:289] :
		 8'd0 } ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_35_38_THEN__ETC___d840 =
	     axiCtrlWr_in_data$D_OUT[35] ?
	       axiCtrlWr_in_data$D_OUT[344:337] :
	       8'd0 ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_3_56_THEN_a_ETC___d758 =
	     axiCtrlWr_in_data$D_OUT[3] ?
	       axiCtrlWr_in_data$D_OUT[88:81] :
	       8'd0 ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_40_21_THEN__ETC___d837 =
	     { axiCtrlWr_in_data$D_OUT[40] ?
		 axiCtrlWr_in_data$D_OUT[384:377] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[39] ?
		 axiCtrlWr_in_data$D_OUT[376:369] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[38] ?
		 axiCtrlWr_in_data$D_OUT[368:361] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[37] ?
		 axiCtrlWr_in_data$D_OUT[360:353] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[36] ?
		 axiCtrlWr_in_data$D_OUT[352:345] :
		 8'd0 } ;
  assign IF_axiCtrlWr_in_data_first__34_BIT_8_39_THEN_a_ETC___d755 =
	     { axiCtrlWr_in_data$D_OUT[8] ?
		 axiCtrlWr_in_data$D_OUT[128:121] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[7] ?
		 axiCtrlWr_in_data$D_OUT[120:113] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[6] ?
		 axiCtrlWr_in_data$D_OUT[112:105] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[5] ?
		 axiCtrlWr_in_data$D_OUT[104:97] :
		 8'd0,
	       axiCtrlWr_in_data$D_OUT[4] ?
		 axiCtrlWr_in_data$D_OUT[96:89] :
		 8'd0 } ;
  assign IF_decrAvailablePagesWire_whas__048_THEN_avail_ETC___d1052 =
	     decrAvailablePagesWire$whas ?
	       availablePages - b__h89966 :
	       availablePages ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d503 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0005) ?
	       { pcieBaseAddrWritePrefix_15, 22'd0 } :
	       IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d502 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d504 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0004) ?
	       { pcieBaseAddrWritePrefix_7, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d503 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d505 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0003) ?
	       { pcieBaseAddrReadPrefix_15, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d504 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d530 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0005) ?
	       { pcieBaseAddrWritePrefix_14, 22'd0 } :
	       IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d529 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d531 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0004) ?
	       { pcieBaseAddrWritePrefix_6, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d530 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d532 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0003) ?
	       { pcieBaseAddrReadPrefix_14, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d531 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d560 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0005) ?
	       { pcieBaseAddrWritePrefix_13, 22'd0 } :
	       IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d559 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d561 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0004) ?
	       { pcieBaseAddrWritePrefix_5, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d560 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d562 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0003) ?
	       { pcieBaseAddrReadPrefix_13, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d561 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d588 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0005) ?
	       { pcieBaseAddrWritePrefix_12, 22'd0 } :
	       IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d587 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d589 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0004) ?
	       { pcieBaseAddrWritePrefix_4, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d588 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d590 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0003) ?
	       { pcieBaseAddrReadPrefix_12, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d589 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d619 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0005) ?
	       { pcieBaseAddrWritePrefix_11, 22'd0 } :
	       IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d618 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d620 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0004) ?
	       { pcieBaseAddrWritePrefix_3, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d619 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d621 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0003) ?
	       { pcieBaseAddrReadPrefix_11, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d620 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d648 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0005) ?
	       { pcieBaseAddrWritePrefix_10, 22'd0 } :
	       IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d647 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d649 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0004) ?
	       { pcieBaseAddrWritePrefix_2, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d648 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d650 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0003) ?
	       { pcieBaseAddrReadPrefix_10, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d649 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d678 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0005) ?
	       { pcieBaseAddrWritePrefix_9, 22'd0 } :
	       IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d677 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d679 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0004) ?
	       { pcieBaseAddrWritePrefix_1, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d678 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d680 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0003) ?
	       { pcieBaseAddrReadPrefix_9, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d679 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d705 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0005) ?
	       { pcieBaseAddrWritePrefix_8, 22'd0 } :
	       IF_activeCSRRead_18_BITS_22_TO_10_27_ULT_1000__ETC___d704 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d706 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0004) ?
	       { pcieBaseAddrWritePrefix_0, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d705 ;
  assign IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d707 =
	     (host_ddr && activeCSRRead[22:10] == 13'h0003) ?
	       { pcieBaseAddrReadPrefix_8, 22'd0 } :
	       IF_host_ddr_AND_activeCSRRead_18_BITS_22_TO_10_ETC___d706 ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d480 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473,
		 totalOff__h22575[9:0],
		 12'd0 } :
	       { pcieBaseAddrReadPrefix_0[41:4], totalOff__h22575, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d523 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517,
		 totalOff__h23447[9:0],
		 12'd0 } :
	       { pcieBaseAddrReadPrefix_0[41:4], totalOff__h23447, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d553 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547,
		 totalOff__h23454[9:0],
		 12'd0 } :
	       { pcieBaseAddrReadPrefix_0[41:4], totalOff__h23454, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d581 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575,
		 totalOff__h23461[9:0],
		 12'd0 } :
	       { pcieBaseAddrReadPrefix_0[41:4], totalOff__h23461, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d612 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606,
		 totalOff__h23468[9:0],
		 12'd0 } :
	       { pcieBaseAddrReadPrefix_0[41:4], totalOff__h23468, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d641 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635,
		 totalOff__h23475[9:0],
		 12'd0 } :
	       { pcieBaseAddrReadPrefix_0[41:4], totalOff__h23475, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d671 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665,
		 totalOff__h23482[9:0],
		 12'd0 } :
	       { pcieBaseAddrReadPrefix_0[41:4], totalOff__h23482, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrReadPrefi_ETC___d698 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692,
		 totalOff__h23489[9:0],
		 12'd0 } :
	       { pcieBaseAddrReadPrefix_0[41:4], totalOff__h23489, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d500 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496,
		 totalOff__h22575[9:0],
		 12'd0 } :
	       { pcieBaseAddrWritePrefix_0[41:4], totalOff__h22575, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d527 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524,
		 totalOff__h23447[9:0],
		 12'd0 } :
	       { pcieBaseAddrWritePrefix_0[41:4], totalOff__h23447, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d557 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554,
		 totalOff__h23454[9:0],
		 12'd0 } :
	       { pcieBaseAddrWritePrefix_0[41:4], totalOff__h23454, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d585 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582,
		 totalOff__h23461[9:0],
		 12'd0 } :
	       { pcieBaseAddrWritePrefix_0[41:4], totalOff__h23461, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d616 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613,
		 totalOff__h23468[9:0],
		 12'd0 } :
	       { pcieBaseAddrWritePrefix_0[41:4], totalOff__h23468, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d645 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642,
		 totalOff__h23475[9:0],
		 12'd0 } :
	       { pcieBaseAddrWritePrefix_0[41:4], totalOff__h23475, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d675 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672,
		 totalOff__h23482[9:0],
		 12'd0 } :
	       { pcieBaseAddrWritePrefix_0[41:4], totalOff__h23482, 12'd0 } ;
  assign IF_host_ddr_THEN_SEL_ARR_pcieBaseAddrWritePref_ETC___d702 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699,
		 totalOff__h23489[9:0],
		 12'd0 } :
	       { pcieBaseAddrWritePrefix_0[41:4], totalOff__h23489, 12'd0 } ;
  assign IF_nextPcieWriteRq_rv_port0__read__583_BITS_55_ETC___d1607 =
	     (nextPcieWriteRq_rv_port0__read__583_BITS_55_TO_ETC___d1596 &&
	      nextPcieWriteRq_rv_port0__read__583_BITS_40_TO_ETC___d1600) ?
	       ((currentPcieWriteLen_597_PLUS_nextPcieWriteRq_r_ETC___d1603 ==
		 8'd63) ?
		  8'd0 :
		  currentPcieWriteLen_597_PLUS_nextPcieWriteRq_r_ETC___d1603 +
		  8'd1) :
	       8'd0 ;
  assign IF_readBeatsToRequest_176_ULT_64_182_THEN_read_ETC___d1185 =
	     (readBeatsToRequest < 15'd64) ?
	       readBeatsToRequest_MINUS_1__q10[7:0] :
	       8'd63 ;
  assign NOT_bufferFifoCount_port1__read__181_ULE_0_CON_ETC___d1188 =
	     b__h92774 >
	     { 1'd0,
	       IF_readBeatsToRequest_176_ULT_64_182_THEN_read_ETC___d1185 } ;
  assign NOT_pcieWriteDataBuffer_rRdPtr_read__647_EQ_pc_ETC___d1738 =
	     pcieWriteDataBuffer_rRdPtr != pcieWriteDataBuffer_rWrPtr ;
  assign NOT_pcieWriteDataBuffer_rRdPtr_read__647_PLUS__ETC___d1667 =
	     pcieWriteDataBuffer_rRdPtr + 9'd255 !=
	     pcieWriteDataBuffer_rWrPtr &&
	     axiPcieWr_in_data$EMPTY_N &&
	     axiPcieWr_out$FULL_N ;
  assign NOT_writeDataFifo_rRdPtr_read__261_EQ_writeDat_ETC___d1747 =
	     writeDataFifo_rRdPtr != writeDataFifo_rWrPtr ;
  assign NOT_writeDataFifo_rRdPtr_read__261_PLUS_255_27_ETC___d1282 =
	     writeDataFifo_rRdPtr + 9'd255 != writeDataFifo_rWrPtr &&
	     s_axis_write_in_1$EMPTY_N &&
	     ddrWriteReqFifo$FULL_N &&
	     ddrWriteTokenFifo$FULL_N ;
  assign _0_CONCAT_nvmeCmdWriteCount_300_BITS_13_TO_3_31_ETC___d1314 =
	     { 3'd0, nvmeCmdWriteCount[13:3] } < 14'd16 ;
  assign _0_CONCAT_nvmeCmdWriteCount_BITS_13_TO_6_PLUS_1__q11 =
	     { 6'd0, nvmeCmdWriteCount[13:6] } + 14'd1 ;
  assign _0_CONCAT_nvme_read_length_060_BITS_63_TO_12_06_ETC___d1063 =
	     { 12'd0, nvme_read_length[63:12] } < 64'd256 ;
  assign a__h104548 =
	     (writeDataFifo_rCache[521] &&
	      writeDataFifo_rCache[520:512] == writeDataFifo_rRdPtr) ?
	       writeDataFifo_rCache[511:0] :
	       writeDataFifo_memory$DOB ;
  assign activeCSRRead_18_BITS_22_TO_10_27_ULT_1000___d448 =
	     activeCSRRead[22:10] < 13'd1000 ;
  assign addr__h103832 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684,
		 ddrWriteReqFifo$D_OUT[17:8],
		 12'd0 } :
	       { ddrBaseAddrWritePrefix,
		 ddrWriteReqFifo$D_OUT[21:8],
		 12'd0 } ;
  assign addr__h92799 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191,
		 readBackOff[9:0],
		 12'd0 } :
	       { ddrBaseAddrReadPrefix, readBackOff, 12'd0 } ;
  assign b__h92774 =
	     CAN_FIRE_RL_forwardReadBackBeat ?
	       bufferFifoCount$port0__write_1 :
	       bufferFifoCount ;
  assign byte_enable__h104532 =
	     (!host_ddr && ddrRequestActive == 2'd1) ?
	       pcieWriteDataBuffer_wDataOut$wget[63:0] :
	       64'hFFFFFFFFFFFFFFFF ;
  assign currentPcieWriteLen_597_PLUS_nextPcieWriteRq_r_ETC___d1603 =
	     currentPcieWriteLen + nextPcieWriteRq_rv[28:21] ;
  assign currentPcieWritePfn_588_BIT_15_589_AND_current_ETC___d1614 =
	     currentPcieWritePfn[15] &&
	     (currentPcieWriteLen_597_PLUS_nextPcieWriteRq_r_ETC___d1603 ==
	      8'd63 ||
	      !nextPcieWriteRq_rv_port0__read__583_BITS_55_TO_ETC___d1596 ||
	      !nextPcieWriteRq_rv_port0__read__583_BITS_40_TO_ETC___d1600) ;
  assign data__h104531 =
	     (!host_ddr && ddrRequestActive == 2'd1) ?
	       pcieWriteDataBuffer_wDataOut$wget[575:64] :
	       a__h104548 ;
  assign data__h19626 = { 26'd0, nvme_queues_submission_tail } ;
  assign data__h19789 = { 26'd0, nvme_queues_completion_head } ;
  assign ddrBaseAddrWritePrefix_96_BITS_37_TO_1_619_CON_ETC___d1623 =
	     { x__h101812,
	       (nextPcieWriteRq_rv_port0__read__583_BITS_55_TO_ETC___d1596 &&
		nextPcieWriteRq_rv_port0__read__583_BITS_40_TO_ETC___d1600) ?
		 8'd63 :
		 currentPcieWriteLen - 8'd1 } ;
  assign newAddr__h99332 =
	     { ddrBaseAddrReadPrefix[37:1], nextPcieReadRq_rv[55:29] } ;
  assign newCSRRead_currentAddr__h25982 = activeCSRRead[22:4] + 19'd64 ;
  assign newCSRWrite_currentAddr__h89499 = activeCSRWrite[22:4] + 19'd64 ;
  assign nextPcieReadRq_rv_port0__read__454_BITS_40_TO__ETC___d1472 =
	     nextPcieReadRq_rv[40:29] == y__h98931 ;
  assign nextPcieReadRq_rv_port0__read__454_BITS_55_TO__ETC___d1467 =
	     nextPcieReadRq_rv[55:41] == currentPcieReadPfn[14:0] ;
  assign nextPcieWriteRq_rv_port0__read__583_BITS_40_TO_ETC___d1600 =
	     nextPcieWriteRq_rv[40:29] == y__h101687 ;
  assign nextPcieWriteRq_rv_port0__read__583_BITS_55_TO_ETC___d1596 =
	     nextPcieWriteRq_rv[55:41] == currentPcieWritePfn[14:0] ;
  assign nextReadCmdFifo_first__401_BITS_210_TO_200_402_ETC___d1403 =
	     nextReadCmdFifo$D_OUT[210:200] < 11'd16 ;
  assign nextWriteCmdFifo_first__374_BITS_204_TO_194_37_ETC___d1376 =
	     nextWriteCmdFifo$D_OUT[204:194] < 11'd16 ;
  assign nvmeWritePfn__h96030 = x__h96075 + 52'd1 ;
  assign nvme_queues_completion_queue_0_BITS_7_TO_0__q1 =
	     nvme_queues_completion_queue_0[7:0] ;
  assign off__h95838 = writeBufferOffsetBase + 14'd1 ;
  assign pcieReadRequestedCount_469_PLUS_nextPcieReadRq_ETC___d1477 =
	     pcieReadRequestedCount + nextPcieReadRq_rv[28:21] ;
  assign pcieReadRspCount_561_EQ_IF_nextPcieReadBurstLe_ETC___d1564 =
	     pcieReadRspCount == nextPcieReadBurstLen$D_OUT[7:0] ;
  assign prp2___1__h95837 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322,
		 off__h95838[9:0],
		 12'd0 } :
	       { pcieBaseAddrWritePrefix_0[41:4], off__h95838, 12'd0 } ;
  assign readBeatsToRequest_MINUS_1__q10 = readBeatsToRequest - 15'd1 ;
  assign readSlbaAndLenFifoD_OUT_BITS_16_TO_1_PLUS_1__q13 =
	     readSlbaAndLenFifo$D_OUT[16:1] + 16'd1 ;
  assign totalOff__h22575 =
	     baseAddressRegFile$D_OUT_1[13:0] + { 5'd0, x__h24657 } ;
  assign totalOff__h23447 =
	     baseAddressRegFile$D_OUT_1[13:0] + { 5'd0, x__h24902 } ;
  assign totalOff__h23454 =
	     baseAddressRegFile$D_OUT_1[13:0] + { 5'd0, x__h25067 } ;
  assign totalOff__h23461 =
	     baseAddressRegFile$D_OUT_1[13:0] + { 5'd0, x__h25228 } ;
  assign totalOff__h23468 =
	     baseAddressRegFile$D_OUT_1[13:0] + { 5'd0, x__h25393 } ;
  assign totalOff__h23475 =
	     baseAddressRegFile$D_OUT_1[13:0] + { 5'd0, x__h25555 } ;
  assign totalOff__h23482 =
	     baseAddressRegFile$D_OUT_1[13:0] + { 5'd0, x__h25723 } ;
  assign totalOff__h23489 =
	     baseAddressRegFile$D_OUT_1[13:0] + { 5'd0, x__h25891 } ;
  assign writeBeatCount_720_EQ_writeBurstLength_721___d1722 =
	     writeBeatCount == writeBurstLength ;
  assign x3__h94720 =
	     CAN_FIRE_RL_state_write_data ?
	       s_axis_write_in_1$D_OUT[580:69] :
	       512'd0 ;
  assign x__h100264 =
	     pcieReadDataBuffer_pwEnqueue$whas ?
	       pcieReadDataBuffer_wDataIn$wget[512:1] :
	       512'd0 ;
  assign x__h100273 = pcieReadDataBuffer_rWrPtr + 7'd1 ;
  assign x__h100456 = pcieReadDataBuffer_rRdPtr + 7'd1 ;
  assign x__h101812 =
	     { ddrBaseAddrWritePrefix[37:1],
	       currentPcieWritePfn[14:0],
	       12'h0 } ;
  assign x__h102854 = pcieWriteDataBuffer_rWrPtr + 9'd1 ;
  assign x__h103021 = pcieWriteDataBuffer_rRdPtr + 9'd1 ;
  assign x__h16739 = { 32'd0, nvme_queues_submission_fifo$D_OUT[169:138] } ;
  assign x__h24657 = { activeCSRRead[15:10], 3'd7 } ;
  assign x__h24902 = { activeCSRRead[15:10], 3'd6 } ;
  assign x__h25067 = { activeCSRRead[15:10], 3'd5 } ;
  assign x__h25228 = { activeCSRRead[15:10], 3'd4 } ;
  assign x__h25393 = { activeCSRRead[15:10], 3'd3 } ;
  assign x__h25555 = { activeCSRRead[15:10], 3'd2 } ;
  assign x__h25723 = { activeCSRRead[15:10], 3'd1 } ;
  assign x__h25891 = { activeCSRRead[15:10], 3'd0 } ;
  assign x__h33156 =
	     { IF_axiCtrlWr_in_data_first__34_BIT_8_39_THEN_a_ETC___d755,
	       IF_axiCtrlWr_in_data_first__34_BIT_3_56_THEN_a_ETC___d758[7:6] } ;
  assign x__h34695 =
	     { IF_axiCtrlWr_in_data_first__34_BIT_16_71_THEN__ETC___d787,
	       IF_axiCtrlWr_in_data_first__34_BIT_11_88_THEN__ETC___d790[7:6] } ;
  assign x__h90391 = { 9'd0, nvme_read_addr[63:9] } ;
  assign x__h90744 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102,
		 x__h90872[9:0],
		 12'd0 } :
	       { pcieBaseAddrReadPrefix_0[41:4], x__h90872, 12'd0 } ;
  assign x__h90786 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110,
		 readBufferOffset[9:0],
		 12'd0 } :
	       { pcieBaseAddrReadPrefix_0[41:4], readBufferOffset, 12'd0 } ;
  assign x__h90872 = readBufferOffset + 14'd1 ;
  assign x__h90950 = readBufferOffset + 14'd2 ;
  assign x__h90990 = readBufferOffset + x__h91013[13:0] ;
  assign x__h91013 = { 5'd0, readSlbaAndLenFifo$D_OUT[16:7] } + 15'd1 ;
  assign x__h92209 =
	     CAN_FIRE_RL_bufferReadBackBeat ?
	       readBackBufferFifo_wDataIn$wget[512:1] :
	       512'd0 ;
  assign x__h92218 = readBackBufferFifo_rWrPtr + 9'd1 ;
  assign x__h92401 = readBackBufferFifo_rRdPtr + 9'd1 ;
  assign x__h94801 = writeDataFifo_rWrPtr + 9'd1 ;
  assign x__h94890 = writeDataFifo_rRdPtr + 9'd1 ;
  assign x__h95930 =
	     _0_CONCAT_nvmeCmdWriteCount_300_BITS_13_TO_3_31_ETC___d1314 ?
	       (({ 3'd0, nvmeCmdWriteCount[13:3] } <= 14'd7) ?
		  64'd0 :
		  prp2___1__h95837) :
	       64'd0 ;
  assign x__h95931 =
	     host_ddr ?
	       { SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330,
		 writeBufferOffsetBase[9:0],
		 12'd0 } :
	       { pcieBaseAddrWritePrefix_0[41:4],
		 writeBufferOffsetBase,
		 12'd0 } ;
  assign x__h96075 = nvme_write_addr[63:12] + y__h96077 ;
  assign x__h96900 = nextWriteCmdFifo$D_OUT[14:1] + 14'd1 ;
  assign x__h97000 =
	     nextWriteCmdFifo_first__374_BITS_204_TO_194_37_ETC___d1376 ?
	       nextWriteCmdFifo$D_OUT[161:98] :
	       y_avValue_prp2__h97232 ;
  assign x__h97210 = nextReadCmdFifo$D_OUT[14:1] + 14'd1 ;
  assign x__h97308 =
	     nextReadCmdFifo_first__401_BITS_210_TO_200_402_ETC___d1403 ?
	       nextReadCmdFifo$D_OUT[167:104] :
	       y_avValue_prp2__h97232 ;
  assign x__h97785 = { current_completion_index[62:0], 1'd0 } ;
  assign x__h98026 =
	     CAN_FIRE_RL_nvme_process_completion ?
	       cmd_completed$port0__write_1 :
	       cmd_completed ;
  assign x_data__h16474 =
	     { 117'd0,
	       nvme_queues_submission_fifo$D_OUT[180:170],
	       x__h16739,
	       nvme_queues_submission_fifo$D_OUT[137:10],
	       128'd0,
	       ctrl_nsid,
	       8'd0,
	       nvme_queues_submission_fifo$D_OUT[9:2],
	       14'd0,
	       nvme_queues_submission_fifo$D_OUT[1:0] } ;
  assign x_data__h21889 =
	     { IF_activeCSRRead_18_BITS_22_TO_10_27_EQ_0x0_28_ETC___d654,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_doorbell__ETC__q8,
	       CASE_activeCSRRead_BITS_22_TO_10_0x0_doorbell__ETC__q9 } ;
  assign y__h101687 = { currentPcieWriteLen[5:0], 6'd0 } ;
  assign y__h96077 = { 44'd0, nvmeCmdWriteCount[13:6] } ;
  assign y__h96420 = { 5'd0, writeSubmissionFifo$D_OUT[23:15] } ;
  assign y__h97672 = ~current_completion_index ;
  assign y__h98027 =
	     64'd1 << nvme_queues_completion_queue_0_BITS_7_TO_0__q1[5:0] ;
  assign y__h98931 = { pcieReadRequestedCount[5:0], 6'd0 } ;
  assign y_avValue_prp2__h97232 =
	     { prpBaseAddr[63:19], 1'h1, cidReg[5:0], 12'h0 } ;
  always@(readSlbaAndLenFifo$D_OUT or x__h91013)
  begin
    case (readSlbaAndLenFifo$D_OUT[16:7])
      10'd0: b__h89966 = 15'd1;
      10'd1: b__h89966 = 15'd2;
      default: b__h89966 = x__h91013;
    endcase
  end
  always@(totalOff__h23454 or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (totalOff__h23454[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d547 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(totalOff__h22575 or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (totalOff__h22575[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d473 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(totalOff__h22575 or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (totalOff__h22575[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d496 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(totalOff__h23447 or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (totalOff__h23447[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d517 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(totalOff__h23447 or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (totalOff__h23447[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d524 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(totalOff__h23454 or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (totalOff__h23454[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d554 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(totalOff__h23461 or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (totalOff__h23461[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d575 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(totalOff__h23461 or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (totalOff__h23461[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d582 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(totalOff__h23468 or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (totalOff__h23468[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d606 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(totalOff__h23468 or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (totalOff__h23468[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d613 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(totalOff__h23475 or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (totalOff__h23475[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d635 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(totalOff__h23475 or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (totalOff__h23475[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d642 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(totalOff__h23482 or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (totalOff__h23482[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d665 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(totalOff__h23482 or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (totalOff__h23482[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d672 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(totalOff__h23489 or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (totalOff__h23489[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d692 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(totalOff__h23489 or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (totalOff__h23489[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d699 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(activeCSRRead or
	  IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d506)
  begin
    case (activeCSRRead[22:10])
      13'h0, 13'h0001:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_0_0x1_0_I_ETC__q2 = 64'd0;
      default: CASE_activeCSRRead_BITS_22_TO_10_0x0_0_0x1_0_I_ETC__q2 =
		   IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d506;
    endcase
  end
  always@(activeCSRRead or
	  IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d533 or
	  host_ddr)
  begin
    case (activeCSRRead[22:10])
      13'h0:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_IF_host_d_ETC__q3 =
	      host_ddr ? 64'h00000000FB235EA7 : 64'h0000000072BEDB1A;
      13'h0001:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_IF_host_d_ETC__q3 = 64'd0;
      default: CASE_activeCSRRead_BITS_22_TO_10_0x0_IF_host_d_ETC__q3 =
		   IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d533;
    endcase
  end
  always@(activeCSRRead or
	  IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d563 or
	  enabled)
  begin
    case (activeCSRRead[22:10])
      13'h0:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_0_CONCAT__ETC__q4 =
	      { 63'd0, enabled };
      13'h0001:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_0_CONCAT__ETC__q4 = 64'd0;
      default: CASE_activeCSRRead_BITS_22_TO_10_0x0_0_CONCAT__ETC__q4 =
		   IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d563;
    endcase
  end
  always@(activeCSRRead or
	  IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d591 or
	  prpBaseAddr)
  begin
    case (activeCSRRead[22:10])
      13'h0:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_prpBaseAd_ETC__q5 =
	      prpBaseAddr;
      13'h0001:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_prpBaseAd_ETC__q5 = 64'd0;
      default: CASE_activeCSRRead_BITS_22_TO_10_0x0_prpBaseAd_ETC__q5 =
		   IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d591;
    endcase
  end
  always@(activeCSRRead or
	  IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d622 or
	  ctrl_nsid or ddrBaseAddrWritePrefix)
  begin
    case (activeCSRRead[22:10])
      13'h0:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_0_CONCAT__ETC__q6 =
	      { 32'd0, ctrl_nsid };
      13'h0001:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_0_CONCAT__ETC__q6 =
	      { ddrBaseAddrWritePrefix, 26'd0 };
      default: CASE_activeCSRRead_BITS_22_TO_10_0x0_0_CONCAT__ETC__q6 =
		   IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d622;
    endcase
  end
  always@(activeCSRRead or
	  IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d651 or
	  ddrBaseAddrReadPrefix)
  begin
    case (activeCSRRead[22:10])
      13'h0: CASE_activeCSRRead_BITS_22_TO_10_0x0_0_0x1_ddr_ETC__q7 = 64'd0;
      13'h0001:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_0_0x1_ddr_ETC__q7 =
	      { ddrBaseAddrReadPrefix, 26'd0 };
      default: CASE_activeCSRRead_BITS_22_TO_10_0x0_0_0x1_ddr_ETC__q7 =
		   IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d651;
    endcase
  end
  always@(activeCSRRead or
	  IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d681 or
	  doorbell_completion_head_addr or
	  host_ddr or pcieBaseAddrWritePrefix_0)
  begin
    case (activeCSRRead[22:10])
      13'h0:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_doorbell__ETC__q8 =
	      doorbell_completion_head_addr;
      13'h0001:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_doorbell__ETC__q8 =
	      host_ddr ? 64'd0 : { pcieBaseAddrWritePrefix_0, 22'd0 };
      default: CASE_activeCSRRead_BITS_22_TO_10_0x0_doorbell__ETC__q8 =
		   IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d681;
    endcase
  end
  always@(activeCSRRead or
	  IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d708 or
	  doorbell_submission_tail_addr or
	  host_ddr or pcieBaseAddrReadPrefix_0)
  begin
    case (activeCSRRead[22:10])
      13'h0:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_doorbell__ETC__q9 =
	      doorbell_submission_tail_addr;
      13'h0001:
	  CASE_activeCSRRead_BITS_22_TO_10_0x0_doorbell__ETC__q9 =
	      host_ddr ? 64'd0 : { pcieBaseAddrReadPrefix_0, 22'd0 };
      default: CASE_activeCSRRead_BITS_22_TO_10_0x0_doorbell__ETC__q9 =
		   IF_NOT_host_ddr_31_AND_activeCSRRead_18_BITS_2_ETC___d708;
    endcase
  end
  always@(x__h90872 or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (x__h90872[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1102 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(readBufferOffset or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (readBufferOffset[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1110 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(readBackOff or
	  pcieBaseAddrReadPrefix_0 or
	  pcieBaseAddrReadPrefix_1 or
	  pcieBaseAddrReadPrefix_2 or
	  pcieBaseAddrReadPrefix_3 or
	  pcieBaseAddrReadPrefix_4 or
	  pcieBaseAddrReadPrefix_5 or
	  pcieBaseAddrReadPrefix_6 or
	  pcieBaseAddrReadPrefix_7 or
	  pcieBaseAddrReadPrefix_8 or
	  pcieBaseAddrReadPrefix_9 or
	  pcieBaseAddrReadPrefix_10 or
	  pcieBaseAddrReadPrefix_11 or
	  pcieBaseAddrReadPrefix_12 or
	  pcieBaseAddrReadPrefix_13 or
	  pcieBaseAddrReadPrefix_14 or pcieBaseAddrReadPrefix_15)
  begin
    case (readBackOff[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrReadPrefix_0_52_pcieBaseAd_ETC___d1191 =
	      pcieBaseAddrReadPrefix_15;
    endcase
  end
  always@(off__h95838 or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (off__h95838[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1322 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(writeBufferOffsetBase or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (writeBufferOffsetBase[13:10])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1330 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(ddrWriteReqFifo$D_OUT or
	  pcieBaseAddrWritePrefix_0 or
	  pcieBaseAddrWritePrefix_1 or
	  pcieBaseAddrWritePrefix_2 or
	  pcieBaseAddrWritePrefix_3 or
	  pcieBaseAddrWritePrefix_4 or
	  pcieBaseAddrWritePrefix_5 or
	  pcieBaseAddrWritePrefix_6 or
	  pcieBaseAddrWritePrefix_7 or
	  pcieBaseAddrWritePrefix_8 or
	  pcieBaseAddrWritePrefix_9 or
	  pcieBaseAddrWritePrefix_10 or
	  pcieBaseAddrWritePrefix_11 or
	  pcieBaseAddrWritePrefix_12 or
	  pcieBaseAddrWritePrefix_13 or
	  pcieBaseAddrWritePrefix_14 or pcieBaseAddrWritePrefix_15)
  begin
    case (ddrWriteReqFifo$D_OUT[21:18])
      4'd0:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_0;
      4'd1:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_1;
      4'd2:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_2;
      4'd3:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_3;
      4'd4:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_4;
      4'd5:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_5;
      4'd6:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_6;
      4'd7:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_7;
      4'd8:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_8;
      4'd9:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_9;
      4'd10:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_10;
      4'd11:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_11;
      4'd12:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_12;
      4'd13:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_13;
      4'd14:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_14;
      4'd15:
	  SEL_ARR_pcieBaseAddrWritePrefix_0_81_pcieBaseA_ETC___d1684 =
	      pcieBaseAddrWritePrefix_15;
    endcase
  end
  always@(readSlbaAndLenFifo$D_OUT or x__h90744)
  begin
    case (readSlbaAndLenFifo$D_OUT[16:7])
      10'd0: CASE_readSlbaAndLenFifoD_OUT_BITS_16_TO_7_0_0_ETC__q12 = 64'd0;
      10'd1:
	  CASE_readSlbaAndLenFifoD_OUT_BITS_16_TO_7_0_0_ETC__q12 = x__h90744;
      default: CASE_readSlbaAndLenFifoD_OUT_BITS_16_TO_7_0_0_ETC__q12 = 64'd0;
    endcase
  end

  // handling of inlined registers

  always@(posedge aclk)
  begin
    if (aresetn == `BSV_RESET_VALUE)
      begin
        activeCSRRead <= `BSV_ASSIGNMENT_DELAY 24'd0;
	activeCSRWrite <= `BSV_ASSIGNMENT_DELAY 24'd0;
	activeReadBack <= `BSV_ASSIGNMENT_DELAY 1'd0;
	availablePages <= `BSV_ASSIGNMENT_DELAY 15'd16384;
	bufferFifoCount <= `BSV_ASSIGNMENT_DELAY 9'd256;
	cidReg <= `BSV_ASSIGNMENT_DELAY 16'd0;
	cmd_completed <= `BSV_ASSIGNMENT_DELAY 64'd0;
	currentPcieReadPfn <= `BSV_ASSIGNMENT_DELAY 16'd10922;
	currentPcieWriteLen <= `BSV_ASSIGNMENT_DELAY 8'd0;
	currentPcieWritePfn <= `BSV_ASSIGNMENT_DELAY 16'd10922;
	current_completion_index <= `BSV_ASSIGNMENT_DELAY 64'd1;
	ddrRequestActive <= `BSV_ASSIGNMENT_DELAY 2'd0;
	doorbell_completion_head_addr <= `BSV_ASSIGNMENT_DELAY
	    pcie_nvme_base_address + 64'h000000000000100C;
	doorbell_submission_tail_addr <= `BSV_ASSIGNMENT_DELAY
	    pcie_nvme_base_address + 64'h0000000000001008;
	enabled <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lastReadCmd <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lastWriteReceived <= `BSV_ASSIGNMENT_DELAY 1'd0;
	memWriteCount <= `BSV_ASSIGNMENT_DELAY 8'd0;
	nextPcieReadRq_rv <= `BSV_ASSIGNMENT_DELAY 57'h0AAAAAAAAAAAAAA;
	nextPcieWriteRq_rv <= `BSV_ASSIGNMENT_DELAY 57'h0AAAAAAAAAAAAAA;
	nvmeCmdWriteCount <= `BSV_ASSIGNMENT_DELAY 14'd0;
	nvme_queues_completion_head <= `BSV_ASSIGNMENT_DELAY 6'd0;
	nvme_queues_completion_head_last <= `BSV_ASSIGNMENT_DELAY 6'd0;
	nvme_queues_completion_head_timer <= `BSV_ASSIGNMENT_DELAY 8'd0;
	nvme_queues_completion_queue_0 <= `BSV_ASSIGNMENT_DELAY 9'd170;
	nvme_queues_completion_queue_1 <= `BSV_ASSIGNMENT_DELAY 9'd170;
	nvme_queues_completion_queue_2 <= `BSV_ASSIGNMENT_DELAY 9'd170;
	nvme_queues_completion_queue_3 <= `BSV_ASSIGNMENT_DELAY 9'd170;
	nvme_queues_completion_queue_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
	nvme_queues_m_wr_addrOut_rv <= `BSV_ASSIGNMENT_DELAY
	    68'h2AAAAAAAAAAAAAAAA;
	nvme_queues_m_wr_dataOut_rv <= `BSV_ASSIGNMENT_DELAY 37'h0AAAAAAAAA;
	nvme_queues_r_response_remaining <= `BSV_ASSIGNMENT_DELAY 8'd0;
	nvme_queues_submission_tail <= `BSV_ASSIGNMENT_DELAY 6'd0;
	nvme_queues_submission_tail_last <= `BSV_ASSIGNMENT_DELAY 6'd0;
	nvme_queues_submission_tail_timer <= `BSV_ASSIGNMENT_DELAY 8'd0;
	pcieBaseAddrReadPrefix_0 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_1 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_10 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_11 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_12 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_13 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_14 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_15 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_2 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_3 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_4 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_5 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_6 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_7 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_8 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrReadPrefix_9 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_0 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_1 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_10 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_11 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_12 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_13 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_14 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_15 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_2 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_3 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_4 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_5 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_6 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_7 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_8 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieBaseAddrWritePrefix_9 <= `BSV_ASSIGNMENT_DELAY 42'd0;
	pcieReadDataBuffer_rCache <= `BSV_ASSIGNMENT_DELAY
	    521'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	pcieReadDataBuffer_rRdPtr <= `BSV_ASSIGNMENT_DELAY 7'd0;
	pcieReadDataBuffer_rWrPtr <= `BSV_ASSIGNMENT_DELAY 7'd0;
	pcieReadRequestedCount <= `BSV_ASSIGNMENT_DELAY 8'd0;
	pcieReadRspCount <= `BSV_ASSIGNMENT_DELAY 8'd0;
	pcieWriteDataBuffer_rCache <= `BSV_ASSIGNMENT_DELAY
	    586'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	pcieWriteDataBuffer_rRdPtr <= `BSV_ASSIGNMENT_DELAY 9'd0;
	pcieWriteDataBuffer_rWrPtr <= `BSV_ASSIGNMENT_DELAY 9'd0;
	readBackBufferFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    523'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	readBackBufferFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY 9'd0;
	readBackBufferFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY 9'd0;
	readBackOff <= `BSV_ASSIGNMENT_DELAY 14'd0;
	readBeatsToRequest <= `BSV_ASSIGNMENT_DELAY 15'd0;
	readBeatsToStream <= `BSV_ASSIGNMENT_DELAY 15'd0;
	readBufferOffset <= `BSV_ASSIGNMENT_DELAY 14'd0;
	read_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
	writeBeatCount <= `BSV_ASSIGNMENT_DELAY 8'd0;
	writeBufferFull <= `BSV_ASSIGNMENT_DELAY 1'd0;
	writeBufferOffset <= `BSV_ASSIGNMENT_DELAY 14'd0;
	writeBufferOffsetBase <= `BSV_ASSIGNMENT_DELAY 14'd0;
	writeBufferOffsetTail <= `BSV_ASSIGNMENT_DELAY 14'd0;
	writeBurstLength <= `BSV_ASSIGNMENT_DELAY 8'd0;
	writeDataFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    522'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	writeDataFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY 9'd0;
	writeDataFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY 9'd0;
	writeState <= `BSV_ASSIGNMENT_DELAY 2'd0;
      end
    else
      begin
        if (activeCSRRead$EN)
	  activeCSRRead <= `BSV_ASSIGNMENT_DELAY activeCSRRead$D_IN;
	if (activeCSRWrite$EN)
	  activeCSRWrite <= `BSV_ASSIGNMENT_DELAY activeCSRWrite$D_IN;
	if (activeReadBack$EN)
	  activeReadBack <= `BSV_ASSIGNMENT_DELAY activeReadBack$D_IN;
	if (availablePages$EN)
	  availablePages <= `BSV_ASSIGNMENT_DELAY availablePages$D_IN;
	if (bufferFifoCount$EN)
	  bufferFifoCount <= `BSV_ASSIGNMENT_DELAY bufferFifoCount$D_IN;
	if (cidReg$EN) cidReg <= `BSV_ASSIGNMENT_DELAY cidReg$D_IN;
	if (cmd_completed$EN)
	  cmd_completed <= `BSV_ASSIGNMENT_DELAY cmd_completed$D_IN;
	if (currentPcieReadPfn$EN)
	  currentPcieReadPfn <= `BSV_ASSIGNMENT_DELAY currentPcieReadPfn$D_IN;
	if (currentPcieWriteLen$EN)
	  currentPcieWriteLen <= `BSV_ASSIGNMENT_DELAY
	      currentPcieWriteLen$D_IN;
	if (currentPcieWritePfn$EN)
	  currentPcieWritePfn <= `BSV_ASSIGNMENT_DELAY
	      currentPcieWritePfn$D_IN;
	if (current_completion_index$EN)
	  current_completion_index <= `BSV_ASSIGNMENT_DELAY
	      current_completion_index$D_IN;
	if (ddrRequestActive$EN)
	  ddrRequestActive <= `BSV_ASSIGNMENT_DELAY ddrRequestActive$D_IN;
	if (doorbell_completion_head_addr$EN)
	  doorbell_completion_head_addr <= `BSV_ASSIGNMENT_DELAY
	      doorbell_completion_head_addr$D_IN;
	if (doorbell_submission_tail_addr$EN)
	  doorbell_submission_tail_addr <= `BSV_ASSIGNMENT_DELAY
	      doorbell_submission_tail_addr$D_IN;
	if (enabled$EN) enabled <= `BSV_ASSIGNMENT_DELAY enabled$D_IN;
	if (lastReadCmd$EN)
	  lastReadCmd <= `BSV_ASSIGNMENT_DELAY lastReadCmd$D_IN;
	if (lastWriteReceived$EN)
	  lastWriteReceived <= `BSV_ASSIGNMENT_DELAY lastWriteReceived$D_IN;
	if (memWriteCount$EN)
	  memWriteCount <= `BSV_ASSIGNMENT_DELAY memWriteCount$D_IN;
	if (nextPcieReadRq_rv$EN)
	  nextPcieReadRq_rv <= `BSV_ASSIGNMENT_DELAY nextPcieReadRq_rv$D_IN;
	if (nextPcieWriteRq_rv$EN)
	  nextPcieWriteRq_rv <= `BSV_ASSIGNMENT_DELAY nextPcieWriteRq_rv$D_IN;
	if (nvmeCmdWriteCount$EN)
	  nvmeCmdWriteCount <= `BSV_ASSIGNMENT_DELAY nvmeCmdWriteCount$D_IN;
	if (nvme_queues_completion_head$EN)
	  nvme_queues_completion_head <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_head$D_IN;
	if (nvme_queues_completion_head_last$EN)
	  nvme_queues_completion_head_last <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_head_last$D_IN;
	if (nvme_queues_completion_head_timer$EN)
	  nvme_queues_completion_head_timer <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_head_timer$D_IN;
	if (nvme_queues_completion_queue_0$EN)
	  nvme_queues_completion_queue_0 <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_queue_0$D_IN;
	if (nvme_queues_completion_queue_1$EN)
	  nvme_queues_completion_queue_1 <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_queue_1$D_IN;
	if (nvme_queues_completion_queue_2$EN)
	  nvme_queues_completion_queue_2 <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_queue_2$D_IN;
	if (nvme_queues_completion_queue_3$EN)
	  nvme_queues_completion_queue_3 <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_queue_3$D_IN;
	if (nvme_queues_completion_queue_empty$EN)
	  nvme_queues_completion_queue_empty <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_queue_empty$D_IN;
	if (nvme_queues_m_wr_addrOut_rv$EN)
	  nvme_queues_m_wr_addrOut_rv <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_m_wr_addrOut_rv$D_IN;
	if (nvme_queues_m_wr_dataOut_rv$EN)
	  nvme_queues_m_wr_dataOut_rv <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_m_wr_dataOut_rv$D_IN;
	if (nvme_queues_r_response_remaining$EN)
	  nvme_queues_r_response_remaining <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_r_response_remaining$D_IN;
	if (nvme_queues_submission_tail$EN)
	  nvme_queues_submission_tail <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_submission_tail$D_IN;
	if (nvme_queues_submission_tail_last$EN)
	  nvme_queues_submission_tail_last <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_submission_tail_last$D_IN;
	if (nvme_queues_submission_tail_timer$EN)
	  nvme_queues_submission_tail_timer <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_submission_tail_timer$D_IN;
	if (pcieBaseAddrReadPrefix_0$EN)
	  pcieBaseAddrReadPrefix_0 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_0$D_IN;
	if (pcieBaseAddrReadPrefix_1$EN)
	  pcieBaseAddrReadPrefix_1 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_1$D_IN;
	if (pcieBaseAddrReadPrefix_10$EN)
	  pcieBaseAddrReadPrefix_10 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_10$D_IN;
	if (pcieBaseAddrReadPrefix_11$EN)
	  pcieBaseAddrReadPrefix_11 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_11$D_IN;
	if (pcieBaseAddrReadPrefix_12$EN)
	  pcieBaseAddrReadPrefix_12 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_12$D_IN;
	if (pcieBaseAddrReadPrefix_13$EN)
	  pcieBaseAddrReadPrefix_13 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_13$D_IN;
	if (pcieBaseAddrReadPrefix_14$EN)
	  pcieBaseAddrReadPrefix_14 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_14$D_IN;
	if (pcieBaseAddrReadPrefix_15$EN)
	  pcieBaseAddrReadPrefix_15 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_15$D_IN;
	if (pcieBaseAddrReadPrefix_2$EN)
	  pcieBaseAddrReadPrefix_2 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_2$D_IN;
	if (pcieBaseAddrReadPrefix_3$EN)
	  pcieBaseAddrReadPrefix_3 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_3$D_IN;
	if (pcieBaseAddrReadPrefix_4$EN)
	  pcieBaseAddrReadPrefix_4 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_4$D_IN;
	if (pcieBaseAddrReadPrefix_5$EN)
	  pcieBaseAddrReadPrefix_5 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_5$D_IN;
	if (pcieBaseAddrReadPrefix_6$EN)
	  pcieBaseAddrReadPrefix_6 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_6$D_IN;
	if (pcieBaseAddrReadPrefix_7$EN)
	  pcieBaseAddrReadPrefix_7 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_7$D_IN;
	if (pcieBaseAddrReadPrefix_8$EN)
	  pcieBaseAddrReadPrefix_8 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_8$D_IN;
	if (pcieBaseAddrReadPrefix_9$EN)
	  pcieBaseAddrReadPrefix_9 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrReadPrefix_9$D_IN;
	if (pcieBaseAddrWritePrefix_0$EN)
	  pcieBaseAddrWritePrefix_0 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_0$D_IN;
	if (pcieBaseAddrWritePrefix_1$EN)
	  pcieBaseAddrWritePrefix_1 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_1$D_IN;
	if (pcieBaseAddrWritePrefix_10$EN)
	  pcieBaseAddrWritePrefix_10 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_10$D_IN;
	if (pcieBaseAddrWritePrefix_11$EN)
	  pcieBaseAddrWritePrefix_11 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_11$D_IN;
	if (pcieBaseAddrWritePrefix_12$EN)
	  pcieBaseAddrWritePrefix_12 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_12$D_IN;
	if (pcieBaseAddrWritePrefix_13$EN)
	  pcieBaseAddrWritePrefix_13 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_13$D_IN;
	if (pcieBaseAddrWritePrefix_14$EN)
	  pcieBaseAddrWritePrefix_14 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_14$D_IN;
	if (pcieBaseAddrWritePrefix_15$EN)
	  pcieBaseAddrWritePrefix_15 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_15$D_IN;
	if (pcieBaseAddrWritePrefix_2$EN)
	  pcieBaseAddrWritePrefix_2 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_2$D_IN;
	if (pcieBaseAddrWritePrefix_3$EN)
	  pcieBaseAddrWritePrefix_3 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_3$D_IN;
	if (pcieBaseAddrWritePrefix_4$EN)
	  pcieBaseAddrWritePrefix_4 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_4$D_IN;
	if (pcieBaseAddrWritePrefix_5$EN)
	  pcieBaseAddrWritePrefix_5 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_5$D_IN;
	if (pcieBaseAddrWritePrefix_6$EN)
	  pcieBaseAddrWritePrefix_6 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_6$D_IN;
	if (pcieBaseAddrWritePrefix_7$EN)
	  pcieBaseAddrWritePrefix_7 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_7$D_IN;
	if (pcieBaseAddrWritePrefix_8$EN)
	  pcieBaseAddrWritePrefix_8 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_8$D_IN;
	if (pcieBaseAddrWritePrefix_9$EN)
	  pcieBaseAddrWritePrefix_9 <= `BSV_ASSIGNMENT_DELAY
	      pcieBaseAddrWritePrefix_9$D_IN;
	if (pcieReadDataBuffer_rCache$EN)
	  pcieReadDataBuffer_rCache <= `BSV_ASSIGNMENT_DELAY
	      pcieReadDataBuffer_rCache$D_IN;
	if (pcieReadDataBuffer_rRdPtr$EN)
	  pcieReadDataBuffer_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      pcieReadDataBuffer_rRdPtr$D_IN;
	if (pcieReadDataBuffer_rWrPtr$EN)
	  pcieReadDataBuffer_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      pcieReadDataBuffer_rWrPtr$D_IN;
	if (pcieReadRequestedCount$EN)
	  pcieReadRequestedCount <= `BSV_ASSIGNMENT_DELAY
	      pcieReadRequestedCount$D_IN;
	if (pcieReadRspCount$EN)
	  pcieReadRspCount <= `BSV_ASSIGNMENT_DELAY pcieReadRspCount$D_IN;
	if (pcieWriteDataBuffer_rCache$EN)
	  pcieWriteDataBuffer_rCache <= `BSV_ASSIGNMENT_DELAY
	      pcieWriteDataBuffer_rCache$D_IN;
	if (pcieWriteDataBuffer_rRdPtr$EN)
	  pcieWriteDataBuffer_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      pcieWriteDataBuffer_rRdPtr$D_IN;
	if (pcieWriteDataBuffer_rWrPtr$EN)
	  pcieWriteDataBuffer_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      pcieWriteDataBuffer_rWrPtr$D_IN;
	if (readBackBufferFifo_rCache$EN)
	  readBackBufferFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      readBackBufferFifo_rCache$D_IN;
	if (readBackBufferFifo_rRdPtr$EN)
	  readBackBufferFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      readBackBufferFifo_rRdPtr$D_IN;
	if (readBackBufferFifo_rWrPtr$EN)
	  readBackBufferFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      readBackBufferFifo_rWrPtr$D_IN;
	if (readBackOff$EN)
	  readBackOff <= `BSV_ASSIGNMENT_DELAY readBackOff$D_IN;
	if (readBeatsToRequest$EN)
	  readBeatsToRequest <= `BSV_ASSIGNMENT_DELAY readBeatsToRequest$D_IN;
	if (readBeatsToStream$EN)
	  readBeatsToStream <= `BSV_ASSIGNMENT_DELAY readBeatsToStream$D_IN;
	if (readBufferOffset$EN)
	  readBufferOffset <= `BSV_ASSIGNMENT_DELAY readBufferOffset$D_IN;
	if (read_state$EN)
	  read_state <= `BSV_ASSIGNMENT_DELAY read_state$D_IN;
	if (writeBeatCount$EN)
	  writeBeatCount <= `BSV_ASSIGNMENT_DELAY writeBeatCount$D_IN;
	if (writeBufferFull$EN)
	  writeBufferFull <= `BSV_ASSIGNMENT_DELAY writeBufferFull$D_IN;
	if (writeBufferOffset$EN)
	  writeBufferOffset <= `BSV_ASSIGNMENT_DELAY writeBufferOffset$D_IN;
	if (writeBufferOffsetBase$EN)
	  writeBufferOffsetBase <= `BSV_ASSIGNMENT_DELAY
	      writeBufferOffsetBase$D_IN;
	if (writeBufferOffsetTail$EN)
	  writeBufferOffsetTail <= `BSV_ASSIGNMENT_DELAY
	      writeBufferOffsetTail$D_IN;
	if (writeBurstLength$EN)
	  writeBurstLength <= `BSV_ASSIGNMENT_DELAY writeBurstLength$D_IN;
	if (writeDataFifo_rCache$EN)
	  writeDataFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      writeDataFifo_rCache$D_IN;
	if (writeDataFifo_rRdPtr$EN)
	  writeDataFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      writeDataFifo_rRdPtr$D_IN;
	if (writeDataFifo_rWrPtr$EN)
	  writeDataFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      writeDataFifo_rWrPtr$D_IN;
	if (writeState$EN)
	  writeState <= `BSV_ASSIGNMENT_DELAY writeState$D_IN;
      end
    if (ctrl_nsid$EN) ctrl_nsid <= `BSV_ASSIGNMENT_DELAY ctrl_nsid$D_IN;
    if (ddrBaseAddrReadPrefix$EN)
      ddrBaseAddrReadPrefix <= `BSV_ASSIGNMENT_DELAY
	  ddrBaseAddrReadPrefix$D_IN;
    if (ddrBaseAddrWritePrefix$EN)
      ddrBaseAddrWritePrefix <= `BSV_ASSIGNMENT_DELAY
	  ddrBaseAddrWritePrefix$D_IN;
    if (nvme_queues_r_rq$EN)
      nvme_queues_r_rq <= `BSV_ASSIGNMENT_DELAY nvme_queues_r_rq$D_IN;
    if (nvme_read_addr$EN)
      nvme_read_addr <= `BSV_ASSIGNMENT_DELAY nvme_read_addr$D_IN;
    if (nvme_read_length$EN)
      nvme_read_length <= `BSV_ASSIGNMENT_DELAY nvme_read_length$D_IN;
    if (nvme_write_addr$EN)
      nvme_write_addr <= `BSV_ASSIGNMENT_DELAY nvme_write_addr$D_IN;
    if (nvme_write_length$EN)
      nvme_write_length <= `BSV_ASSIGNMENT_DELAY nvme_write_length$D_IN;
    if (prpBaseAddr$EN) prpBaseAddr <= `BSV_ASSIGNMENT_DELAY prpBaseAddr$D_IN;
  end

  always@(posedge aclk or `BSV_RESET_EDGE aresetn)
  if (aresetn == `BSV_RESET_VALUE)
    begin
      axiCtrlRd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      axiCtrlWr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      axiDdrRd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      axiDdrWr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      axiPcieRd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      axiPcieWr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      m_axis_read_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      m_axis_write_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      nvme_queues_m_rd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      nvme_queues_m_wr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      nvme_queues_s_rd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      nvme_queues_s_wr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      s_axis_read_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      s_axis_write_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
    end
  else
    begin
      if (axiCtrlRd_isRst_isInReset$EN)
	axiCtrlRd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    axiCtrlRd_isRst_isInReset$D_IN;
      if (axiCtrlWr_isRst_isInReset$EN)
	axiCtrlWr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    axiCtrlWr_isRst_isInReset$D_IN;
      if (axiDdrRd_isRst_isInReset$EN)
	axiDdrRd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    axiDdrRd_isRst_isInReset$D_IN;
      if (axiDdrWr_isRst_isInReset$EN)
	axiDdrWr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    axiDdrWr_isRst_isInReset$D_IN;
      if (axiPcieRd_isRst_isInReset$EN)
	axiPcieRd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    axiPcieRd_isRst_isInReset$D_IN;
      if (axiPcieWr_isRst_isInReset$EN)
	axiPcieWr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    axiPcieWr_isRst_isInReset$D_IN;
      if (m_axis_read_isRst_isInReset$EN)
	m_axis_read_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    m_axis_read_isRst_isInReset$D_IN;
      if (m_axis_write_isRst_isInReset$EN)
	m_axis_write_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    m_axis_write_isRst_isInReset$D_IN;
      if (nvme_queues_m_rd_isRst_isInReset$EN)
	nvme_queues_m_rd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    nvme_queues_m_rd_isRst_isInReset$D_IN;
      if (nvme_queues_m_wr_isRst_isInReset$EN)
	nvme_queues_m_wr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    nvme_queues_m_wr_isRst_isInReset$D_IN;
      if (nvme_queues_s_rd_isRst_isInReset$EN)
	nvme_queues_s_rd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    nvme_queues_s_rd_isRst_isInReset$D_IN;
      if (nvme_queues_s_wr_isRst_isInReset$EN)
	nvme_queues_s_wr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    nvme_queues_s_wr_isRst_isInReset$D_IN;
      if (s_axis_read_isRst_isInReset$EN)
	s_axis_read_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    s_axis_read_isRst_isInReset$D_IN;
      if (s_axis_write_isRst_isInReset$EN)
	s_axis_write_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    s_axis_write_isRst_isInReset$D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    activeCSRRead = 24'hAAAAAA;
    activeCSRWrite = 24'hAAAAAA;
    activeReadBack = 1'h0;
    availablePages = 15'h2AAA;
    axiCtrlRd_isRst_isInReset = 1'h0;
    axiCtrlWr_isRst_isInReset = 1'h0;
    axiDdrRd_isRst_isInReset = 1'h0;
    axiDdrWr_isRst_isInReset = 1'h0;
    axiPcieRd_isRst_isInReset = 1'h0;
    axiPcieWr_isRst_isInReset = 1'h0;
    bufferFifoCount = 9'h0AA;
    cidReg = 16'hAAAA;
    cmd_completed = 64'hAAAAAAAAAAAAAAAA;
    ctrl_nsid = 32'hAAAAAAAA;
    currentPcieReadPfn = 16'hAAAA;
    currentPcieWriteLen = 8'hAA;
    currentPcieWritePfn = 16'hAAAA;
    current_completion_index = 64'hAAAAAAAAAAAAAAAA;
    ddrBaseAddrReadPrefix = 38'h2AAAAAAAAA;
    ddrBaseAddrWritePrefix = 38'h2AAAAAAAAA;
    ddrRequestActive = 2'h2;
    doorbell_completion_head_addr = 64'hAAAAAAAAAAAAAAAA;
    doorbell_submission_tail_addr = 64'hAAAAAAAAAAAAAAAA;
    enabled = 1'h0;
    lastReadCmd = 1'h0;
    lastWriteReceived = 1'h0;
    m_axis_read_isRst_isInReset = 1'h0;
    m_axis_write_isRst_isInReset = 1'h0;
    memWriteCount = 8'hAA;
    nextPcieReadRq_rv = 57'h0AAAAAAAAAAAAAA;
    nextPcieWriteRq_rv = 57'h0AAAAAAAAAAAAAA;
    nvmeCmdWriteCount = 14'h2AAA;
    nvme_queues_completion_head = 6'h2A;
    nvme_queues_completion_head_last = 6'h2A;
    nvme_queues_completion_head_timer = 8'hAA;
    nvme_queues_completion_queue_0 = 9'h0AA;
    nvme_queues_completion_queue_1 = 9'h0AA;
    nvme_queues_completion_queue_2 = 9'h0AA;
    nvme_queues_completion_queue_3 = 9'h0AA;
    nvme_queues_completion_queue_empty = 1'h0;
    nvme_queues_m_rd_isRst_isInReset = 1'h0;
    nvme_queues_m_wr_addrOut_rv = 68'hAAAAAAAAAAAAAAAAA;
    nvme_queues_m_wr_dataOut_rv = 37'h0AAAAAAAAA;
    nvme_queues_m_wr_isRst_isInReset = 1'h0;
    nvme_queues_r_response_remaining = 8'hAA;
    nvme_queues_r_rq = 42'h2AAAAAAAAAA;
    nvme_queues_s_rd_isRst_isInReset = 1'h0;
    nvme_queues_s_wr_isRst_isInReset = 1'h0;
    nvme_queues_submission_tail = 6'h2A;
    nvme_queues_submission_tail_last = 6'h2A;
    nvme_queues_submission_tail_timer = 8'hAA;
    nvme_read_addr = 64'hAAAAAAAAAAAAAAAA;
    nvme_read_length = 64'hAAAAAAAAAAAAAAAA;
    nvme_write_addr = 64'hAAAAAAAAAAAAAAAA;
    nvme_write_length = 64'hAAAAAAAAAAAAAAAA;
    pcieBaseAddrReadPrefix_0 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_1 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_10 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_11 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_12 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_13 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_14 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_15 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_2 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_3 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_4 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_5 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_6 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_7 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_8 = 42'h2AAAAAAAAAA;
    pcieBaseAddrReadPrefix_9 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_0 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_1 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_10 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_11 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_12 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_13 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_14 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_15 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_2 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_3 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_4 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_5 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_6 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_7 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_8 = 42'h2AAAAAAAAAA;
    pcieBaseAddrWritePrefix_9 = 42'h2AAAAAAAAAA;
    pcieReadDataBuffer_rCache =
	521'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    pcieReadDataBuffer_rRdPtr = 7'h2A;
    pcieReadDataBuffer_rWrPtr = 7'h2A;
    pcieReadRequestedCount = 8'hAA;
    pcieReadRspCount = 8'hAA;
    pcieWriteDataBuffer_rCache =
	586'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    pcieWriteDataBuffer_rRdPtr = 9'h0AA;
    pcieWriteDataBuffer_rWrPtr = 9'h0AA;
    prpBaseAddr = 64'hAAAAAAAAAAAAAAAA;
    readBackBufferFifo_rCache =
	523'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    readBackBufferFifo_rRdPtr = 9'h0AA;
    readBackBufferFifo_rWrPtr = 9'h0AA;
    readBackOff = 14'h2AAA;
    readBeatsToRequest = 15'h2AAA;
    readBeatsToStream = 15'h2AAA;
    readBufferOffset = 14'h2AAA;
    read_state = 1'h0;
    s_axis_read_isRst_isInReset = 1'h0;
    s_axis_write_isRst_isInReset = 1'h0;
    writeBeatCount = 8'hAA;
    writeBufferFull = 1'h0;
    writeBufferOffset = 14'h2AAA;
    writeBufferOffsetBase = 14'h2AAA;
    writeBufferOffsetTail = 14'h2AAA;
    writeBurstLength = 8'hAA;
    writeDataFifo_rCache =
	522'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    writeDataFifo_rRdPtr = 9'h0AA;
    writeDataFifo_rWrPtr = 9'h0AA;
    writeState = 2'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge aclk)
  begin
    #0;
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_state_write_zero)
	begin
	  v__h96206 = $time;
	  #0;
	end
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_state_write_zero) $write("%c[31m", $signed(32'd27));
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_state_write_zero)
	$write("(%0d) ", v__h96206, "WARN: ZERO WRITE not implemented yet!");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_state_write_zero) $write("%c[0m", $signed(32'd27));
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_state_write_zero) $write("\n");
  end
  // synopsys translate_on
endmodule  // mkNvmeStreamerDram

