Warning (10268): Verilog HDL information at Logica_miscare.v(81): always construct contains both blocking and non-blocking assignments
