// Seed: 1640989167
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5
);
  assign id_7 = (id_1);
endmodule
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri id_5,
    output wire id_6,
    inout supply1 id_7,
    input wand id_8,
    input wor id_9,
    output tri1 id_10
    , id_28,
    output tri id_11,
    input uwire id_12,
    input supply0 id_13,
    input wire id_14,
    output wor id_15,
    input supply1 id_16,
    output supply0 id_17,
    output supply1 id_18,
    input supply1 id_19,
    input wire id_20,
    output wand id_21,
    inout tri id_22,
    input supply1 id_23,
    input wor id_24,
    output wire id_25,
    input wire module_1
);
  assign id_15 = id_16 == id_23 ? id_16 : 1 ==? 1;
  nor primCall (
      id_4,
      id_7,
      id_20,
      id_16,
      id_22,
      id_28,
      id_24,
      id_8,
      id_12,
      id_13,
      id_23,
      id_3,
      id_2,
      id_0,
      id_9,
      id_14
  );
  module_0 modCall_1 (
      id_20,
      id_16,
      id_14,
      id_22,
      id_12,
      id_19
  );
  assign modCall_1.type_10 = 0;
endmodule
