\hypertarget{struct_w_w_d_g___type_def}{}\section{W\+W\+D\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_w_w_d_g___type_def}\index{W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}}


Window W\+A\+T\+C\+H\+D\+OG.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{C\+FR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Window W\+A\+T\+C\+H\+D\+OG. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}\label{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}} 
\index{W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}!C\+FR@{C\+FR}}
\index{C\+FR@{C\+FR}!W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+FR}{CFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+FR}

W\+W\+DG Configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

W\+W\+DG Control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!W\+W\+D\+G\+\_\+\+Type\+Def@{W\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

W\+W\+DG Status register, Address offset\+: 0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
