

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_ReLU_config17_s'
================================================================
* Date:           Sun Apr 28 20:42:13 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.896 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer17_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer15_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.40ns)   --->   "%layer15_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer15_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 4 'read' 'layer15_out_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_data = trunc i64 %layer15_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 5 'trunc' 'in_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln44_11 = trunc i64 %layer15_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 6 'trunc' 'trunc_ln44_11' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_data_15 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer15_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 7 'partselect' 'in_data_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_data_16 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer15_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 8 'partselect' 'in_data_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_data_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer15_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 9 'partselect' 'in_data_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln44_s = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer15_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 10 'partselect' 'trunc_ln44_s' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln44_9 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer15_out_read, i32 32, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 11 'partselect' 'trunc_ln44_9' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer15_out_read, i32 48, i32 62" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 12 'partselect' 'trunc_ln44_1' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%icmp_ln51 = icmp_sgt  i16 %in_data, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 13 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.29ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i15 %trunc_ln44_11, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 14 'select' 'select_ln51' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i15 %select_ln51" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 15 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%icmp_ln51_11 = icmp_sgt  i16 %in_data_14, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 16 'icmp' 'icmp_ln51_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.29ns)   --->   "%select_ln51_4 = select i1 %icmp_ln51_11, i15 %trunc_ln44_s, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 17 'select' 'select_ln51_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i15 %select_ln51_4" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 18 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%icmp_ln51_12 = icmp_sgt  i16 %in_data_15, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 19 'icmp' 'icmp_ln51_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.29ns)   --->   "%select_ln51_5 = select i1 %icmp_ln51_12, i15 %trunc_ln44_9, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 20 'select' 'select_ln51_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i15 %select_ln51_5" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 21 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%icmp_ln51_13 = icmp_sgt  i16 %in_data_16, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 22 'icmp' 'icmp_ln51_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.29ns)   --->   "%select_ln51_6 = select i1 %icmp_ln51_13, i15 %trunc_ln44_1, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 23 'select' 'select_ln51_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln57_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i15.i16.i16.i16, i15 %select_ln51_6, i16 %zext_ln51_4, i16 %zext_ln51_3, i16 %zext_ln51" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 24 'bitconcatenate' 'or_ln57_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i63 %or_ln57_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 25 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.40ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer17_out, i64 %zext_ln57" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 26 'write' 'write_ln57' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 27 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.896ns
The critical path consists of the following:
	fifo read operation ('layer15_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer15_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [5]  (1.409 ns)
	'icmp' operation ('icmp_ln51_11', firmware/nnet_utils/nnet_activation_stream.h:51) [17]  (0.785 ns)
	'select' operation ('select_ln51_4', firmware/nnet_utils/nnet_activation_stream.h:51) [18]  (0.292 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer17_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [27]  (1.409 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
