INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/macro.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/ip/data_buf/sim/data_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/H2L_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2L_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/br_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/buffer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/code_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module en_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/raw_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raw_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/reg_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_band_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_band_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/spcl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spcl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/new/sys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_band_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_band_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sources_1/imports/source/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/cpu/flow-line-cpu/flow-line-cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
