/*	$NetBSD$	*/

/*-
 * Copyright (c) 2009 UCHIYAMA Yasushi.  All rights reserved.
 * Copyright (c) 2010 Masao Uebayashi.  All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _RENESAS7785LCRREG_H_
#define _RENESAS7785LCRREG_H_

/*
 * REJ10J1904-0100
 * R0P7785LC0011RL User's Manual
 * 2 Address Map
 */
#if 0
/* 32-bit mode */
#define	R0P7785LC0011RL_FROM_BASE	0x00000000
#define	R0P7785LC0011RL_FROM_SIZE	0x04000000
#define	R0P7785LC0011RL_FROM_WIDTH	32
#define	R0P7785LC0011RL_PLD_BASE	0x04000000
#define	R0P7785LC0011RL_PLD_SIZE	0x02000000
#define	R0P7785LC0011RL_PLD_WIDTH	8
#define	R0P7785LC0011RL_USB_BASE	0x08000000
#define	R0P7785LC0011RL_USB_SIZE	0x04000000
#define	R0P7785LC0011RL_USB_WIDTH	16
#define	R0P7785LC0011RL_SD_BASE		0x0c000000
#define	R0P7785LC0011RL_SD_SIZE		0x04000000
#define	R0P7785LC0011RL_SD_WIDTH	32
#define	R0P7785LC0011RL_SM107_BASE	0x10000000
#define	R0P7785LC0011RL_SM107_SIZE	0x04000000
#define	R0P7785LC0011RL_SM107_WIDTH	32
#define	R0P7785LC0011RL_I2C_BASE	0x14000000
#define	R0P7785LC0011RL_I2C_SIZE	0x04000000
#define	R0P7785LC0011RL_I2C_WIDTH	8
#define	R0P7785LC0011RL_DDR2_BASE	0x40000000
#define	R0P7785LC0011RL_DDR2_SIZE	0x20000000
#define	R0P7785LC0011RL_DDR2_WIDTH	32
#define	R0P7785LC0011RL_PCI_BASE	0xc0000000
#define	R0P7785LC0011RL_PCI_SIZE	0x20000000
#define	R0P7785LC0011RL_PCI_WIDTH	32
#else
/* 29-bit mode */
#define	R0P7785LC0011RL_FROM_BASE	0x00000000
#define	R0P7785LC0011RL_FROM_SIZE	0x04000000
#define	R0P7785LC0011RL_FROM_WIDTH	32
#define	R0P7785LC0011RL_PLD_BASE	0x04000000
#define	R0P7785LC0011RL_PLD_SIZE	0x02000000
#define	R0P7785LC0011RL_PLD_WIDTH	8
#define	R0P7785LC0011RL_I2C_BASE	0x06000000
#define	R0P7785LC0011RL_I2C_SIZE	0x02000000
#define	R0P7785LC0011RL_I2C_WIDTH	8
#define	R0P7785LC0011RL_DDR2_BASE	0x08000000
#define	R0P7785LC0011RL_DDR2_SIZE	0x08000000
#define	R0P7785LC0011RL_DDR2_WIDTH	32
#define	R0P7785LC0011RL_SM107_BASE	0x10000000
#define	R0P7785LC0011RL_SM107_SIZE	0x04000000
#define	R0P7785LC0011RL_SM107_WIDTH	32
#define	R0P7785LC0011RL_USB_BASE	0x14000000
#define	R0P7785LC0011RL_USB_SIZE	0x04000000
#define	R0P7785LC0011RL_USB_WIDTH	16
#define	R0P7785LC0011RL_SD_BASE		0x18000000
#define	R0P7785LC0011RL_SD_SIZE		0x04000000
#define	R0P7785LC0011RL_SD_WIDTH	32
#endif

/*
 * REJ10J1904-0100
 * R0P7785LC0011RL User's Manual
 * 4 PLD Logic Function Specification
 * 4.4 Functional Specification
 * 4.4.8 Internal Register Address Map
 */
/* PCI card status register */
#define	R0P7785LC0011RL_PLD_PCICR		0x04000000
/* LCD back light control register */
#define	R0P7785LC0011RL_PLD_LCD_BK_CONTR	0x04000002
/* Peripheral Device reset control register */
#define	R0P7785LC0011RL_PLD_LOCALCR		0x04000004
/* Board power supply shutdown control register */
#define	R0P7785LC0011RL_PLD_POFCR		0x04000006
/* LED control register */
#define	R0P7785LC0011RL_PLD_LEDCR		0x04000008
/* Switch status register */
#define	R0P7785LC0011RL_PLD_SWSR		0x0400000a
/* PLD Version register */
#define	R0P7785LC0011RL_PLD_FVERSR		0x0400000c
/* Board Version register */
#define	R0P7785LC0011RL_PLD_BVERSR		0x0400000e

#endif /* _RENESAS7785LCRREG_H_ */
