;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; USB
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 1
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 1
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 1
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 1
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x02
USB_ep_1__INTC_NUMBER EQU 1
USB_ep_1__INTC_PRIOR_NUM EQU 1
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x04
USB_ep_2__INTC_NUMBER EQU 2
USB_ep_2__INTC_PRIOR_NUM EQU 1
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USB_Vbus_ps_sts_sts_reg__0__MASK EQU 0x01
USB_Vbus_ps_sts_sts_reg__0__POS EQU 0
USB_Vbus_ps_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
USB_Vbus_ps_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
USB_Vbus_ps_sts_sts_reg__MASK EQU 0x01
USB_Vbus_ps_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
USB_Vbus_ps_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
USB_Vbus_ps_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
USB_Vbus_ps_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
USB_Vbus_ps_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
USB_Vbus_ps_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
USB_Vbus_ps_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

; SS_1
SS_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
SS_1__0__MASK EQU 0x02
SS_1__0__PC EQU CYREG_PRT3_PC1
SS_1__0__PORT EQU 3
SS_1__0__SHIFT EQU 1
SS_1__AG EQU CYREG_PRT3_AG
SS_1__AMUX EQU CYREG_PRT3_AMUX
SS_1__BIE EQU CYREG_PRT3_BIE
SS_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SS_1__BYP EQU CYREG_PRT3_BYP
SS_1__CTL EQU CYREG_PRT3_CTL
SS_1__DM0 EQU CYREG_PRT3_DM0
SS_1__DM1 EQU CYREG_PRT3_DM1
SS_1__DM2 EQU CYREG_PRT3_DM2
SS_1__DR EQU CYREG_PRT3_DR
SS_1__INP_DIS EQU CYREG_PRT3_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SS_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SS_1__LCD_EN EQU CYREG_PRT3_LCD_EN
SS_1__MASK EQU 0x02
SS_1__PORT EQU 3
SS_1__PRT EQU CYREG_PRT3_PRT
SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SS_1__PS EQU CYREG_PRT3_PS
SS_1__SHIFT EQU 1
SS_1__SLW EQU CYREG_PRT3_SLW

; SS_2
SS_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
SS_2__0__MASK EQU 0x08
SS_2__0__PC EQU CYREG_PRT5_PC3
SS_2__0__PORT EQU 5
SS_2__0__SHIFT EQU 3
SS_2__AG EQU CYREG_PRT5_AG
SS_2__AMUX EQU CYREG_PRT5_AMUX
SS_2__BIE EQU CYREG_PRT5_BIE
SS_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SS_2__BYP EQU CYREG_PRT5_BYP
SS_2__CTL EQU CYREG_PRT5_CTL
SS_2__DM0 EQU CYREG_PRT5_DM0
SS_2__DM1 EQU CYREG_PRT5_DM1
SS_2__DM2 EQU CYREG_PRT5_DM2
SS_2__DR EQU CYREG_PRT5_DR
SS_2__INP_DIS EQU CYREG_PRT5_INP_DIS
SS_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SS_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SS_2__LCD_EN EQU CYREG_PRT5_LCD_EN
SS_2__MASK EQU 0x08
SS_2__PORT EQU 5
SS_2__PRT EQU CYREG_PRT5_PRT
SS_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SS_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SS_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SS_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SS_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SS_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SS_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SS_2__PS EQU CYREG_PRT5_PS
SS_2__SHIFT EQU 3
SS_2__SLW EQU CYREG_PRT5_SLW

; SS_3
SS_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SS_3__0__MASK EQU 0x20
SS_3__0__PC EQU CYREG_PRT3_PC5
SS_3__0__PORT EQU 3
SS_3__0__SHIFT EQU 5
SS_3__AG EQU CYREG_PRT3_AG
SS_3__AMUX EQU CYREG_PRT3_AMUX
SS_3__BIE EQU CYREG_PRT3_BIE
SS_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SS_3__BYP EQU CYREG_PRT3_BYP
SS_3__CTL EQU CYREG_PRT3_CTL
SS_3__DM0 EQU CYREG_PRT3_DM0
SS_3__DM1 EQU CYREG_PRT3_DM1
SS_3__DM2 EQU CYREG_PRT3_DM2
SS_3__DR EQU CYREG_PRT3_DR
SS_3__INP_DIS EQU CYREG_PRT3_INP_DIS
SS_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SS_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SS_3__LCD_EN EQU CYREG_PRT3_LCD_EN
SS_3__MASK EQU 0x20
SS_3__PORT EQU 3
SS_3__PRT EQU CYREG_PRT3_PRT
SS_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SS_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SS_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SS_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SS_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SS_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SS_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SS_3__PS EQU CYREG_PRT3_PS
SS_3__SHIFT EQU 5
SS_3__SLW EQU CYREG_PRT3_SLW

; oct1
oct1__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
oct1__0__MASK EQU 0x20
oct1__0__PC EQU CYREG_PRT5_PC5
oct1__0__PORT EQU 5
oct1__0__SHIFT EQU 5
oct1__AG EQU CYREG_PRT5_AG
oct1__AMUX EQU CYREG_PRT5_AMUX
oct1__BIE EQU CYREG_PRT5_BIE
oct1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
oct1__BYP EQU CYREG_PRT5_BYP
oct1__CTL EQU CYREG_PRT5_CTL
oct1__DM0 EQU CYREG_PRT5_DM0
oct1__DM1 EQU CYREG_PRT5_DM1
oct1__DM2 EQU CYREG_PRT5_DM2
oct1__DR EQU CYREG_PRT5_DR
oct1__INP_DIS EQU CYREG_PRT5_INP_DIS
oct1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
oct1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
oct1__LCD_EN EQU CYREG_PRT5_LCD_EN
oct1__MASK EQU 0x20
oct1__PORT EQU 5
oct1__PRT EQU CYREG_PRT5_PRT
oct1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
oct1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
oct1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
oct1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
oct1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
oct1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
oct1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
oct1__PS EQU CYREG_PRT5_PS
oct1__SHIFT EQU 5
oct1__SLW EQU CYREG_PRT5_SLW

; oct2
oct2__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
oct2__0__MASK EQU 0x10
oct2__0__PC EQU CYREG_PRT5_PC4
oct2__0__PORT EQU 5
oct2__0__SHIFT EQU 4
oct2__AG EQU CYREG_PRT5_AG
oct2__AMUX EQU CYREG_PRT5_AMUX
oct2__BIE EQU CYREG_PRT5_BIE
oct2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
oct2__BYP EQU CYREG_PRT5_BYP
oct2__CTL EQU CYREG_PRT5_CTL
oct2__DM0 EQU CYREG_PRT5_DM0
oct2__DM1 EQU CYREG_PRT5_DM1
oct2__DM2 EQU CYREG_PRT5_DM2
oct2__DR EQU CYREG_PRT5_DR
oct2__INP_DIS EQU CYREG_PRT5_INP_DIS
oct2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
oct2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
oct2__LCD_EN EQU CYREG_PRT5_LCD_EN
oct2__MASK EQU 0x10
oct2__PORT EQU 5
oct2__PRT EQU CYREG_PRT5_PRT
oct2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
oct2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
oct2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
oct2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
oct2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
oct2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
oct2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
oct2__PS EQU CYREG_PRT5_PS
oct2__SHIFT EQU 4
oct2__SLW EQU CYREG_PRT5_SLW

; oct3
oct3__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
oct3__0__MASK EQU 0x80
oct3__0__PC EQU CYREG_PRT1_PC7
oct3__0__PORT EQU 1
oct3__0__SHIFT EQU 7
oct3__AG EQU CYREG_PRT1_AG
oct3__AMUX EQU CYREG_PRT1_AMUX
oct3__BIE EQU CYREG_PRT1_BIE
oct3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
oct3__BYP EQU CYREG_PRT1_BYP
oct3__CTL EQU CYREG_PRT1_CTL
oct3__DM0 EQU CYREG_PRT1_DM0
oct3__DM1 EQU CYREG_PRT1_DM1
oct3__DM2 EQU CYREG_PRT1_DM2
oct3__DR EQU CYREG_PRT1_DR
oct3__INP_DIS EQU CYREG_PRT1_INP_DIS
oct3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
oct3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
oct3__LCD_EN EQU CYREG_PRT1_LCD_EN
oct3__MASK EQU 0x80
oct3__PORT EQU 1
oct3__PRT EQU CYREG_PRT1_PRT
oct3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
oct3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
oct3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
oct3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
oct3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
oct3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
oct3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
oct3__PS EQU CYREG_PRT1_PS
oct3__SHIFT EQU 7
oct3__SLW EQU CYREG_PRT1_SLW

; oct4
oct4__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
oct4__0__MASK EQU 0x40
oct4__0__PC EQU CYREG_PRT1_PC6
oct4__0__PORT EQU 1
oct4__0__SHIFT EQU 6
oct4__AG EQU CYREG_PRT1_AG
oct4__AMUX EQU CYREG_PRT1_AMUX
oct4__BIE EQU CYREG_PRT1_BIE
oct4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
oct4__BYP EQU CYREG_PRT1_BYP
oct4__CTL EQU CYREG_PRT1_CTL
oct4__DM0 EQU CYREG_PRT1_DM0
oct4__DM1 EQU CYREG_PRT1_DM1
oct4__DM2 EQU CYREG_PRT1_DM2
oct4__DR EQU CYREG_PRT1_DR
oct4__INP_DIS EQU CYREG_PRT1_INP_DIS
oct4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
oct4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
oct4__LCD_EN EQU CYREG_PRT1_LCD_EN
oct4__MASK EQU 0x40
oct4__PORT EQU 1
oct4__PRT EQU CYREG_PRT1_PRT
oct4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
oct4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
oct4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
oct4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
oct4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
oct4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
oct4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
oct4__PS EQU CYREG_PRT1_PS
oct4__SHIFT EQU 6
oct4__SLW EQU CYREG_PRT1_SLW

; DMA_1
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_1__DRQ_NUMBER EQU 0
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 2
DMA_1__TERMIN_EN EQU 1
DMA_1__TERMIN_SEL EQU 8
DMA_1__TERMOUT0_EN EQU 0
DMA_1__TERMOUT0_SEL EQU 0
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

; DMA_2
DMA_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_2__DRQ_NUMBER EQU 1
DMA_2__NUMBEROF_TDS EQU 0
DMA_2__PRIORITY EQU 2
DMA_2__TERMIN_EN EQU 1
DMA_2__TERMIN_SEL EQU 10
DMA_2__TERMOUT0_EN EQU 1
DMA_2__TERMOUT0_SEL EQU 1
DMA_2__TERMOUT1_EN EQU 0
DMA_2__TERMOUT1_SEL EQU 0

; DMA_3
DMA_3__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_3__DRQ_NUMBER EQU 2
DMA_3__NUMBEROF_TDS EQU 0
DMA_3__PRIORITY EQU 2
DMA_3__TERMIN_EN EQU 0
DMA_3__TERMIN_SEL EQU 0
DMA_3__TERMOUT0_EN EQU 0
DMA_3__TERMOUT0_SEL EQU 0
DMA_3__TERMOUT1_EN EQU 0
DMA_3__TERMOUT1_SEL EQU 0

; DMA_4
DMA_4__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_4__DRQ_NUMBER EQU 3
DMA_4__NUMBEROF_TDS EQU 0
DMA_4__PRIORITY EQU 2
DMA_4__TERMIN_EN EQU 0
DMA_4__TERMIN_SEL EQU 0
DMA_4__TERMOUT0_EN EQU 0
DMA_4__TERMOUT0_SEL EQU 0
DMA_4__TERMOUT1_EN EQU 0
DMA_4__TERMOUT1_SEL EQU 0

; I2C_1
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 2
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
SCL_1__0__MASK EQU 0x08
SCL_1__0__PC EQU CYREG_IO_PC_PRT15_PC3
SCL_1__0__PORT EQU 15
SCL_1__0__SHIFT EQU 3
SCL_1__AG EQU CYREG_PRT15_AG
SCL_1__AMUX EQU CYREG_PRT15_AMUX
SCL_1__BIE EQU CYREG_PRT15_BIE
SCL_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SCL_1__BYP EQU CYREG_PRT15_BYP
SCL_1__CTL EQU CYREG_PRT15_CTL
SCL_1__DM0 EQU CYREG_PRT15_DM0
SCL_1__DM1 EQU CYREG_PRT15_DM1
SCL_1__DM2 EQU CYREG_PRT15_DM2
SCL_1__DR EQU CYREG_PRT15_DR
SCL_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SCL_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SCL_1__MASK EQU 0x08
SCL_1__PORT EQU 15
SCL_1__PRT EQU CYREG_PRT15_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SCL_1__PS EQU CYREG_PRT15_PS
SCL_1__SHIFT EQU 3
SCL_1__SLW EQU CYREG_PRT15_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
SDA_1__0__MASK EQU 0x04
SDA_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
SDA_1__0__PORT EQU 15
SDA_1__0__SHIFT EQU 2
SDA_1__AG EQU CYREG_PRT15_AG
SDA_1__AMUX EQU CYREG_PRT15_AMUX
SDA_1__BIE EQU CYREG_PRT15_BIE
SDA_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SDA_1__BYP EQU CYREG_PRT15_BYP
SDA_1__CTL EQU CYREG_PRT15_CTL
SDA_1__DM0 EQU CYREG_PRT15_DM0
SDA_1__DM1 EQU CYREG_PRT15_DM1
SDA_1__DM2 EQU CYREG_PRT15_DM2
SDA_1__DR EQU CYREG_PRT15_DR
SDA_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SDA_1__MASK EQU 0x04
SDA_1__PORT EQU 15
SDA_1__PRT EQU CYREG_PRT15_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SDA_1__PS EQU CYREG_PRT15_PS
SDA_1__SHIFT EQU 2
SDA_1__SLW EQU CYREG_PRT15_SLW

; joy_x
joy_x__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
joy_x__0__MASK EQU 0x04
joy_x__0__PC EQU CYREG_PRT0_PC2
joy_x__0__PORT EQU 0
joy_x__0__SHIFT EQU 2
joy_x__AG EQU CYREG_PRT0_AG
joy_x__AMUX EQU CYREG_PRT0_AMUX
joy_x__BIE EQU CYREG_PRT0_BIE
joy_x__BIT_MASK EQU CYREG_PRT0_BIT_MASK
joy_x__BYP EQU CYREG_PRT0_BYP
joy_x__CTL EQU CYREG_PRT0_CTL
joy_x__DM0 EQU CYREG_PRT0_DM0
joy_x__DM1 EQU CYREG_PRT0_DM1
joy_x__DM2 EQU CYREG_PRT0_DM2
joy_x__DR EQU CYREG_PRT0_DR
joy_x__INP_DIS EQU CYREG_PRT0_INP_DIS
joy_x__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
joy_x__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
joy_x__LCD_EN EQU CYREG_PRT0_LCD_EN
joy_x__MASK EQU 0x04
joy_x__PORT EQU 0
joy_x__PRT EQU CYREG_PRT0_PRT
joy_x__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
joy_x__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
joy_x__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
joy_x__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
joy_x__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
joy_x__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
joy_x__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
joy_x__PS EQU CYREG_PRT0_PS
joy_x__SHIFT EQU 2
joy_x__SLW EQU CYREG_PRT0_SLW

; joy_y
joy_y__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
joy_y__0__MASK EQU 0x08
joy_y__0__PC EQU CYREG_PRT0_PC3
joy_y__0__PORT EQU 0
joy_y__0__SHIFT EQU 3
joy_y__AG EQU CYREG_PRT0_AG
joy_y__AMUX EQU CYREG_PRT0_AMUX
joy_y__BIE EQU CYREG_PRT0_BIE
joy_y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
joy_y__BYP EQU CYREG_PRT0_BYP
joy_y__CTL EQU CYREG_PRT0_CTL
joy_y__DM0 EQU CYREG_PRT0_DM0
joy_y__DM1 EQU CYREG_PRT0_DM1
joy_y__DM2 EQU CYREG_PRT0_DM2
joy_y__DR EQU CYREG_PRT0_DR
joy_y__INP_DIS EQU CYREG_PRT0_INP_DIS
joy_y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
joy_y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
joy_y__LCD_EN EQU CYREG_PRT0_LCD_EN
joy_y__MASK EQU 0x08
joy_y__PORT EQU 0
joy_y__PRT EQU CYREG_PRT0_PRT
joy_y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
joy_y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
joy_y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
joy_y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
joy_y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
joy_y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
joy_y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
joy_y__PS EQU CYREG_PRT0_PS
joy_y__SHIFT EQU 3
joy_y__SLW EQU CYREG_PRT0_SLW

; knob1
knob1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
knob1__0__MASK EQU 0x01
knob1__0__PC EQU CYREG_PRT0_PC0
knob1__0__PORT EQU 0
knob1__0__SHIFT EQU 0
knob1__AG EQU CYREG_PRT0_AG
knob1__AMUX EQU CYREG_PRT0_AMUX
knob1__BIE EQU CYREG_PRT0_BIE
knob1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
knob1__BYP EQU CYREG_PRT0_BYP
knob1__CTL EQU CYREG_PRT0_CTL
knob1__DM0 EQU CYREG_PRT0_DM0
knob1__DM1 EQU CYREG_PRT0_DM1
knob1__DM2 EQU CYREG_PRT0_DM2
knob1__DR EQU CYREG_PRT0_DR
knob1__INP_DIS EQU CYREG_PRT0_INP_DIS
knob1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
knob1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
knob1__LCD_EN EQU CYREG_PRT0_LCD_EN
knob1__MASK EQU 0x01
knob1__PORT EQU 0
knob1__PRT EQU CYREG_PRT0_PRT
knob1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
knob1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
knob1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
knob1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
knob1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
knob1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
knob1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
knob1__PS EQU CYREG_PRT0_PS
knob1__SHIFT EQU 0
knob1__SLW EQU CYREG_PRT0_SLW

; knob2
knob2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
knob2__0__MASK EQU 0x02
knob2__0__PC EQU CYREG_PRT0_PC1
knob2__0__PORT EQU 0
knob2__0__SHIFT EQU 1
knob2__AG EQU CYREG_PRT0_AG
knob2__AMUX EQU CYREG_PRT0_AMUX
knob2__BIE EQU CYREG_PRT0_BIE
knob2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
knob2__BYP EQU CYREG_PRT0_BYP
knob2__CTL EQU CYREG_PRT0_CTL
knob2__DM0 EQU CYREG_PRT0_DM0
knob2__DM1 EQU CYREG_PRT0_DM1
knob2__DM2 EQU CYREG_PRT0_DM2
knob2__DR EQU CYREG_PRT0_DR
knob2__INP_DIS EQU CYREG_PRT0_INP_DIS
knob2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
knob2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
knob2__LCD_EN EQU CYREG_PRT0_LCD_EN
knob2__MASK EQU 0x02
knob2__PORT EQU 0
knob2__PRT EQU CYREG_PRT0_PRT
knob2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
knob2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
knob2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
knob2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
knob2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
knob2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
knob2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
knob2__PS EQU CYREG_PRT0_PS
knob2__SHIFT EQU 1
knob2__SLW EQU CYREG_PRT0_SLW

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
MISO_1__0__MASK EQU 0x01
MISO_1__0__PC EQU CYREG_IO_PC_PRT15_PC0
MISO_1__0__PORT EQU 15
MISO_1__0__SHIFT EQU 0
MISO_1__AG EQU CYREG_PRT15_AG
MISO_1__AMUX EQU CYREG_PRT15_AMUX
MISO_1__BIE EQU CYREG_PRT15_BIE
MISO_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MISO_1__BYP EQU CYREG_PRT15_BYP
MISO_1__CTL EQU CYREG_PRT15_CTL
MISO_1__DM0 EQU CYREG_PRT15_DM0
MISO_1__DM1 EQU CYREG_PRT15_DM1
MISO_1__DM2 EQU CYREG_PRT15_DM2
MISO_1__DR EQU CYREG_PRT15_DR
MISO_1__INP_DIS EQU CYREG_PRT15_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT15_LCD_EN
MISO_1__MASK EQU 0x01
MISO_1__PORT EQU 15
MISO_1__PRT EQU CYREG_PRT15_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MISO_1__PS EQU CYREG_PRT15_PS
MISO_1__SHIFT EQU 0
MISO_1__SLW EQU CYREG_PRT15_SLW

; MISO_2
MISO_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
MISO_2__0__MASK EQU 0x01
MISO_2__0__PC EQU CYREG_PRT5_PC0
MISO_2__0__PORT EQU 5
MISO_2__0__SHIFT EQU 0
MISO_2__AG EQU CYREG_PRT5_AG
MISO_2__AMUX EQU CYREG_PRT5_AMUX
MISO_2__BIE EQU CYREG_PRT5_BIE
MISO_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MISO_2__BYP EQU CYREG_PRT5_BYP
MISO_2__CTL EQU CYREG_PRT5_CTL
MISO_2__DM0 EQU CYREG_PRT5_DM0
MISO_2__DM1 EQU CYREG_PRT5_DM1
MISO_2__DM2 EQU CYREG_PRT5_DM2
MISO_2__DR EQU CYREG_PRT5_DR
MISO_2__INP_DIS EQU CYREG_PRT5_INP_DIS
MISO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MISO_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MISO_2__LCD_EN EQU CYREG_PRT5_LCD_EN
MISO_2__MASK EQU 0x01
MISO_2__PORT EQU 5
MISO_2__PRT EQU CYREG_PRT5_PRT
MISO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MISO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MISO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MISO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MISO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MISO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MISO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MISO_2__PS EQU CYREG_PRT5_PS
MISO_2__SHIFT EQU 0
MISO_2__SLW EQU CYREG_PRT5_SLW

; MISO_3
MISO_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
MISO_3__0__MASK EQU 0x04
MISO_3__0__PC EQU CYREG_PRT3_PC2
MISO_3__0__PORT EQU 3
MISO_3__0__SHIFT EQU 2
MISO_3__AG EQU CYREG_PRT3_AG
MISO_3__AMUX EQU CYREG_PRT3_AMUX
MISO_3__BIE EQU CYREG_PRT3_BIE
MISO_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MISO_3__BYP EQU CYREG_PRT3_BYP
MISO_3__CTL EQU CYREG_PRT3_CTL
MISO_3__DM0 EQU CYREG_PRT3_DM0
MISO_3__DM1 EQU CYREG_PRT3_DM1
MISO_3__DM2 EQU CYREG_PRT3_DM2
MISO_3__DR EQU CYREG_PRT3_DR
MISO_3__INP_DIS EQU CYREG_PRT3_INP_DIS
MISO_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MISO_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MISO_3__LCD_EN EQU CYREG_PRT3_LCD_EN
MISO_3__MASK EQU 0x04
MISO_3__PORT EQU 3
MISO_3__PRT EQU CYREG_PRT3_PRT
MISO_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MISO_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MISO_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MISO_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MISO_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MISO_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MISO_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MISO_3__PS EQU CYREG_PRT3_PS
MISO_3__SHIFT EQU 2
MISO_3__SLW EQU CYREG_PRT3_SLW

; MOSI_1
MOSI_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
MOSI_1__0__MASK EQU 0x02
MOSI_1__0__PC EQU CYREG_IO_PC_PRT15_PC1
MOSI_1__0__PORT EQU 15
MOSI_1__0__SHIFT EQU 1
MOSI_1__AG EQU CYREG_PRT15_AG
MOSI_1__AMUX EQU CYREG_PRT15_AMUX
MOSI_1__BIE EQU CYREG_PRT15_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT15_BYP
MOSI_1__CTL EQU CYREG_PRT15_CTL
MOSI_1__DM0 EQU CYREG_PRT15_DM0
MOSI_1__DM1 EQU CYREG_PRT15_DM1
MOSI_1__DM2 EQU CYREG_PRT15_DM2
MOSI_1__DR EQU CYREG_PRT15_DR
MOSI_1__INP_DIS EQU CYREG_PRT15_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT15_LCD_EN
MOSI_1__MASK EQU 0x02
MOSI_1__PORT EQU 15
MOSI_1__PRT EQU CYREG_PRT15_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT15_PS
MOSI_1__SHIFT EQU 1
MOSI_1__SLW EQU CYREG_PRT15_SLW

; MOSI_2
MOSI_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
MOSI_2__0__MASK EQU 0x02
MOSI_2__0__PC EQU CYREG_PRT5_PC1
MOSI_2__0__PORT EQU 5
MOSI_2__0__SHIFT EQU 1
MOSI_2__AG EQU CYREG_PRT5_AG
MOSI_2__AMUX EQU CYREG_PRT5_AMUX
MOSI_2__BIE EQU CYREG_PRT5_BIE
MOSI_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MOSI_2__BYP EQU CYREG_PRT5_BYP
MOSI_2__CTL EQU CYREG_PRT5_CTL
MOSI_2__DM0 EQU CYREG_PRT5_DM0
MOSI_2__DM1 EQU CYREG_PRT5_DM1
MOSI_2__DM2 EQU CYREG_PRT5_DM2
MOSI_2__DR EQU CYREG_PRT5_DR
MOSI_2__INP_DIS EQU CYREG_PRT5_INP_DIS
MOSI_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MOSI_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MOSI_2__LCD_EN EQU CYREG_PRT5_LCD_EN
MOSI_2__MASK EQU 0x02
MOSI_2__PORT EQU 5
MOSI_2__PRT EQU CYREG_PRT5_PRT
MOSI_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MOSI_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MOSI_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MOSI_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MOSI_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MOSI_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MOSI_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MOSI_2__PS EQU CYREG_PRT5_PS
MOSI_2__SHIFT EQU 1
MOSI_2__SLW EQU CYREG_PRT5_SLW

; MOSI_3
MOSI_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
MOSI_3__0__MASK EQU 0x08
MOSI_3__0__PC EQU CYREG_PRT3_PC3
MOSI_3__0__PORT EQU 3
MOSI_3__0__SHIFT EQU 3
MOSI_3__AG EQU CYREG_PRT3_AG
MOSI_3__AMUX EQU CYREG_PRT3_AMUX
MOSI_3__BIE EQU CYREG_PRT3_BIE
MOSI_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOSI_3__BYP EQU CYREG_PRT3_BYP
MOSI_3__CTL EQU CYREG_PRT3_CTL
MOSI_3__DM0 EQU CYREG_PRT3_DM0
MOSI_3__DM1 EQU CYREG_PRT3_DM1
MOSI_3__DM2 EQU CYREG_PRT3_DM2
MOSI_3__DR EQU CYREG_PRT3_DR
MOSI_3__INP_DIS EQU CYREG_PRT3_INP_DIS
MOSI_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOSI_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOSI_3__LCD_EN EQU CYREG_PRT3_LCD_EN
MOSI_3__MASK EQU 0x08
MOSI_3__PORT EQU 3
MOSI_3__PRT EQU CYREG_PRT3_PRT
MOSI_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOSI_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOSI_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOSI_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOSI_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOSI_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOSI_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOSI_3__PS EQU CYREG_PRT3_PS
MOSI_3__SHIFT EQU 3
MOSI_3__SLW EQU CYREG_PRT3_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
SCLK_1__0__MASK EQU 0x01
SCLK_1__0__PC EQU CYREG_PRT3_PC0
SCLK_1__0__PORT EQU 3
SCLK_1__0__SHIFT EQU 0
SCLK_1__AG EQU CYREG_PRT3_AG
SCLK_1__AMUX EQU CYREG_PRT3_AMUX
SCLK_1__BIE EQU CYREG_PRT3_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT3_BYP
SCLK_1__CTL EQU CYREG_PRT3_CTL
SCLK_1__DM0 EQU CYREG_PRT3_DM0
SCLK_1__DM1 EQU CYREG_PRT3_DM1
SCLK_1__DM2 EQU CYREG_PRT3_DM2
SCLK_1__DR EQU CYREG_PRT3_DR
SCLK_1__INP_DIS EQU CYREG_PRT3_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT3_LCD_EN
SCLK_1__MASK EQU 0x01
SCLK_1__PORT EQU 3
SCLK_1__PRT EQU CYREG_PRT3_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT3_PS
SCLK_1__SHIFT EQU 0
SCLK_1__SLW EQU CYREG_PRT3_SLW

; SCLK_2
SCLK_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
SCLK_2__0__MASK EQU 0x04
SCLK_2__0__PC EQU CYREG_PRT5_PC2
SCLK_2__0__PORT EQU 5
SCLK_2__0__SHIFT EQU 2
SCLK_2__AG EQU CYREG_PRT5_AG
SCLK_2__AMUX EQU CYREG_PRT5_AMUX
SCLK_2__BIE EQU CYREG_PRT5_BIE
SCLK_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SCLK_2__BYP EQU CYREG_PRT5_BYP
SCLK_2__CTL EQU CYREG_PRT5_CTL
SCLK_2__DM0 EQU CYREG_PRT5_DM0
SCLK_2__DM1 EQU CYREG_PRT5_DM1
SCLK_2__DM2 EQU CYREG_PRT5_DM2
SCLK_2__DR EQU CYREG_PRT5_DR
SCLK_2__INP_DIS EQU CYREG_PRT5_INP_DIS
SCLK_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SCLK_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SCLK_2__LCD_EN EQU CYREG_PRT5_LCD_EN
SCLK_2__MASK EQU 0x04
SCLK_2__PORT EQU 5
SCLK_2__PRT EQU CYREG_PRT5_PRT
SCLK_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SCLK_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SCLK_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SCLK_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SCLK_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SCLK_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SCLK_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SCLK_2__PS EQU CYREG_PRT5_PS
SCLK_2__SHIFT EQU 2
SCLK_2__SLW EQU CYREG_PRT5_SLW

; SCLK_3
SCLK_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
SCLK_3__0__MASK EQU 0x10
SCLK_3__0__PC EQU CYREG_PRT3_PC4
SCLK_3__0__PORT EQU 3
SCLK_3__0__SHIFT EQU 4
SCLK_3__AG EQU CYREG_PRT3_AG
SCLK_3__AMUX EQU CYREG_PRT3_AMUX
SCLK_3__BIE EQU CYREG_PRT3_BIE
SCLK_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SCLK_3__BYP EQU CYREG_PRT3_BYP
SCLK_3__CTL EQU CYREG_PRT3_CTL
SCLK_3__DM0 EQU CYREG_PRT3_DM0
SCLK_3__DM1 EQU CYREG_PRT3_DM1
SCLK_3__DM2 EQU CYREG_PRT3_DM2
SCLK_3__DR EQU CYREG_PRT3_DR
SCLK_3__INP_DIS EQU CYREG_PRT3_INP_DIS
SCLK_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SCLK_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SCLK_3__LCD_EN EQU CYREG_PRT3_LCD_EN
SCLK_3__MASK EQU 0x10
SCLK_3__PORT EQU 3
SCLK_3__PRT EQU CYREG_PRT3_PRT
SCLK_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SCLK_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SCLK_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SCLK_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SCLK_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SCLK_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SCLK_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SCLK_3__PS EQU CYREG_PRT3_PS
SCLK_3__SHIFT EQU 4
SCLK_3__SLW EQU CYREG_PRT3_SLW

; SPIM_1
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB09_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB09_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB09_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB09_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB09_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB09_F1
SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB14_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB14_ST
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02

; SPIS_1
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIS_1_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIS_1_BSPIS_BitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
SPIS_1_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIS_1_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIS_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIS_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
SPIS_1_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_1_BSPIS_RxStsReg__3__POS EQU 3
SPIS_1_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_1_BSPIS_RxStsReg__4__POS EQU 4
SPIS_1_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_1_BSPIS_RxStsReg__5__POS EQU 5
SPIS_1_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_RxStsReg__6__POS EQU 6
SPIS_1_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_1_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIS_1_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB01_ST
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SPIS_1_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SPIS_1_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SPIS_1_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SPIS_1_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SPIS_1_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SPIS_1_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SPIS_1_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_1_BSPIS_TxStsReg__0__POS EQU 0
SPIS_1_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_1_BSPIS_TxStsReg__1__POS EQU 1
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIS_1_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_1_BSPIS_TxStsReg__2__POS EQU 2
SPIS_1_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_TxStsReg__6__POS EQU 6
SPIS_1_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_1_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIS_1_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIS_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPIS_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPIS_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPIS_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_1_IntClock__INDEX EQU 0x03
SPIS_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_1_IntClock__PM_ACT_MSK EQU 0x08
SPIS_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_1_IntClock__PM_STBY_MSK EQU 0x08

; SPIS_2
SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIS_2_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIS_2_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIS_2_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIS_2_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIS_2_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIS_2_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIS_2_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIS_2_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SPIS_2_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIS_2_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
SPIS_2_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIS_2_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIS_2_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIS_2_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
SPIS_2_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIS_2_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPIS_2_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
SPIS_2_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIS_2_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIS_2_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIS_2_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
SPIS_2_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
SPIS_2_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
SPIS_2_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIS_2_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SPIS_2_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_2_BSPIS_RxStsReg__3__POS EQU 3
SPIS_2_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_2_BSPIS_RxStsReg__4__POS EQU 4
SPIS_2_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_2_BSPIS_RxStsReg__5__POS EQU 5
SPIS_2_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_2_BSPIS_RxStsReg__6__POS EQU 6
SPIS_2_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_2_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
SPIS_2_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIS_2_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SPIS_2_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SPIS_2_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB12_A0
SPIS_2_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB12_A1
SPIS_2_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SPIS_2_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB12_D0
SPIS_2_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB12_D1
SPIS_2_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIS_2_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SPIS_2_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB12_F0
SPIS_2_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB12_F1
SPIS_2_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_2_BSPIS_TxStsReg__0__POS EQU 0
SPIS_2_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_2_BSPIS_TxStsReg__1__POS EQU 1
SPIS_2_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIS_2_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIS_2_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_2_BSPIS_TxStsReg__2__POS EQU 2
SPIS_2_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_2_BSPIS_TxStsReg__6__POS EQU 6
SPIS_2_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_2_BSPIS_TxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIS_2_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIS_2_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIS_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIS_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIS_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIS_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_2_IntClock__INDEX EQU 0x02
SPIS_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_2_IntClock__PM_ACT_MSK EQU 0x04
SPIS_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_2_IntClock__PM_STBY_MSK EQU 0x04

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; button1
button1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
button1__0__MASK EQU 0x04
button1__0__PC EQU CYREG_PRT1_PC2
button1__0__PORT EQU 1
button1__0__SHIFT EQU 2
button1__AG EQU CYREG_PRT1_AG
button1__AMUX EQU CYREG_PRT1_AMUX
button1__BIE EQU CYREG_PRT1_BIE
button1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
button1__BYP EQU CYREG_PRT1_BYP
button1__CTL EQU CYREG_PRT1_CTL
button1__DM0 EQU CYREG_PRT1_DM0
button1__DM1 EQU CYREG_PRT1_DM1
button1__DM2 EQU CYREG_PRT1_DM2
button1__DR EQU CYREG_PRT1_DR
button1__INP_DIS EQU CYREG_PRT1_INP_DIS
button1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
button1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
button1__LCD_EN EQU CYREG_PRT1_LCD_EN
button1__MASK EQU 0x04
button1__PORT EQU 1
button1__PRT EQU CYREG_PRT1_PRT
button1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
button1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
button1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
button1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
button1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
button1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
button1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
button1__PS EQU CYREG_PRT1_PS
button1__SHIFT EQU 2
button1__SLW EQU CYREG_PRT1_SLW

; button2
button2__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
button2__0__MASK EQU 0x08
button2__0__PC EQU CYREG_PRT1_PC3
button2__0__PORT EQU 1
button2__0__SHIFT EQU 3
button2__AG EQU CYREG_PRT1_AG
button2__AMUX EQU CYREG_PRT1_AMUX
button2__BIE EQU CYREG_PRT1_BIE
button2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
button2__BYP EQU CYREG_PRT1_BYP
button2__CTL EQU CYREG_PRT1_CTL
button2__DM0 EQU CYREG_PRT1_DM0
button2__DM1 EQU CYREG_PRT1_DM1
button2__DM2 EQU CYREG_PRT1_DM2
button2__DR EQU CYREG_PRT1_DR
button2__INP_DIS EQU CYREG_PRT1_INP_DIS
button2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
button2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
button2__LCD_EN EQU CYREG_PRT1_LCD_EN
button2__MASK EQU 0x08
button2__PORT EQU 1
button2__PRT EQU CYREG_PRT1_PRT
button2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
button2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
button2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
button2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
button2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
button2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
button2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
button2__PS EQU CYREG_PRT1_PS
button2__SHIFT EQU 3
button2__SLW EQU CYREG_PRT1_SLW

; button3
button3__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
button3__0__MASK EQU 0x10
button3__0__PC EQU CYREG_PRT1_PC4
button3__0__PORT EQU 1
button3__0__SHIFT EQU 4
button3__AG EQU CYREG_PRT1_AG
button3__AMUX EQU CYREG_PRT1_AMUX
button3__BIE EQU CYREG_PRT1_BIE
button3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
button3__BYP EQU CYREG_PRT1_BYP
button3__CTL EQU CYREG_PRT1_CTL
button3__DM0 EQU CYREG_PRT1_DM0
button3__DM1 EQU CYREG_PRT1_DM1
button3__DM2 EQU CYREG_PRT1_DM2
button3__DR EQU CYREG_PRT1_DR
button3__INP_DIS EQU CYREG_PRT1_INP_DIS
button3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
button3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
button3__LCD_EN EQU CYREG_PRT1_LCD_EN
button3__MASK EQU 0x10
button3__PORT EQU 1
button3__PRT EQU CYREG_PRT1_PRT
button3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
button3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
button3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
button3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
button3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
button3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
button3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
button3__PS EQU CYREG_PRT1_PS
button3__SHIFT EQU 4
button3__SLW EQU CYREG_PRT1_SLW

; button4
button4__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
button4__0__MASK EQU 0x20
button4__0__PC EQU CYREG_PRT1_PC5
button4__0__PORT EQU 1
button4__0__SHIFT EQU 5
button4__AG EQU CYREG_PRT1_AG
button4__AMUX EQU CYREG_PRT1_AMUX
button4__BIE EQU CYREG_PRT1_BIE
button4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
button4__BYP EQU CYREG_PRT1_BYP
button4__CTL EQU CYREG_PRT1_CTL
button4__DM0 EQU CYREG_PRT1_DM0
button4__DM1 EQU CYREG_PRT1_DM1
button4__DM2 EQU CYREG_PRT1_DM2
button4__DR EQU CYREG_PRT1_DR
button4__INP_DIS EQU CYREG_PRT1_INP_DIS
button4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
button4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
button4__LCD_EN EQU CYREG_PRT1_LCD_EN
button4__MASK EQU 0x20
button4__PORT EQU 1
button4__PRT EQU CYREG_PRT1_PRT
button4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
button4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
button4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
button4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
button4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
button4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
button4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
button4__PS EQU CYREG_PRT1_PS
button4__SHIFT EQU 5
button4__SLW EQU CYREG_PRT1_SLW

; quad1_a
quad1_a__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
quad1_a__0__MASK EQU 0x08
quad1_a__0__PC EQU CYREG_PRT4_PC3
quad1_a__0__PORT EQU 4
quad1_a__0__SHIFT EQU 3
quad1_a__AG EQU CYREG_PRT4_AG
quad1_a__AMUX EQU CYREG_PRT4_AMUX
quad1_a__BIE EQU CYREG_PRT4_BIE
quad1_a__BIT_MASK EQU CYREG_PRT4_BIT_MASK
quad1_a__BYP EQU CYREG_PRT4_BYP
quad1_a__CTL EQU CYREG_PRT4_CTL
quad1_a__DM0 EQU CYREG_PRT4_DM0
quad1_a__DM1 EQU CYREG_PRT4_DM1
quad1_a__DM2 EQU CYREG_PRT4_DM2
quad1_a__DR EQU CYREG_PRT4_DR
quad1_a__INP_DIS EQU CYREG_PRT4_INP_DIS
quad1_a__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
quad1_a__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
quad1_a__LCD_EN EQU CYREG_PRT4_LCD_EN
quad1_a__MASK EQU 0x08
quad1_a__PORT EQU 4
quad1_a__PRT EQU CYREG_PRT4_PRT
quad1_a__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
quad1_a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
quad1_a__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
quad1_a__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
quad1_a__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
quad1_a__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
quad1_a__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
quad1_a__PS EQU CYREG_PRT4_PS
quad1_a__SHIFT EQU 3
quad1_a__SLW EQU CYREG_PRT4_SLW

; quad1_b
quad1_b__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
quad1_b__0__MASK EQU 0x04
quad1_b__0__PC EQU CYREG_PRT4_PC2
quad1_b__0__PORT EQU 4
quad1_b__0__SHIFT EQU 2
quad1_b__AG EQU CYREG_PRT4_AG
quad1_b__AMUX EQU CYREG_PRT4_AMUX
quad1_b__BIE EQU CYREG_PRT4_BIE
quad1_b__BIT_MASK EQU CYREG_PRT4_BIT_MASK
quad1_b__BYP EQU CYREG_PRT4_BYP
quad1_b__CTL EQU CYREG_PRT4_CTL
quad1_b__DM0 EQU CYREG_PRT4_DM0
quad1_b__DM1 EQU CYREG_PRT4_DM1
quad1_b__DM2 EQU CYREG_PRT4_DM2
quad1_b__DR EQU CYREG_PRT4_DR
quad1_b__INP_DIS EQU CYREG_PRT4_INP_DIS
quad1_b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
quad1_b__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
quad1_b__LCD_EN EQU CYREG_PRT4_LCD_EN
quad1_b__MASK EQU 0x04
quad1_b__PORT EQU 4
quad1_b__PRT EQU CYREG_PRT4_PRT
quad1_b__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
quad1_b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
quad1_b__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
quad1_b__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
quad1_b__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
quad1_b__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
quad1_b__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
quad1_b__PS EQU CYREG_PRT4_PS
quad1_b__SHIFT EQU 2
quad1_b__SLW EQU CYREG_PRT4_SLW

; vBusPin
vBusPin__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
vBusPin__0__MASK EQU 0x20
vBusPin__0__PC EQU CYREG_PRT0_PC5
vBusPin__0__PORT EQU 0
vBusPin__0__SHIFT EQU 5
vBusPin__AG EQU CYREG_PRT0_AG
vBusPin__AMUX EQU CYREG_PRT0_AMUX
vBusPin__BIE EQU CYREG_PRT0_BIE
vBusPin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
vBusPin__BYP EQU CYREG_PRT0_BYP
vBusPin__CTL EQU CYREG_PRT0_CTL
vBusPin__DM0 EQU CYREG_PRT0_DM0
vBusPin__DM1 EQU CYREG_PRT0_DM1
vBusPin__DM2 EQU CYREG_PRT0_DM2
vBusPin__DR EQU CYREG_PRT0_DR
vBusPin__INP_DIS EQU CYREG_PRT0_INP_DIS
vBusPin__INTSTAT EQU CYREG_PICU0_INTSTAT
vBusPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
vBusPin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
vBusPin__LCD_EN EQU CYREG_PRT0_LCD_EN
vBusPin__MASK EQU 0x20
vBusPin__PORT EQU 0
vBusPin__PRT EQU CYREG_PRT0_PRT
vBusPin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
vBusPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
vBusPin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
vBusPin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
vBusPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
vBusPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
vBusPin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
vBusPin__PS EQU CYREG_PRT0_PS
vBusPin__SHIFT EQU 5
vBusPin__SLW EQU CYREG_PRT0_SLW
vBusPin__SNAP EQU CYREG_PICU0_SNAP

; LED_TEST
LED_TEST__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
LED_TEST__0__MASK EQU 0x40
LED_TEST__0__PC EQU CYREG_PRT5_PC6
LED_TEST__0__PORT EQU 5
LED_TEST__0__SHIFT EQU 6
LED_TEST__AG EQU CYREG_PRT5_AG
LED_TEST__AMUX EQU CYREG_PRT5_AMUX
LED_TEST__BIE EQU CYREG_PRT5_BIE
LED_TEST__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED_TEST__BYP EQU CYREG_PRT5_BYP
LED_TEST__CTL EQU CYREG_PRT5_CTL
LED_TEST__DM0 EQU CYREG_PRT5_DM0
LED_TEST__DM1 EQU CYREG_PRT5_DM1
LED_TEST__DM2 EQU CYREG_PRT5_DM2
LED_TEST__DR EQU CYREG_PRT5_DR
LED_TEST__INP_DIS EQU CYREG_PRT5_INP_DIS
LED_TEST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED_TEST__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED_TEST__LCD_EN EQU CYREG_PRT5_LCD_EN
LED_TEST__MASK EQU 0x40
LED_TEST__PORT EQU 5
LED_TEST__PRT EQU CYREG_PRT5_PRT
LED_TEST__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED_TEST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED_TEST__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED_TEST__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED_TEST__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED_TEST__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED_TEST__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED_TEST__PS EQU CYREG_PRT5_PS
LED_TEST__SHIFT EQU 6
LED_TEST__SLW EQU CYREG_PRT5_SLW

; LED_red1
LED_red1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
LED_red1__0__MASK EQU 0x08
LED_red1__0__PC EQU CYREG_PRT12_PC3
LED_red1__0__PORT EQU 12
LED_red1__0__SHIFT EQU 3
LED_red1__AG EQU CYREG_PRT12_AG
LED_red1__BIE EQU CYREG_PRT12_BIE
LED_red1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_red1__BYP EQU CYREG_PRT12_BYP
LED_red1__DM0 EQU CYREG_PRT12_DM0
LED_red1__DM1 EQU CYREG_PRT12_DM1
LED_red1__DM2 EQU CYREG_PRT12_DM2
LED_red1__DR EQU CYREG_PRT12_DR
LED_red1__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_red1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED_red1__MASK EQU 0x08
LED_red1__PORT EQU 12
LED_red1__PRT EQU CYREG_PRT12_PRT
LED_red1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_red1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_red1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_red1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_red1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_red1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_red1__PS EQU CYREG_PRT12_PS
LED_red1__SHIFT EQU 3
LED_red1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_red1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_red1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_red1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_red1__SLW EQU CYREG_PRT12_SLW

; LED_red2
LED_red2__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
LED_red2__0__MASK EQU 0x40
LED_red2__0__PC EQU CYREG_PRT3_PC6
LED_red2__0__PORT EQU 3
LED_red2__0__SHIFT EQU 6
LED_red2__AG EQU CYREG_PRT3_AG
LED_red2__AMUX EQU CYREG_PRT3_AMUX
LED_red2__BIE EQU CYREG_PRT3_BIE
LED_red2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED_red2__BYP EQU CYREG_PRT3_BYP
LED_red2__CTL EQU CYREG_PRT3_CTL
LED_red2__DM0 EQU CYREG_PRT3_DM0
LED_red2__DM1 EQU CYREG_PRT3_DM1
LED_red2__DM2 EQU CYREG_PRT3_DM2
LED_red2__DR EQU CYREG_PRT3_DR
LED_red2__INP_DIS EQU CYREG_PRT3_INP_DIS
LED_red2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED_red2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED_red2__LCD_EN EQU CYREG_PRT3_LCD_EN
LED_red2__MASK EQU 0x40
LED_red2__PORT EQU 3
LED_red2__PRT EQU CYREG_PRT3_PRT
LED_red2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED_red2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED_red2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED_red2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED_red2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED_red2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED_red2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED_red2__PS EQU CYREG_PRT3_PS
LED_red2__SHIFT EQU 6
LED_red2__SLW EQU CYREG_PRT3_SLW

; testpin1
testpin1__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
testpin1__0__MASK EQU 0x10
testpin1__0__PC EQU CYREG_PRT6_PC4
testpin1__0__PORT EQU 6
testpin1__0__SHIFT EQU 4
testpin1__AG EQU CYREG_PRT6_AG
testpin1__AMUX EQU CYREG_PRT6_AMUX
testpin1__BIE EQU CYREG_PRT6_BIE
testpin1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
testpin1__BYP EQU CYREG_PRT6_BYP
testpin1__CTL EQU CYREG_PRT6_CTL
testpin1__DM0 EQU CYREG_PRT6_DM0
testpin1__DM1 EQU CYREG_PRT6_DM1
testpin1__DM2 EQU CYREG_PRT6_DM2
testpin1__DR EQU CYREG_PRT6_DR
testpin1__INP_DIS EQU CYREG_PRT6_INP_DIS
testpin1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
testpin1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
testpin1__LCD_EN EQU CYREG_PRT6_LCD_EN
testpin1__MASK EQU 0x10
testpin1__PORT EQU 6
testpin1__PRT EQU CYREG_PRT6_PRT
testpin1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
testpin1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
testpin1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
testpin1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
testpin1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
testpin1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
testpin1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
testpin1__PS EQU CYREG_PRT6_PS
testpin1__SHIFT EQU 4
testpin1__SLW EQU CYREG_PRT6_SLW

; testpin2
testpin2__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
testpin2__0__MASK EQU 0x20
testpin2__0__PC EQU CYREG_PRT6_PC5
testpin2__0__PORT EQU 6
testpin2__0__SHIFT EQU 5
testpin2__AG EQU CYREG_PRT6_AG
testpin2__AMUX EQU CYREG_PRT6_AMUX
testpin2__BIE EQU CYREG_PRT6_BIE
testpin2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
testpin2__BYP EQU CYREG_PRT6_BYP
testpin2__CTL EQU CYREG_PRT6_CTL
testpin2__DM0 EQU CYREG_PRT6_DM0
testpin2__DM1 EQU CYREG_PRT6_DM1
testpin2__DM2 EQU CYREG_PRT6_DM2
testpin2__DR EQU CYREG_PRT6_DR
testpin2__INP_DIS EQU CYREG_PRT6_INP_DIS
testpin2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
testpin2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
testpin2__LCD_EN EQU CYREG_PRT6_LCD_EN
testpin2__MASK EQU 0x20
testpin2__PORT EQU 6
testpin2__PRT EQU CYREG_PRT6_PRT
testpin2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
testpin2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
testpin2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
testpin2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
testpin2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
testpin2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
testpin2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
testpin2__PS EQU CYREG_PRT6_PS
testpin2__SHIFT EQU 5
testpin2__SLW EQU CYREG_PRT6_SLW

; testpin3
testpin3__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
testpin3__0__MASK EQU 0x40
testpin3__0__PC EQU CYREG_PRT6_PC6
testpin3__0__PORT EQU 6
testpin3__0__SHIFT EQU 6
testpin3__AG EQU CYREG_PRT6_AG
testpin3__AMUX EQU CYREG_PRT6_AMUX
testpin3__BIE EQU CYREG_PRT6_BIE
testpin3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
testpin3__BYP EQU CYREG_PRT6_BYP
testpin3__CTL EQU CYREG_PRT6_CTL
testpin3__DM0 EQU CYREG_PRT6_DM0
testpin3__DM1 EQU CYREG_PRT6_DM1
testpin3__DM2 EQU CYREG_PRT6_DM2
testpin3__DR EQU CYREG_PRT6_DR
testpin3__INP_DIS EQU CYREG_PRT6_INP_DIS
testpin3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
testpin3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
testpin3__LCD_EN EQU CYREG_PRT6_LCD_EN
testpin3__MASK EQU 0x40
testpin3__PORT EQU 6
testpin3__PRT EQU CYREG_PRT6_PRT
testpin3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
testpin3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
testpin3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
testpin3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
testpin3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
testpin3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
testpin3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
testpin3__PS EQU CYREG_PRT6_PS
testpin3__SHIFT EQU 6
testpin3__SLW EQU CYREG_PRT6_SLW

; testpin4
testpin4__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
testpin4__0__MASK EQU 0x80
testpin4__0__PC EQU CYREG_PRT6_PC7
testpin4__0__PORT EQU 6
testpin4__0__SHIFT EQU 7
testpin4__AG EQU CYREG_PRT6_AG
testpin4__AMUX EQU CYREG_PRT6_AMUX
testpin4__BIE EQU CYREG_PRT6_BIE
testpin4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
testpin4__BYP EQU CYREG_PRT6_BYP
testpin4__CTL EQU CYREG_PRT6_CTL
testpin4__DM0 EQU CYREG_PRT6_DM0
testpin4__DM1 EQU CYREG_PRT6_DM1
testpin4__DM2 EQU CYREG_PRT6_DM2
testpin4__DR EQU CYREG_PRT6_DR
testpin4__INP_DIS EQU CYREG_PRT6_INP_DIS
testpin4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
testpin4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
testpin4__LCD_EN EQU CYREG_PRT6_LCD_EN
testpin4__MASK EQU 0x80
testpin4__PORT EQU 6
testpin4__PRT EQU CYREG_PRT6_PRT
testpin4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
testpin4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
testpin4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
testpin4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
testpin4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
testpin4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
testpin4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
testpin4__PS EQU CYREG_PRT6_PS
testpin4__SHIFT EQU 7
testpin4__SLW EQU CYREG_PRT6_SLW

; testpin5
testpin5__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
testpin5__0__MASK EQU 0x10
testpin5__0__PC EQU CYREG_PRT12_PC4
testpin5__0__PORT EQU 12
testpin5__0__SHIFT EQU 4
testpin5__AG EQU CYREG_PRT12_AG
testpin5__BIE EQU CYREG_PRT12_BIE
testpin5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
testpin5__BYP EQU CYREG_PRT12_BYP
testpin5__DM0 EQU CYREG_PRT12_DM0
testpin5__DM1 EQU CYREG_PRT12_DM1
testpin5__DM2 EQU CYREG_PRT12_DM2
testpin5__DR EQU CYREG_PRT12_DR
testpin5__INP_DIS EQU CYREG_PRT12_INP_DIS
testpin5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
testpin5__MASK EQU 0x10
testpin5__PORT EQU 12
testpin5__PRT EQU CYREG_PRT12_PRT
testpin5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
testpin5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
testpin5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
testpin5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
testpin5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
testpin5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
testpin5__PS EQU CYREG_PRT12_PS
testpin5__SHIFT EQU 4
testpin5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
testpin5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
testpin5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
testpin5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
testpin5__SLW EQU CYREG_PRT12_SLW

; testpin6
testpin6__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
testpin6__0__MASK EQU 0x01
testpin6__0__PC EQU CYREG_PRT2_PC0
testpin6__0__PORT EQU 2
testpin6__0__SHIFT EQU 0
testpin6__AG EQU CYREG_PRT2_AG
testpin6__AMUX EQU CYREG_PRT2_AMUX
testpin6__BIE EQU CYREG_PRT2_BIE
testpin6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
testpin6__BYP EQU CYREG_PRT2_BYP
testpin6__CTL EQU CYREG_PRT2_CTL
testpin6__DM0 EQU CYREG_PRT2_DM0
testpin6__DM1 EQU CYREG_PRT2_DM1
testpin6__DM2 EQU CYREG_PRT2_DM2
testpin6__DR EQU CYREG_PRT2_DR
testpin6__INP_DIS EQU CYREG_PRT2_INP_DIS
testpin6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
testpin6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
testpin6__LCD_EN EQU CYREG_PRT2_LCD_EN
testpin6__MASK EQU 0x01
testpin6__PORT EQU 2
testpin6__PRT EQU CYREG_PRT2_PRT
testpin6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
testpin6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
testpin6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
testpin6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
testpin6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
testpin6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
testpin6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
testpin6__PS EQU CYREG_PRT2_PS
testpin6__SHIFT EQU 0
testpin6__SLW EQU CYREG_PRT2_SLW

; QuadDec_1
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

; LED_amber1
LED_amber1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
LED_amber1__0__MASK EQU 0x02
LED_amber1__0__PC EQU CYREG_PRT4_PC1
LED_amber1__0__PORT EQU 4
LED_amber1__0__SHIFT EQU 1
LED_amber1__AG EQU CYREG_PRT4_AG
LED_amber1__AMUX EQU CYREG_PRT4_AMUX
LED_amber1__BIE EQU CYREG_PRT4_BIE
LED_amber1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_amber1__BYP EQU CYREG_PRT4_BYP
LED_amber1__CTL EQU CYREG_PRT4_CTL
LED_amber1__DM0 EQU CYREG_PRT4_DM0
LED_amber1__DM1 EQU CYREG_PRT4_DM1
LED_amber1__DM2 EQU CYREG_PRT4_DM2
LED_amber1__DR EQU CYREG_PRT4_DR
LED_amber1__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_amber1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED_amber1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_amber1__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_amber1__MASK EQU 0x02
LED_amber1__PORT EQU 4
LED_amber1__PRT EQU CYREG_PRT4_PRT
LED_amber1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_amber1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_amber1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_amber1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_amber1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_amber1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_amber1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_amber1__PS EQU CYREG_PRT4_PS
LED_amber1__SHIFT EQU 1
LED_amber1__SLW EQU CYREG_PRT4_SLW

; LED_amber2
LED_amber2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
LED_amber2__0__MASK EQU 0x02
LED_amber2__0__PC EQU CYREG_PRT12_PC1
LED_amber2__0__PORT EQU 12
LED_amber2__0__SHIFT EQU 1
LED_amber2__AG EQU CYREG_PRT12_AG
LED_amber2__BIE EQU CYREG_PRT12_BIE
LED_amber2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_amber2__BYP EQU CYREG_PRT12_BYP
LED_amber2__DM0 EQU CYREG_PRT12_DM0
LED_amber2__DM1 EQU CYREG_PRT12_DM1
LED_amber2__DM2 EQU CYREG_PRT12_DM2
LED_amber2__DR EQU CYREG_PRT12_DR
LED_amber2__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_amber2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED_amber2__MASK EQU 0x02
LED_amber2__PORT EQU 12
LED_amber2__PRT EQU CYREG_PRT12_PRT
LED_amber2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_amber2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_amber2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_amber2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_amber2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_amber2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_amber2__PS EQU CYREG_PRT12_PS
LED_amber2__SHIFT EQU 1
LED_amber2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_amber2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_amber2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_amber2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_amber2__SLW EQU CYREG_PRT12_SLW

; LED_amber3
LED_amber3__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LED_amber3__0__MASK EQU 0x01
LED_amber3__0__PC EQU CYREG_PRT12_PC0
LED_amber3__0__PORT EQU 12
LED_amber3__0__SHIFT EQU 0
LED_amber3__AG EQU CYREG_PRT12_AG
LED_amber3__BIE EQU CYREG_PRT12_BIE
LED_amber3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_amber3__BYP EQU CYREG_PRT12_BYP
LED_amber3__DM0 EQU CYREG_PRT12_DM0
LED_amber3__DM1 EQU CYREG_PRT12_DM1
LED_amber3__DM2 EQU CYREG_PRT12_DM2
LED_amber3__DR EQU CYREG_PRT12_DR
LED_amber3__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_amber3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED_amber3__MASK EQU 0x01
LED_amber3__PORT EQU 12
LED_amber3__PRT EQU CYREG_PRT12_PRT
LED_amber3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_amber3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_amber3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_amber3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_amber3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_amber3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_amber3__PS EQU CYREG_PRT12_PS
LED_amber3__SHIFT EQU 0
LED_amber3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_amber3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_amber3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_amber3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_amber3__SLW EQU CYREG_PRT12_SLW

; LED_amber4
LED_amber4__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
LED_amber4__0__MASK EQU 0x80
LED_amber4__0__PC EQU CYREG_PRT3_PC7
LED_amber4__0__PORT EQU 3
LED_amber4__0__SHIFT EQU 7
LED_amber4__AG EQU CYREG_PRT3_AG
LED_amber4__AMUX EQU CYREG_PRT3_AMUX
LED_amber4__BIE EQU CYREG_PRT3_BIE
LED_amber4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED_amber4__BYP EQU CYREG_PRT3_BYP
LED_amber4__CTL EQU CYREG_PRT3_CTL
LED_amber4__DM0 EQU CYREG_PRT3_DM0
LED_amber4__DM1 EQU CYREG_PRT3_DM1
LED_amber4__DM2 EQU CYREG_PRT3_DM2
LED_amber4__DR EQU CYREG_PRT3_DR
LED_amber4__INP_DIS EQU CYREG_PRT3_INP_DIS
LED_amber4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED_amber4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED_amber4__LCD_EN EQU CYREG_PRT3_LCD_EN
LED_amber4__MASK EQU 0x80
LED_amber4__PORT EQU 3
LED_amber4__PRT EQU CYREG_PRT3_PRT
LED_amber4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED_amber4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED_amber4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED_amber4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED_amber4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED_amber4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED_amber4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED_amber4__PS EQU CYREG_PRT3_PS
LED_amber4__SHIFT EQU 7
LED_amber4__SLW EQU CYREG_PRT3_SLW

; LED_green1
LED_green1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
LED_green1__0__MASK EQU 0x04
LED_green1__0__PC EQU CYREG_PRT12_PC2
LED_green1__0__PORT EQU 12
LED_green1__0__SHIFT EQU 2
LED_green1__AG EQU CYREG_PRT12_AG
LED_green1__BIE EQU CYREG_PRT12_BIE
LED_green1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_green1__BYP EQU CYREG_PRT12_BYP
LED_green1__DM0 EQU CYREG_PRT12_DM0
LED_green1__DM1 EQU CYREG_PRT12_DM1
LED_green1__DM2 EQU CYREG_PRT12_DM2
LED_green1__DR EQU CYREG_PRT12_DR
LED_green1__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_green1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED_green1__MASK EQU 0x04
LED_green1__PORT EQU 12
LED_green1__PRT EQU CYREG_PRT12_PRT
LED_green1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_green1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_green1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_green1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_green1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_green1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_green1__PS EQU CYREG_PRT12_PS
LED_green1__SHIFT EQU 2
LED_green1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_green1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_green1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_green1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_green1__SLW EQU CYREG_PRT12_SLW

; LED_green2
LED_green2__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
LED_green2__0__MASK EQU 0x01
LED_green2__0__PC EQU CYREG_PRT4_PC0
LED_green2__0__PORT EQU 4
LED_green2__0__SHIFT EQU 0
LED_green2__AG EQU CYREG_PRT4_AG
LED_green2__AMUX EQU CYREG_PRT4_AMUX
LED_green2__BIE EQU CYREG_PRT4_BIE
LED_green2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_green2__BYP EQU CYREG_PRT4_BYP
LED_green2__CTL EQU CYREG_PRT4_CTL
LED_green2__DM0 EQU CYREG_PRT4_DM0
LED_green2__DM1 EQU CYREG_PRT4_DM1
LED_green2__DM2 EQU CYREG_PRT4_DM2
LED_green2__DR EQU CYREG_PRT4_DR
LED_green2__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_green2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED_green2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_green2__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_green2__MASK EQU 0x01
LED_green2__PORT EQU 4
LED_green2__PRT EQU CYREG_PRT4_PRT
LED_green2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_green2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_green2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_green2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_green2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_green2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_green2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_green2__PS EQU CYREG_PRT4_PS
LED_green2__SHIFT EQU 0
LED_green2__SLW EQU CYREG_PRT4_SLW

; edit_button
edit_button__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
edit_button__0__MASK EQU 0x08
edit_button__0__PC EQU CYREG_PRT2_PC3
edit_button__0__PORT EQU 2
edit_button__0__SHIFT EQU 3
edit_button__AG EQU CYREG_PRT2_AG
edit_button__AMUX EQU CYREG_PRT2_AMUX
edit_button__BIE EQU CYREG_PRT2_BIE
edit_button__BIT_MASK EQU CYREG_PRT2_BIT_MASK
edit_button__BYP EQU CYREG_PRT2_BYP
edit_button__CTL EQU CYREG_PRT2_CTL
edit_button__DM0 EQU CYREG_PRT2_DM0
edit_button__DM1 EQU CYREG_PRT2_DM1
edit_button__DM2 EQU CYREG_PRT2_DM2
edit_button__DR EQU CYREG_PRT2_DR
edit_button__INP_DIS EQU CYREG_PRT2_INP_DIS
edit_button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
edit_button__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
edit_button__LCD_EN EQU CYREG_PRT2_LCD_EN
edit_button__MASK EQU 0x08
edit_button__PORT EQU 2
edit_button__PRT EQU CYREG_PRT2_PRT
edit_button__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
edit_button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
edit_button__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
edit_button__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
edit_button__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
edit_button__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
edit_button__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
edit_button__PS EQU CYREG_PRT2_PS
edit_button__SHIFT EQU 3
edit_button__SLW EQU CYREG_PRT2_SLW

; isr_SPI1_ss
isr_SPI1_ss__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SPI1_ss__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SPI1_ss__INTC_MASK EQU 0x08
isr_SPI1_ss__INTC_NUMBER EQU 3
isr_SPI1_ss__INTC_PRIOR_NUM EQU 4
isr_SPI1_ss__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_SPI1_ss__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SPI1_ss__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_SPI2_ss
isr_SPI2_ss__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SPI2_ss__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SPI2_ss__INTC_MASK EQU 0x20
isr_SPI2_ss__INTC_NUMBER EQU 5
isr_SPI2_ss__INTC_PRIOR_NUM EQU 3
isr_SPI2_ss__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_SPI2_ss__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SPI2_ss__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; my_Vbus_ISR
my_Vbus_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
my_Vbus_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
my_Vbus_ISR__INTC_MASK EQU 0x10
my_Vbus_ISR__INTC_NUMBER EQU 4
my_Vbus_ISR__INTC_PRIOR_NUM EQU 6
my_Vbus_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
my_Vbus_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
my_Vbus_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; enter_button
enter_button__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
enter_button__0__MASK EQU 0x10
enter_button__0__PC EQU CYREG_PRT2_PC4
enter_button__0__PORT EQU 2
enter_button__0__SHIFT EQU 4
enter_button__AG EQU CYREG_PRT2_AG
enter_button__AMUX EQU CYREG_PRT2_AMUX
enter_button__BIE EQU CYREG_PRT2_BIE
enter_button__BIT_MASK EQU CYREG_PRT2_BIT_MASK
enter_button__BYP EQU CYREG_PRT2_BYP
enter_button__CTL EQU CYREG_PRT2_CTL
enter_button__DM0 EQU CYREG_PRT2_DM0
enter_button__DM1 EQU CYREG_PRT2_DM1
enter_button__DM2 EQU CYREG_PRT2_DM2
enter_button__DR EQU CYREG_PRT2_DR
enter_button__INP_DIS EQU CYREG_PRT2_INP_DIS
enter_button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
enter_button__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
enter_button__LCD_EN EQU CYREG_PRT2_LCD_EN
enter_button__MASK EQU 0x10
enter_button__PORT EQU 2
enter_button__PRT EQU CYREG_PRT2_PRT
enter_button__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
enter_button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
enter_button__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
enter_button__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
enter_button__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
enter_button__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
enter_button__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
enter_button__PS EQU CYREG_PRT2_PS
enter_button__SHIFT EQU 4
enter_button__SLW EQU CYREG_PRT2_SLW

; neck1_button
neck1_button__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
neck1_button__0__MASK EQU 0x02
neck1_button__0__PC EQU CYREG_PRT2_PC1
neck1_button__0__PORT EQU 2
neck1_button__0__SHIFT EQU 1
neck1_button__AG EQU CYREG_PRT2_AG
neck1_button__AMUX EQU CYREG_PRT2_AMUX
neck1_button__BIE EQU CYREG_PRT2_BIE
neck1_button__BIT_MASK EQU CYREG_PRT2_BIT_MASK
neck1_button__BYP EQU CYREG_PRT2_BYP
neck1_button__CTL EQU CYREG_PRT2_CTL
neck1_button__DM0 EQU CYREG_PRT2_DM0
neck1_button__DM1 EQU CYREG_PRT2_DM1
neck1_button__DM2 EQU CYREG_PRT2_DM2
neck1_button__DR EQU CYREG_PRT2_DR
neck1_button__INP_DIS EQU CYREG_PRT2_INP_DIS
neck1_button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
neck1_button__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
neck1_button__LCD_EN EQU CYREG_PRT2_LCD_EN
neck1_button__MASK EQU 0x02
neck1_button__PORT EQU 2
neck1_button__PRT EQU CYREG_PRT2_PRT
neck1_button__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
neck1_button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
neck1_button__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
neck1_button__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
neck1_button__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
neck1_button__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
neck1_button__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
neck1_button__PS EQU CYREG_PRT2_PS
neck1_button__SHIFT EQU 1
neck1_button__SLW EQU CYREG_PRT2_SLW

; neck2_button
neck2_button__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
neck2_button__0__MASK EQU 0x04
neck2_button__0__PC EQU CYREG_PRT2_PC2
neck2_button__0__PORT EQU 2
neck2_button__0__SHIFT EQU 2
neck2_button__AG EQU CYREG_PRT2_AG
neck2_button__AMUX EQU CYREG_PRT2_AMUX
neck2_button__BIE EQU CYREG_PRT2_BIE
neck2_button__BIT_MASK EQU CYREG_PRT2_BIT_MASK
neck2_button__BYP EQU CYREG_PRT2_BYP
neck2_button__CTL EQU CYREG_PRT2_CTL
neck2_button__DM0 EQU CYREG_PRT2_DM0
neck2_button__DM1 EQU CYREG_PRT2_DM1
neck2_button__DM2 EQU CYREG_PRT2_DM2
neck2_button__DR EQU CYREG_PRT2_DR
neck2_button__INP_DIS EQU CYREG_PRT2_INP_DIS
neck2_button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
neck2_button__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
neck2_button__LCD_EN EQU CYREG_PRT2_LCD_EN
neck2_button__MASK EQU 0x04
neck2_button__PORT EQU 2
neck2_button__PRT EQU CYREG_PRT2_PRT
neck2_button__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
neck2_button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
neck2_button__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
neck2_button__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
neck2_button__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
neck2_button__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
neck2_button__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
neck2_button__PS EQU CYREG_PRT2_PS
neck2_button__SHIFT EQU 2
neck2_button__SLW EQU CYREG_PRT2_SLW

; ADC_SAR_Seq_1
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB05_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB05_ST
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 4
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 3
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 4
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x04
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x10
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x10
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_Seq_1_SAR_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_Seq_1_SAR_Bypass__0__MASK EQU 0x10
ADC_SAR_Seq_1_SAR_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_Seq_1_SAR_Bypass__0__PORT EQU 0
ADC_SAR_Seq_1_SAR_Bypass__0__SHIFT EQU 4
ADC_SAR_Seq_1_SAR_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_Seq_1_SAR_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_Seq_1_SAR_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_Seq_1_SAR_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_Seq_1_SAR_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_Seq_1_SAR_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_Seq_1_SAR_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_Seq_1_SAR_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_Seq_1_SAR_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_Seq_1_SAR_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_Seq_1_SAR_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_Seq_1_SAR_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_Seq_1_SAR_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_Seq_1_SAR_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_Seq_1_SAR_Bypass__MASK EQU 0x10
ADC_SAR_Seq_1_SAR_Bypass__PORT EQU 0
ADC_SAR_Seq_1_SAR_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_Seq_1_SAR_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_Seq_1_SAR_Bypass__SHIFT EQU 4
ADC_SAR_Seq_1_SAR_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 5
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 3
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 5
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

; encoder_button
encoder_button__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
encoder_button__0__MASK EQU 0x80
encoder_button__0__PC EQU CYREG_PRT5_PC7
encoder_button__0__PORT EQU 5
encoder_button__0__SHIFT EQU 7
encoder_button__AG EQU CYREG_PRT5_AG
encoder_button__AMUX EQU CYREG_PRT5_AMUX
encoder_button__BIE EQU CYREG_PRT5_BIE
encoder_button__BIT_MASK EQU CYREG_PRT5_BIT_MASK
encoder_button__BYP EQU CYREG_PRT5_BYP
encoder_button__CTL EQU CYREG_PRT5_CTL
encoder_button__DM0 EQU CYREG_PRT5_DM0
encoder_button__DM1 EQU CYREG_PRT5_DM1
encoder_button__DM2 EQU CYREG_PRT5_DM2
encoder_button__DR EQU CYREG_PRT5_DR
encoder_button__INP_DIS EQU CYREG_PRT5_INP_DIS
encoder_button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
encoder_button__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
encoder_button__LCD_EN EQU CYREG_PRT5_LCD_EN
encoder_button__MASK EQU 0x80
encoder_button__PORT EQU 5
encoder_button__PRT EQU CYREG_PRT5_PRT
encoder_button__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
encoder_button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
encoder_button__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
encoder_button__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
encoder_button__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
encoder_button__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
encoder_button__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
encoder_button__PS EQU CYREG_PRT5_PS
encoder_button__SHIFT EQU 7
encoder_button__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 78000000
BCLK__BUS_CLK__KHZ EQU 78000
BCLK__BUS_CLK__MHZ EQU 78
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008029
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0xf00
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000003F
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
