# 16-bit microprocessor using Verilog HDL
A final year undergraduate major project. (Dec 2019 - Mar 2020)
- Developed 18 executable instructions and 7 components of a processor using Verilog HDL on Xilinix ISE.
- All modules were verified and tested individually and combined on ISim simulator.

---
**Documents**
- [Final submitted report](<Major Project Full Report.pdf>)
- [Final presentation](<Major Project PPT.pdf>)

---
**Files**
1. [Top module]
2. [ALU]
3. [Decoder]
4. [Memory]
5. [Register]
6. [Flag Register] 
