INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:53:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 buffer27/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer11/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 1.698ns (20.212%)  route 6.703ns (79.788%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1650, unset)         0.508     0.508    buffer27/clk
                         FDRE                                         r  buffer27/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer27/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer28/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 f  buffer28/control/Memory[0][2]_i_1/O
                         net (fo=3, unplaced)         0.395     1.671    cmpi1/buffer28_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.714 r  cmpi1/minusOp_carry_i_54/O
                         net (fo=1, unplaced)         0.459     2.173    cmpi1/minusOp_carry_i_54_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.418 r  cmpi1/minusOp_carry_i_35/CO[3]
                         net (fo=1, unplaced)         0.007     2.425    cmpi1/minusOp_carry_i_35_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.475 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     2.475    cmpi1/minusOp_carry_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.525 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.525    cmpi1/minusOp_carry_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.575 f  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=71, unplaced)        0.679     3.254    fork15/control/generateBlocks[7].regblock/result[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.297 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__17/O
                         net (fo=9, unplaced)         0.285     3.582    control_merge0/tehb/control/cond_br10_falseOut_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     3.625 r  control_merge0/tehb/control/dataReg[31]_i_6/O
                         net (fo=2, unplaced)         0.255     3.880    control_merge0/tehb/control/fork5_outs_1_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     3.923 r  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=73, unplaced)        0.336     4.259    control_merge0/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.302 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[3]_i_2/O
                         net (fo=5, unplaced)         0.272     4.574    cmpi0/buffer12_outs[3]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.617 r  cmpi0/fullReg_i_44/O
                         net (fo=1, unplaced)         0.459     5.076    cmpi0/fullReg_i_44_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.321 r  cmpi0/fullReg_reg_i_29/CO[3]
                         net (fo=1, unplaced)         0.007     5.328    cmpi0/fullReg_reg_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.378 r  cmpi0/fullReg_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.378    cmpi0/fullReg_reg_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.428 r  cmpi0/fullReg_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     5.428    cmpi0/fullReg_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.478 r  cmpi0/fullReg_reg_i_5/CO[3]
                         net (fo=47, unplaced)        0.669     6.147    init0/control/result[0]
                         LUT3 (Prop_lut3_I2_O)        0.047     6.194 r  init0/control/transmitValue_i_3__39/O
                         net (fo=19, unplaced)        0.303     6.497    init0/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     6.540 f  init0/control/transmitValue_i_4__1/O
                         net (fo=2, unplaced)         0.255     6.795    fork11/control/generateBlocks[1].regblock/buffer3_outs_valid
                         LUT6 (Prop_lut6_I4_O)        0.043     6.838 f  fork11/control/generateBlocks[1].regblock/outputValid_i_2__0/O
                         net (fo=38, unplaced)        0.319     7.157    buffer15/control/p_1_in
                         LUT6 (Prop_lut6_I1_O)        0.043     7.200 r  buffer15/control/transmitValue_i_2__13/O
                         net (fo=2, unplaced)         0.255     7.455    buffer34/fifo/blockStopArray[0]
                         LUT5 (Prop_lut5_I4_O)        0.043     7.498 r  buffer34/fifo/fullReg_i_5__14/O
                         net (fo=1, unplaced)         0.705     8.203    buffer34/fifo/fullReg_i_5__14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     8.246 r  buffer34/fifo/fullReg_i_2__1/O
                         net (fo=19, unplaced)        0.303     8.549    fork3/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     8.592 r  fork3/control/generateBlocks[0].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     8.909    buffer11/dataReg_reg[0]_1[0]
                         FDRE                                         r  buffer11/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=1650, unset)         0.483    11.683    buffer11/clk
                         FDRE                                         r  buffer11/dataReg_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.455    buffer11/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  2.546    




