{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08636,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09865,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0136398,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0100598,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00112826,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0100598,
	"finish__design__instance__count__class:buffer": 53,
	"finish__design__instance__area__class:buffer": 88.578,
	"finish__design__instance__count__class:clock_buffer": 18,
	"finish__design__instance__area__class:clock_buffer": 23.408,
	"finish__design__instance__count__class:timing_repair_buffer": 24,
	"finish__design__instance__area__class:timing_repair_buffer": 20.482,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 13.034,
	"finish__design__instance__count__class:clock_inverter": 14,
	"finish__design__instance__area__class:clock_inverter": 11.97,
	"finish__design__instance__count__class:sequential_cell": 147,
	"finish__design__instance__area__class:sequential_cell": 667.926,
	"finish__design__instance__count__class:multi_input_combinational_cell": 368,
	"finish__design__instance__area__class:multi_input_combinational_cell": 679.098,
	"finish__design__instance__count": 638,
	"finish__design__instance__area": 1504.5,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.10285,
	"finish__clock__skew__setup": 0.00454461,
	"finish__clock__skew__hold": 0.00454461,
	"finish__timing__drv__max_slew_limit": 0.651678,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.717246,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00291918,
	"finish__power__switching__total": 0.00153584,
	"finish__power__leakage__total": 3.04984e-05,
	"finish__power__total": 0.00448552,
	"finish__design__io": 34,
	"finish__design__die__area": 254858,
	"finish__design__core__area": 251878,
	"finish__design__instance__count": 2074,
	"finish__design__instance__area": 1886.47,
	"finish__design__instance__count__stdcell": 2074,
	"finish__design__instance__area__stdcell": 1886.47,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00748962,
	"finish__design__instance__utilization__stdcell": 0.00748962,
	"finish__design__rows": 358,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 358,
	"finish__design__sites": 946910,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 946910,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}