{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 00:44:01 2021 " "Info: Processing started: Mon Mar 22 00:44:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KZQ -c KZQ --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KZQ -c KZQ --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "7474:inst1\|9~latch " "Warning: Node \"7474:inst1\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "7474:inst2\|10~latch " "Warning: Node \"7474:inst2\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "7474:inst1\|10~latch " "Warning: Node \"7474:inst1\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "7474:inst3\|9~latch " "Warning: Node \"7474:inst3\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "7474:inst2\|9~latch " "Warning: Node \"7474:inst2\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74273:inst7\|14 " "Info: Detected ripple clock \"74273:inst7\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:inst7\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sxdl:inst9\|fstate.st3 " "Info: Detected ripple clock \"sxdl:inst9\|fstate.st3\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sxdl:inst9\|fstate.s_st3 " "Info: Detected ripple clock \"sxdl:inst9\|fstate.s_st3\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sxdl:inst9\|fstate.st2 " "Info: Detected ripple clock \"sxdl:inst9\|fstate.st2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sxdl:inst9\|fstate.s_st2 " "Info: Detected ripple clock \"sxdl:inst9\|fstate.s_st2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sxdl:inst9\|t2 " "Info: Detected gated clock \"sxdl:inst9\|t2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|t2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sxdl:inst9\|fstate.st1 " "Info: Detected ripple clock \"sxdl:inst9\|fstate.st1\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sxdl:inst9\|fstate.st1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register 74273:inst\|13 register 74273:inst7\|14 62.52 MHz 15.994 ns Internal " "Info: Clock \"clk\" has Internal fmax of 62.52 MHz between source register \"74273:inst\|13\" and destination register \"74273:inst7\|14\" (period= 15.994 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.402 ns + Longest register register " "Info: + Longest register to register delay is 3.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|13 1 REG LCFF_X7_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N1; Fanout = 1; REG Node = '74273:inst\|13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns inst20 2 COMB LCCOMB_X7_Y7_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X7_Y7_N0; Fanout = 3; COMB Node = 'inst20'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { 74273:inst|13 inst20 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 216 248 312 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 0.983 ns 7474:inst2\|10~head_lut 3 COMB LCCOMB_X7_Y7_N12 29 " "Info: 3: + IC(0.384 ns) + CELL(0.206 ns) = 0.983 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 29; COMB Node = '7474:inst2\|10~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { inst20 7474:inst2|10~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.615 ns) 2.008 ns rom:inst5\|Equal30~0 4 COMB LCCOMB_X7_Y7_N18 1 " "Info: 4: + IC(0.410 ns) + CELL(0.615 ns) = 2.008 ns; Loc. = LCCOMB_X7_Y7_N18; Fanout = 1; COMB Node = 'rom:inst5\|Equal30~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { 7474:inst2|10~head_lut rom:inst5|Equal30~0 } "NODE_NAME" } } { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.206 ns) 3.294 ns rom:inst5\|Equal30~1 5 COMB LCCOMB_X7_Y6_N24 1 " "Info: 5: + IC(1.080 ns) + CELL(0.206 ns) = 3.294 ns; Loc. = LCCOMB_X7_Y6_N24; Fanout = 1; COMB Node = 'rom:inst5\|Equal30~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { rom:inst5|Equal30~0 rom:inst5|Equal30~1 } "NODE_NAME" } } { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.402 ns 74273:inst7\|14 6 REG LCFF_X7_Y6_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.402 ns; Loc. = LCFF_X7_Y6_N25; Fanout = 2; REG Node = '74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rom:inst5|Equal30~1 74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.528 ns ( 44.91 % ) " "Info: Total cell delay = 1.528 ns ( 44.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.874 ns ( 55.09 % ) " "Info: Total interconnect delay = 1.874 ns ( 55.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { 74273:inst|13 inst20 7474:inst2|10~head_lut rom:inst5|Equal30~0 rom:inst5|Equal30~1 74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.402 ns" { 74273:inst|13 {} inst20 {} 7474:inst2|10~head_lut {} rom:inst5|Equal30~0 {} rom:inst5|Equal30~1 {} 74273:inst7|14 {} } { 0.000ns 0.000ns 0.384ns 0.410ns 1.080ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.615ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.331 ns - Smallest " "Info: - Smallest clock skew is -4.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.709 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.970 ns) 3.431 ns sxdl:inst9\|fstate.st1 2 REG LCFF_X6_Y6_N31 6 " "Info: 2: + IC(1.361 ns) + CELL(0.970 ns) = 3.431 ns; Loc. = LCFF_X6_Y6_N31; Fanout = 6; REG Node = 'sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.666 ns) 4.709 ns 74273:inst7\|14 3 REG LCFF_X7_Y6_N25 2 " "Info: 3: + IC(0.612 ns) + CELL(0.666 ns) = 4.709 ns; Loc. = LCFF_X7_Y6_N25; Fanout = 2; REG Node = '74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 58.10 % ) " "Info: Total cell delay = 2.736 ns ( 58.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.973 ns ( 41.90 % ) " "Info: Total interconnect delay = 1.973 ns ( 41.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.709 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.709 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} } { 0.000ns 0.000ns 1.361ns 0.612ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.040 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.970 ns) 3.431 ns sxdl:inst9\|fstate.st1 2 REG LCFF_X6_Y6_N31 6 " "Info: 2: + IC(1.361 ns) + CELL(0.970 ns) = 3.431 ns; Loc. = LCFF_X6_Y6_N31; Fanout = 6; REG Node = 'sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.970 ns) 5.013 ns 74273:inst7\|14 3 REG LCFF_X7_Y6_N25 2 " "Info: 3: + IC(0.612 ns) + CELL(0.970 ns) = 5.013 ns; Loc. = LCFF_X7_Y6_N25; Fanout = 2; REG Node = '74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.651 ns) 6.133 ns inst18 4 COMB LCCOMB_X7_Y6_N26 1 " "Info: 4: + IC(0.469 ns) + CELL(0.651 ns) = 6.133 ns; Loc. = LCCOMB_X7_Y6_N26; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { 74273:inst7|14 inst18 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.000 ns) 7.566 ns inst18~clkctrl 5 COMB CLKCTRL_G0 3 " "Info: 5: + IC(1.433 ns) + CELL(0.000 ns) = 7.566 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.666 ns) 9.040 ns 74273:inst\|13 6 REG LCFF_X7_Y7_N1 1 " "Info: 6: + IC(0.808 ns) + CELL(0.666 ns) = 9.040 ns; Loc. = LCFF_X7_Y7_N1; Fanout = 1; REG Node = '74273:inst\|13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { inst18~clkctrl 74273:inst|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.357 ns ( 48.20 % ) " "Info: Total cell delay = 4.357 ns ( 48.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.683 ns ( 51.80 % ) " "Info: Total interconnect delay = 4.683 ns ( 51.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 inst18 inst18~clkctrl 74273:inst|13 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} inst18 {} inst18~clkctrl {} 74273:inst|13 {} } { 0.000ns 0.000ns 1.361ns 0.612ns 0.469ns 1.433ns 0.808ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.709 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.709 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} } { 0.000ns 0.000ns 1.361ns 0.612ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 inst18 inst18~clkctrl 74273:inst|13 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} inst18 {} inst18~clkctrl {} 74273:inst|13 {} } { 0.000ns 0.000ns 1.361ns 0.612ns 0.469ns 1.433ns 0.808ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { 74273:inst|13 inst20 7474:inst2|10~head_lut rom:inst5|Equal30~0 rom:inst5|Equal30~1 74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.402 ns" { 74273:inst|13 {} inst20 {} 7474:inst2|10~head_lut {} rom:inst5|Equal30~0 {} rom:inst5|Equal30~1 {} 74273:inst7|14 {} } { 0.000ns 0.000ns 0.384ns 0.410ns 1.080ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.615ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.709 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.709 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} } { 0.000ns 0.000ns 1.361ns 0.612ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 inst18 inst18~clkctrl 74273:inst|13 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} inst18 {} inst18~clkctrl {} 74273:inst|13 {} } { 0.000ns 0.000ns 1.361ns 0.612ns 0.469ns 1.433ns 0.808ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sxdl:inst9\|fstate.idle dp clk 6.199 ns register " "Info: tsu for register \"sxdl:inst9\|fstate.idle\" (data pin = \"dp\", clock pin = \"clk\") is 6.199 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.962 ns + Longest pin register " "Info: + Longest pin to register delay is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns dp 1 PIN PIN_48 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 8; PIN Node = 'dp'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 560 352 520 576 "dp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.302 ns) + CELL(0.624 ns) 7.870 ns sxdl:inst9\|Selector0~0 2 COMB LCCOMB_X6_Y6_N26 1 " "Info: 2: + IC(6.302 ns) + CELL(0.624 ns) = 7.870 ns; Loc. = LCCOMB_X6_Y6_N26; Fanout = 1; COMB Node = 'sxdl:inst9\|Selector0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.926 ns" { dp sxdl:inst9|Selector0~0 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.624 ns) 8.854 ns sxdl:inst9\|Selector0~1 3 COMB LCCOMB_X6_Y6_N8 1 " "Info: 3: + IC(0.360 ns) + CELL(0.624 ns) = 8.854 ns; Loc. = LCCOMB_X6_Y6_N8; Fanout = 1; COMB Node = 'sxdl:inst9\|Selector0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { sxdl:inst9|Selector0~0 sxdl:inst9|Selector0~1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.962 ns sxdl:inst9\|fstate.idle 4 REG LCFF_X6_Y6_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.962 ns; Loc. = LCFF_X6_Y6_N9; Fanout = 2; REG Node = 'sxdl:inst9\|fstate.idle'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sxdl:inst9|Selector0~1 sxdl:inst9|fstate.idle } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 25.66 % ) " "Info: Total cell delay = 2.300 ns ( 25.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.662 ns ( 74.34 % ) " "Info: Total interconnect delay = 6.662 ns ( 74.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { dp sxdl:inst9|Selector0~0 sxdl:inst9|Selector0~1 sxdl:inst9|fstate.idle } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { dp {} dp~combout {} sxdl:inst9|Selector0~0 {} sxdl:inst9|Selector0~1 {} sxdl:inst9|fstate.idle {} } { 0.000ns 0.000ns 6.302ns 0.360ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.723 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.666 ns) 2.723 ns sxdl:inst9\|fstate.idle 3 REG LCFF_X6_Y6_N9 2 " "Info: 3: + IC(0.814 ns) + CELL(0.666 ns) = 2.723 ns; Loc. = LCFF_X6_Y6_N9; Fanout = 2; REG Node = 'sxdl:inst9\|fstate.idle'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { clk~clkctrl sxdl:inst9|fstate.idle } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.85 % ) " "Info: Total cell delay = 1.766 ns ( 64.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.957 ns ( 35.15 % ) " "Info: Total interconnect delay = 0.957 ns ( 35.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk clk~clkctrl sxdl:inst9|fstate.idle } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} clk~clkctrl {} sxdl:inst9|fstate.idle {} } { 0.000ns 0.000ns 0.143ns 0.814ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { dp sxdl:inst9|Selector0~0 sxdl:inst9|Selector0~1 sxdl:inst9|fstate.idle } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { dp {} dp~combout {} sxdl:inst9|Selector0~0 {} sxdl:inst9|Selector0~1 {} sxdl:inst9|fstate.idle {} } { 0.000ns 0.000ns 6.302ns 0.360ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.624ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clk clk~clkctrl sxdl:inst9|fstate.idle } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { clk {} clk~combout {} clk~clkctrl {} sxdl:inst9|fstate.idle {} } { 0.000ns 0.000ns 0.143ns 0.814ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk a0 74273:inst\|12 15.689 ns register " "Info: tco from clock \"clk\" to destination pin \"a0\" through register \"74273:inst\|12\" is 15.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.041 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.970 ns) 3.431 ns sxdl:inst9\|fstate.st1 2 REG LCFF_X6_Y6_N31 6 " "Info: 2: + IC(1.361 ns) + CELL(0.970 ns) = 3.431 ns; Loc. = LCFF_X6_Y6_N31; Fanout = 6; REG Node = 'sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.970 ns) 5.013 ns 74273:inst7\|14 3 REG LCFF_X7_Y6_N25 2 " "Info: 3: + IC(0.612 ns) + CELL(0.970 ns) = 5.013 ns; Loc. = LCFF_X7_Y6_N25; Fanout = 2; REG Node = '74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.651 ns) 6.133 ns inst18 4 COMB LCCOMB_X7_Y6_N26 1 " "Info: 4: + IC(0.469 ns) + CELL(0.651 ns) = 6.133 ns; Loc. = LCCOMB_X7_Y6_N26; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { 74273:inst7|14 inst18 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.000 ns) 7.566 ns inst18~clkctrl 5 COMB CLKCTRL_G0 3 " "Info: 5: + IC(1.433 ns) + CELL(0.000 ns) = 7.566 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.666 ns) 9.041 ns 74273:inst\|12 6 REG LCFF_X8_Y7_N1 1 " "Info: 6: + IC(0.809 ns) + CELL(0.666 ns) = 9.041 ns; Loc. = LCFF_X8_Y7_N1; Fanout = 1; REG Node = '74273:inst\|12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { inst18~clkctrl 74273:inst|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.357 ns ( 48.19 % ) " "Info: Total cell delay = 4.357 ns ( 48.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.684 ns ( 51.81 % ) " "Info: Total interconnect delay = 4.684 ns ( 51.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.041 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 inst18 inst18~clkctrl 74273:inst|12 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.041 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} inst18 {} inst18~clkctrl {} 74273:inst|12 {} } { 0.000ns 0.000ns 1.361ns 0.612ns 0.469ns 1.433ns 0.809ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.344 ns + Longest register pin " "Info: + Longest register to pin delay is 6.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|12 1 REG LCFF_X8_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y7_N1; Fanout = 1; REG Node = '74273:inst\|12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns inst21 2 COMB LCCOMB_X8_Y7_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y7_N0; Fanout = 3; COMB Node = 'inst21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { 74273:inst|12 inst21 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 352 248 312 400 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.206 ns) 0.993 ns 7474:inst3\|9~head_lut 3 COMB LCCOMB_X8_Y7_N24 26 " "Info: 3: + IC(0.394 ns) + CELL(0.206 ns) = 0.993 ns; Loc. = LCCOMB_X8_Y7_N24; Fanout = 26; COMB Node = '7474:inst3\|9~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { inst21 7474:inst3|9~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(3.226 ns) 6.344 ns a0 4 PIN PIN_58 0 " "Info: 4: + IC(2.125 ns) + CELL(3.226 ns) = 6.344 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'a0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.351 ns" { 7474:inst3|9~head_lut a0 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 88 600 776 104 "a0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.825 ns ( 60.29 % ) " "Info: Total cell delay = 3.825 ns ( 60.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.519 ns ( 39.71 % ) " "Info: Total interconnect delay = 2.519 ns ( 39.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { 74273:inst|12 inst21 7474:inst3|9~head_lut a0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { 74273:inst|12 {} inst21 {} 7474:inst3|9~head_lut {} a0 {} } { 0.000ns 0.000ns 0.394ns 2.125ns } { 0.000ns 0.393ns 0.206ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.041 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 inst18 inst18~clkctrl 74273:inst|12 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.041 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} inst18 {} inst18~clkctrl {} 74273:inst|12 {} } { 0.000ns 0.000ns 1.361ns 0.612ns 0.469ns 1.433ns 0.809ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { 74273:inst|12 inst21 7474:inst3|9~head_lut a0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { 74273:inst|12 {} inst21 {} 7474:inst3|9~head_lut {} a0 {} } { 0.000ns 0.000ns 0.394ns 2.125ns } { 0.000ns 0.393ns 0.206ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KRD a3 13.351 ns Longest " "Info: Longest tpd from source pin \"KRD\" to destination pin \"a3\" is 13.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns KRD 1 PIN PIN_80 3 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_80; Fanout = 3; PIN Node = 'KRD'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KRD } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { -208 296 312 -40 "KRD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.343 ns) + CELL(0.370 ns) 7.658 ns 7474:inst1\|10~head_lut 2 COMB LCCOMB_X7_Y6_N6 29 " "Info: 2: + IC(6.343 ns) + CELL(0.370 ns) = 7.658 ns; Loc. = LCCOMB_X7_Y6_N6; Fanout = 29; COMB Node = '7474:inst1\|10~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { KRD 7474:inst1|10~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.637 ns) + CELL(3.056 ns) 13.351 ns a3 3 PIN PIN_92 0 " "Info: 3: + IC(2.637 ns) + CELL(3.056 ns) = 13.351 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'a3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.693 ns" { 7474:inst1|10~head_lut a3 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 16 600 776 32 "a3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.371 ns ( 32.74 % ) " "Info: Total cell delay = 4.371 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.980 ns ( 67.26 % ) " "Info: Total interconnect delay = 8.980 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.351 ns" { KRD 7474:inst1|10~head_lut a3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.351 ns" { KRD {} KRD~combout {} 7474:inst1|10~head_lut {} a3 {} } { 0.000ns 0.000ns 6.343ns 2.637ns } { 0.000ns 0.945ns 0.370ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74273:inst\|14 IR7 clk 6.211 ns register " "Info: th for register \"74273:inst\|14\" (data pin = \"IR7\", clock pin = \"clk\") is 6.211 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.040 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 528 352 520 544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.970 ns) 3.431 ns sxdl:inst9\|fstate.st1 2 REG LCFF_X6_Y6_N31 6 " "Info: 2: + IC(1.361 ns) + CELL(0.970 ns) = 3.431 ns; Loc. = LCFF_X6_Y6_N31; Fanout = 6; REG Node = 'sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.970 ns) 5.013 ns 74273:inst7\|14 3 REG LCFF_X7_Y6_N25 2 " "Info: 3: + IC(0.612 ns) + CELL(0.970 ns) = 5.013 ns; Loc. = LCFF_X7_Y6_N25; Fanout = 2; REG Node = '74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { sxdl:inst9|fstate.st1 74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.651 ns) 6.133 ns inst18 4 COMB LCCOMB_X7_Y6_N26 1 " "Info: 4: + IC(0.469 ns) + CELL(0.651 ns) = 6.133 ns; Loc. = LCCOMB_X7_Y6_N26; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { 74273:inst7|14 inst18 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.000 ns) 7.566 ns inst18~clkctrl 5 COMB CLKCTRL_G0 3 " "Info: 5: + IC(1.433 ns) + CELL(0.000 ns) = 7.566 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.666 ns) 9.040 ns 74273:inst\|14 6 REG LCFF_X7_Y7_N3 1 " "Info: 6: + IC(0.808 ns) + CELL(0.666 ns) = 9.040 ns; Loc. = LCFF_X7_Y7_N3; Fanout = 1; REG Node = '74273:inst\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { inst18~clkctrl 74273:inst|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.357 ns ( 48.20 % ) " "Info: Total cell delay = 4.357 ns ( 48.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.683 ns ( 51.80 % ) " "Info: Total interconnect delay = 4.683 ns ( 51.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 inst18 inst18~clkctrl 74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} inst18 {} inst18~clkctrl {} 74273:inst|14 {} } { 0.000ns 0.000ns 1.361ns 0.612ns 0.469ns 1.433ns 0.808ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.135 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IR7 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'IR7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR7 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 8 48 64 176 "IR7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.460 ns) 3.135 ns 74273:inst\|14 2 REG LCFF_X7_Y7_N3 1 " "Info: 2: + IC(1.565 ns) + CELL(0.460 ns) = 3.135 ns; Loc. = LCFF_X7_Y7_N3; Fanout = 1; REG Node = '74273:inst\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { IR7 74273:inst|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.570 ns ( 50.08 % ) " "Info: Total cell delay = 1.570 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.565 ns ( 49.92 % ) " "Info: Total interconnect delay = 1.565 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { IR7 74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.135 ns" { IR7 {} IR7~combout {} 74273:inst|14 {} } { 0.000ns 0.000ns 1.565ns } { 0.000ns 1.110ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clk sxdl:inst9|fstate.st1 74273:inst7|14 inst18 inst18~clkctrl 74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clk {} clk~combout {} sxdl:inst9|fstate.st1 {} 74273:inst7|14 {} inst18 {} inst18~clkctrl {} 74273:inst|14 {} } { 0.000ns 0.000ns 1.361ns 0.612ns 0.469ns 1.433ns 0.808ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { IR7 74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.135 ns" { IR7 {} IR7~combout {} 74273:inst|14 {} } { 0.000ns 0.000ns 1.565ns } { 0.000ns 1.110ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 00:44:02 2021 " "Info: Processing ended: Mon Mar 22 00:44:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
