// Seed: 337166525
module module_0 (
    output tri1 id_0,
    input supply1 id_1
    , id_4,
    input wand id_2
);
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wand id_5,
    output wand id_6
    , id_13,
    input uwire id_7,
    input wand id_8,
    input supply0 id_9,
    output wor id_10,
    output wire id_11
);
  assign id_11 = {-1 <= -1 == (-1 & id_9) {-1}};
  module_0 modCall_1 (
      id_11,
      id_7,
      id_8
  );
endmodule
