`timescale 1ns / 1ps

module ALU_tb;

    // Inputs
    reg [3:0] A;
    reg [3:0] B;
    reg [2:0] SEL;

    // Outputs
    wire [3:0] OUT;
    wire COUT;

    // Instantiate the ALU
    ALU uut (
        .A(A),
        .B(B),
        .SEL(SEL),
        .OUT(OUT),
        .COUT(COUT)
    );

    initial begin
        $display("Time\tSEL\tA\tB\tOUT\tCOUT");
        $monitor("%0t\t%b\t%b\t%b\t%b\t%b", $time, SEL, A, B, OUT, COUT);

        // ADD
        A = 4'b0011; B = 4'b0001; SEL = 3'b000; #10;
        
        // SUB
        A = 4'b0100; B = 4'b0001; SEL = 3'b001; #10;

        // AND
        A = 4'b1100; B = 4'b1010; SEL = 3'b010; #10;

        // OR
        A = 4'b1100; B = 4'b1010; SEL = 3'b011; #10;

        // NOT A
        A = 4'b1100; B = 4'b0000; SEL = 3'b100; #10;

        // Invalid
        SEL = 3'b111; #10;

        $finish;
    end

endmodule
