{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597431834920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597431834936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 14 12:03:54 2020 " "Processing started: Fri Aug 14 12:03:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597431834936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1597431834936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Group3FinalProject -c Group3FinalProject " "Command: quartus_sta Group3FinalProject -c Group3FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1597431834936 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1597431835171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1597431835568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1597431835568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431835612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431835612 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1597431835835 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Group3FinalProject.sdc " "Synopsys Design Constraints File file not found: 'Group3FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1597431835925 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431835925 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1597431835926 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Down Down " "create_clock -period 1.000 -name Down Down" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1597431835926 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock " "create_clock -period 1.000 -name VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1597431835926 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name x2_Clock_Divider:inst15\|out_clock x2_Clock_Divider:inst15\|out_clock " "create_clock -period 1.000 -name x2_Clock_Divider:inst15\|out_clock x2_Clock_Divider:inst15\|out_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1597431835926 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597431835926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~18\|combout " "Node \"inst\|inst3\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835927 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~18\|datab " "Node \"inst\|inst3\|Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835927 ""}  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~16\|dataa " "Node \"inst\|inst3\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835929 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~16\|combout " "Node \"inst\|inst3\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835929 ""}  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~14\|dataa " "Node \"inst\|inst3\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835930 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~14\|combout " "Node \"inst\|inst3\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835930 ""}  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~12\|dataa " "Node \"inst\|inst3\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835930 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~12\|combout " "Node \"inst\|inst3\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835930 ""}  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~10\|dataa " "Node \"inst\|inst3\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835930 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~10\|combout " "Node \"inst\|inst3\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835930 ""}  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~8\|dataa " "Node \"inst\|inst3\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835931 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~8\|combout " "Node \"inst\|inst3\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835931 ""}  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~6\|dataa " "Node \"inst\|inst3\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835931 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~6\|combout " "Node \"inst\|inst3\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835931 ""}  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~4\|dataa " "Node \"inst\|inst3\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835931 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~4\|combout " "Node \"inst\|inst3\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835931 ""}  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~2\|dataa " "Node \"inst\|inst3\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835931 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~2\|combout " "Node \"inst\|inst3\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835931 ""}  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~18\|combout " "Node \"inst\|inst4\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835931 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~18\|datab " "Node \"inst\|inst4\|Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835931 ""}  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~16\|combout " "Node \"inst\|inst4\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835933 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~16\|dataa " "Node \"inst\|inst4\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835933 ""}  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~14\|dataa " "Node \"inst\|inst4\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835933 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~14\|combout " "Node \"inst\|inst4\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835933 ""}  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~12\|dataa " "Node \"inst\|inst4\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~12\|combout " "Node \"inst\|inst4\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""}  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~10\|dataa " "Node \"inst\|inst4\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~10\|combout " "Node \"inst\|inst4\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""}  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~8\|combout " "Node \"inst\|inst4\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~8\|dataa " "Node \"inst\|inst4\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""}  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~6\|dataa " "Node \"inst\|inst4\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~6\|combout " "Node \"inst\|inst4\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""}  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~4\|dataa " "Node \"inst\|inst4\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~4\|combout " "Node \"inst\|inst4\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""}  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~2\|dataa " "Node \"inst\|inst4\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~2\|combout " "Node \"inst\|inst4\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835934 ""}  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835934 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~0\|datab " "Node \"inst\|inst4\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835935 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Add0~0\|combout " "Node \"inst\|inst4\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835935 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Display_Row~25\|dataa " "Node \"inst\|inst4\|Display_Row~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835935 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|Display_Row~25\|combout " "Node \"inst\|inst4\|Display_Row~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835935 ""}  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 40 -1 0 } } { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835935 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Display_Col~21\|combout " "Node \"inst\|inst3\|Display_Col~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835935 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~0\|datab " "Node \"inst\|inst3\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835935 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Add0~0\|combout " "Node \"inst\|inst3\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835935 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|Display_Col~21\|dataa " "Node \"inst\|inst3\|Display_Col~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597431835935 ""}  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 13 -1 0 } } { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1597431835935 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~0  from: dataa  to: combout " "Cell: inst10\|Add3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~0  from: datab  to: combout " "Cell: inst10\|Add3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~2  from: cin  to: combout " "Cell: inst10\|Add3~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~2  from: dataa  to: combout " "Cell: inst10\|Add3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~2  from: datab  to: combout " "Cell: inst10\|Add3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~4  from: cin  to: combout " "Cell: inst10\|Add3~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~4  from: dataa  to: combout " "Cell: inst10\|Add3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~4  from: datab  to: combout " "Cell: inst10\|Add3~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~6  from: cin  to: combout " "Cell: inst10\|Add3~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~6  from: dataa  to: combout " "Cell: inst10\|Add3~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~6  from: datab  to: combout " "Cell: inst10\|Add3~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~8  from: cin  to: combout " "Cell: inst10\|Add3~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~8  from: dataa  to: combout " "Cell: inst10\|Add3~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~8  from: datab  to: combout " "Cell: inst10\|Add3~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~10\|cin  to: inst\|inst3\|Add0~10\|dataa " "From: inst\|inst3\|Add0~10\|cin  to: inst\|inst3\|Add0~10\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~10\|datab  to: inst\|inst3\|Add0~10\|dataa " "From: inst\|inst3\|Add0~10\|datab  to: inst\|inst3\|Add0~10\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~12\|cin  to: inst\|inst3\|Add0~12\|dataa " "From: inst\|inst3\|Add0~12\|cin  to: inst\|inst3\|Add0~12\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~12\|datab  to: inst\|inst3\|Add0~12\|dataa " "From: inst\|inst3\|Add0~12\|datab  to: inst\|inst3\|Add0~12\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~14\|cin  to: inst\|inst3\|Add0~14\|dataa " "From: inst\|inst3\|Add0~14\|cin  to: inst\|inst3\|Add0~14\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~14\|datab  to: inst\|inst3\|Add0~14\|dataa " "From: inst\|inst3\|Add0~14\|datab  to: inst\|inst3\|Add0~14\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~16\|cin  to: inst\|inst3\|Add0~16\|dataa " "From: inst\|inst3\|Add0~16\|cin  to: inst\|inst3\|Add0~16\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~16\|datab  to: inst\|inst3\|Add0~16\|dataa " "From: inst\|inst3\|Add0~16\|datab  to: inst\|inst3\|Add0~16\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Add0~18  from: cin  to: combout " "Cell: inst\|inst3\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Add0~18  from: datad  to: combout " "Cell: inst\|inst3\|Add0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~2\|cin  to: inst\|inst3\|Add0~2\|dataa " "From: inst\|inst3\|Add0~2\|cin  to: inst\|inst3\|Add0~2\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~2\|datab  to: inst\|inst3\|Add0~2\|dataa " "From: inst\|inst3\|Add0~2\|datab  to: inst\|inst3\|Add0~2\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~4\|cin  to: inst\|inst3\|Add0~4\|dataa " "From: inst\|inst3\|Add0~4\|cin  to: inst\|inst3\|Add0~4\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~4\|datab  to: inst\|inst3\|Add0~4\|dataa " "From: inst\|inst3\|Add0~4\|datab  to: inst\|inst3\|Add0~4\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~6\|cin  to: inst\|inst3\|Add0~6\|dataa " "From: inst\|inst3\|Add0~6\|cin  to: inst\|inst3\|Add0~6\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~6\|datab  to: inst\|inst3\|Add0~6\|dataa " "From: inst\|inst3\|Add0~6\|datab  to: inst\|inst3\|Add0~6\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~8\|cin  to: inst\|inst3\|Add0~8\|dataa " "From: inst\|inst3\|Add0~8\|cin  to: inst\|inst3\|Add0~8\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~8\|datab  to: inst\|inst3\|Add0~8\|dataa " "From: inst\|inst3\|Add0~8\|datab  to: inst\|inst3\|Add0~8\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431835937 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1597431835937 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1597431835939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597431835940 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1597431835940 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1597431836006 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1597431836034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1597431836037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.639 " "Worst-case setup slack is -31.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.639            -301.369 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock  " "  -31.639            -301.369 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.174            -271.668 Down  " "  -30.174            -271.668 Down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.551             -42.680 clk  " "  -18.551             -42.680 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938             -20.506 x2_Clock_Divider:inst15\|out_clock  " "   -1.938             -20.506 x2_Clock_Divider:inst15\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431836055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.777 " "Worst-case hold slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777             -12.004 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock  " "   -1.777             -12.004 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 x2_Clock_Divider:inst15\|out_clock  " "    0.769               0.000 x2_Clock_Divider:inst15\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.210               0.000 clk  " "    1.210               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.904               0.000 Down  " "    2.904               0.000 Down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431836076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1597431836096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1597431836115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -13.084 " "Worst-case minimum pulse width slack is -13.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.084           -2981.442 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock  " "  -13.084           -2981.442 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.889 clk  " "   -3.000             -35.889 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Down  " "   -3.000              -3.000 Down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 x2_Clock_Divider:inst15\|out_clock  " "   -1.403             -15.433 x2_Clock_Divider:inst15\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431836138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431836138 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1597431836169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1597431836192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1597431836787 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~0  from: dataa  to: combout " "Cell: inst10\|Add3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~0  from: datab  to: combout " "Cell: inst10\|Add3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~2  from: cin  to: combout " "Cell: inst10\|Add3~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~2  from: dataa  to: combout " "Cell: inst10\|Add3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~2  from: datab  to: combout " "Cell: inst10\|Add3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~4  from: cin  to: combout " "Cell: inst10\|Add3~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~4  from: dataa  to: combout " "Cell: inst10\|Add3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~4  from: datab  to: combout " "Cell: inst10\|Add3~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~6  from: cin  to: combout " "Cell: inst10\|Add3~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~6  from: dataa  to: combout " "Cell: inst10\|Add3~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~6  from: datab  to: combout " "Cell: inst10\|Add3~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~8  from: cin  to: combout " "Cell: inst10\|Add3~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~8  from: dataa  to: combout " "Cell: inst10\|Add3~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~8  from: datab  to: combout " "Cell: inst10\|Add3~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~10\|cin  to: inst\|inst3\|Add0~10\|dataa " "From: inst\|inst3\|Add0~10\|cin  to: inst\|inst3\|Add0~10\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~10\|datab  to: inst\|inst3\|Add0~10\|dataa " "From: inst\|inst3\|Add0~10\|datab  to: inst\|inst3\|Add0~10\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~12\|cin  to: inst\|inst3\|Add0~12\|dataa " "From: inst\|inst3\|Add0~12\|cin  to: inst\|inst3\|Add0~12\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~12\|datab  to: inst\|inst3\|Add0~12\|dataa " "From: inst\|inst3\|Add0~12\|datab  to: inst\|inst3\|Add0~12\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~14\|cin  to: inst\|inst3\|Add0~14\|dataa " "From: inst\|inst3\|Add0~14\|cin  to: inst\|inst3\|Add0~14\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~14\|datab  to: inst\|inst3\|Add0~14\|dataa " "From: inst\|inst3\|Add0~14\|datab  to: inst\|inst3\|Add0~14\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~16\|cin  to: inst\|inst3\|Add0~16\|dataa " "From: inst\|inst3\|Add0~16\|cin  to: inst\|inst3\|Add0~16\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~16\|datab  to: inst\|inst3\|Add0~16\|dataa " "From: inst\|inst3\|Add0~16\|datab  to: inst\|inst3\|Add0~16\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Add0~18  from: cin  to: combout " "Cell: inst\|inst3\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Add0~18  from: datad  to: combout " "Cell: inst\|inst3\|Add0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~2\|cin  to: inst\|inst3\|Add0~2\|dataa " "From: inst\|inst3\|Add0~2\|cin  to: inst\|inst3\|Add0~2\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~2\|datab  to: inst\|inst3\|Add0~2\|dataa " "From: inst\|inst3\|Add0~2\|datab  to: inst\|inst3\|Add0~2\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~4\|cin  to: inst\|inst3\|Add0~4\|dataa " "From: inst\|inst3\|Add0~4\|cin  to: inst\|inst3\|Add0~4\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~4\|datab  to: inst\|inst3\|Add0~4\|dataa " "From: inst\|inst3\|Add0~4\|datab  to: inst\|inst3\|Add0~4\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~6\|cin  to: inst\|inst3\|Add0~6\|dataa " "From: inst\|inst3\|Add0~6\|cin  to: inst\|inst3\|Add0~6\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~6\|datab  to: inst\|inst3\|Add0~6\|dataa " "From: inst\|inst3\|Add0~6\|datab  to: inst\|inst3\|Add0~6\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~8\|cin  to: inst\|inst3\|Add0~8\|dataa " "From: inst\|inst3\|Add0~8\|cin  to: inst\|inst3\|Add0~8\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~8\|datab  to: inst\|inst3\|Add0~8\|dataa " "From: inst\|inst3\|Add0~8\|datab  to: inst\|inst3\|Add0~8\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431836958 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1597431836958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597431836960 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1597431836997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.331 " "Worst-case setup slack is -29.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.331            -278.072 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock  " "  -29.331            -278.072 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.793            -250.815 Down  " "  -27.793            -250.815 Down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.734             -37.945 clk  " "  -16.734             -37.945 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722             -17.955 x2_Clock_Divider:inst15\|out_clock  " "   -1.722             -17.955 x2_Clock_Divider:inst15\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431837015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.497 " "Worst-case hold slack is -1.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.497             -10.959 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock  " "   -1.497             -10.959 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711               0.000 x2_Clock_Divider:inst15\|out_clock  " "    0.711               0.000 x2_Clock_Divider:inst15\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.114               0.000 clk  " "    1.114               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.493               0.000 Down  " "    2.493               0.000 Down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431837037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1597431837055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1597431837077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -11.767 " "Worst-case minimum pulse width slack is -11.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.767           -2688.540 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock  " "  -11.767           -2688.540 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.732 clk  " "   -3.000             -34.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Down  " "   -3.000              -3.000 Down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 x2_Clock_Divider:inst15\|out_clock  " "   -1.403             -15.433 x2_Clock_Divider:inst15\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431837099 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1597431837130 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~0  from: dataa  to: combout " "Cell: inst10\|Add3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~0  from: datab  to: combout " "Cell: inst10\|Add3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~2  from: cin  to: combout " "Cell: inst10\|Add3~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~2  from: dataa  to: combout " "Cell: inst10\|Add3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~2  from: datab  to: combout " "Cell: inst10\|Add3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~4  from: cin  to: combout " "Cell: inst10\|Add3~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~4  from: dataa  to: combout " "Cell: inst10\|Add3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~4  from: datab  to: combout " "Cell: inst10\|Add3~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~6  from: cin  to: combout " "Cell: inst10\|Add3~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~6  from: dataa  to: combout " "Cell: inst10\|Add3~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~6  from: datab  to: combout " "Cell: inst10\|Add3~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~8  from: cin  to: combout " "Cell: inst10\|Add3~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~8  from: dataa  to: combout " "Cell: inst10\|Add3~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Add3~8  from: datab  to: combout " "Cell: inst10\|Add3~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~10\|cin  to: inst\|inst3\|Add0~10\|dataa " "From: inst\|inst3\|Add0~10\|cin  to: inst\|inst3\|Add0~10\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~10\|datab  to: inst\|inst3\|Add0~10\|dataa " "From: inst\|inst3\|Add0~10\|datab  to: inst\|inst3\|Add0~10\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~12\|cin  to: inst\|inst3\|Add0~12\|dataa " "From: inst\|inst3\|Add0~12\|cin  to: inst\|inst3\|Add0~12\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~12\|datab  to: inst\|inst3\|Add0~12\|dataa " "From: inst\|inst3\|Add0~12\|datab  to: inst\|inst3\|Add0~12\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~14\|cin  to: inst\|inst3\|Add0~14\|dataa " "From: inst\|inst3\|Add0~14\|cin  to: inst\|inst3\|Add0~14\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~14\|datab  to: inst\|inst3\|Add0~14\|dataa " "From: inst\|inst3\|Add0~14\|datab  to: inst\|inst3\|Add0~14\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~16\|cin  to: inst\|inst3\|Add0~16\|dataa " "From: inst\|inst3\|Add0~16\|cin  to: inst\|inst3\|Add0~16\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~16\|datab  to: inst\|inst3\|Add0~16\|dataa " "From: inst\|inst3\|Add0~16\|datab  to: inst\|inst3\|Add0~16\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Add0~18  from: cin  to: combout " "Cell: inst\|inst3\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Add0~18  from: datad  to: combout " "Cell: inst\|inst3\|Add0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~2\|cin  to: inst\|inst3\|Add0~2\|dataa " "From: inst\|inst3\|Add0~2\|cin  to: inst\|inst3\|Add0~2\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~2\|datab  to: inst\|inst3\|Add0~2\|dataa " "From: inst\|inst3\|Add0~2\|datab  to: inst\|inst3\|Add0~2\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~4\|cin  to: inst\|inst3\|Add0~4\|dataa " "From: inst\|inst3\|Add0~4\|cin  to: inst\|inst3\|Add0~4\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~4\|datab  to: inst\|inst3\|Add0~4\|dataa " "From: inst\|inst3\|Add0~4\|datab  to: inst\|inst3\|Add0~4\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~6\|cin  to: inst\|inst3\|Add0~6\|dataa " "From: inst\|inst3\|Add0~6\|cin  to: inst\|inst3\|Add0~6\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~6\|datab  to: inst\|inst3\|Add0~6\|dataa " "From: inst\|inst3\|Add0~6\|datab  to: inst\|inst3\|Add0~6\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~8\|cin  to: inst\|inst3\|Add0~8\|dataa " "From: inst\|inst3\|Add0~8\|cin  to: inst\|inst3\|Add0~8\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst3\|Add0~8\|datab  to: inst\|inst3\|Add0~8\|dataa " "From: inst\|inst3\|Add0~8\|datab  to: inst\|inst3\|Add0~8\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597431837401 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1597431837401 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597431837404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1597431837406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.751 " "Worst-case setup slack is -13.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.751            -124.129 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock  " "  -13.751            -124.129 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.896            -114.085 Down  " "  -12.896            -114.085 Down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.097             -10.641 clk  " "   -7.097             -10.641 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -1.874 x2_Clock_Divider:inst15\|out_clock  " "   -0.214              -1.874 x2_Clock_Divider:inst15\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431837424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.206 " "Worst-case hold slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock  " "    0.206               0.000 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 x2_Clock_Divider:inst15\|out_clock  " "    0.297               0.000 x2_Clock_Divider:inst15\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clk  " "    0.386               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139               0.000 Down  " "    1.139               0.000 Down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431837446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1597431837468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1597431837491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.948 " "Worst-case minimum pulse width slack is -4.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.948           -1036.455 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock  " "   -4.948           -1036.455 VGA_SYNC_Module:inst\|HSYNC:inst\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.168 clk  " "   -3.000             -18.168 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.649 Down  " "   -3.000              -3.649 Down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 x2_Clock_Divider:inst15\|out_clock  " "   -1.000             -11.000 x2_Clock_Divider:inst15\|out_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597431837509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597431837509 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1597431838514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1597431838515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 70 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597431838717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 14 12:03:58 2020 " "Processing ended: Fri Aug 14 12:03:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597431838717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597431838717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597431838717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1597431838717 ""}
