

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Sat Aug  6 17:20:13 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        my_net
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.440|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  586|  586|  586|  586|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |  585|  585|       117|          -|          -|     5|    no    |
        | + Loop 1.1          |  115|  115|        23|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1      |   20|   20|        10|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |    8|    8|         4|          -|          -|     2|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    292|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      34|     27|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        -|      -|     154|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     188|    465|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |my_net_hcmp_16ns_eOg_U26  |my_net_hcmp_16ns_eOg  |        0|      0|  34|  27|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |Total                     |                      |        0|      0|  34|  27|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln30_2_fu_175_p2   |     *    |      0|  0|  26|           6|           5|
    |mul_ln30_fu_169_p2     |     *    |      0|  0|  33|           6|           7|
    |add_ln30_2_fu_241_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln30_3_fu_268_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln30_4_fu_258_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln30_5_fu_286_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln30_fu_277_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln33_2_fu_375_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln33_3_fu_344_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln33_4_fu_366_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln33_5_fu_384_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln33_fu_319_p2     |     +    |      0|  0|  13|           4|           4|
    |i_fu_191_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_227_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_313_p2            |     +    |      0|  0|  10|           2|           1|
    |m_fu_360_p2            |     +    |      0|  0|  10|           2|           1|
    |icmp_ln28_fu_185_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_fu_221_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln31_fu_307_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln32_fu_354_p2    |   icmp   |      0|  0|   9|           2|           3|
    |select_ln33_fu_394_p3  |  select  |      0|  0|  16|           1|          16|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 292|         104|         115|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  47|         10|    1|         10|
    |empty_11_reg_111   |   9|          2|   16|         32|
    |empty_13_reg_132   |   9|          2|   16|         32|
    |i_0_reg_87         |   9|          2|    3|          6|
    |input_r_address0   |  15|          3|   12|         36|
    |j_0_reg_99         |   9|          2|    3|          6|
    |k_0_reg_121        |   9|          2|    2|          4|
    |m_0_reg_144        |   9|          2|    2|          4|
    |output_r_address0  |  15|          3|   10|         30|
    |output_r_d0        |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 146|         31|   81|        208|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln30_5_reg_453    |  10|   0|   10|          0|
    |add_ln33_3_reg_481    |   6|   0|    7|          1|
    |ap_CS_fsm             |   9|   0|    9|          0|
    |empty_11_reg_111      |  16|   0|   16|          0|
    |empty_13_reg_132      |  16|   0|   16|          0|
    |i_0_cast8_reg_412     |   3|   0|    4|          1|
    |i_0_reg_87            |   3|   0|    3|          0|
    |i_reg_420             |   3|   0|    3|          0|
    |input_load_1_reg_499  |  16|   0|   16|          0|
    |j_0_reg_99            |   3|   0|    3|          0|
    |j_reg_443             |   3|   0|    3|          0|
    |k_0_reg_121           |   2|   0|    2|          0|
    |k_reg_476             |   2|   0|    2|          0|
    |m_0_reg_144           |   2|   0|    2|          0|
    |m_reg_489             |   2|   0|    2|          0|
    |mul_ln30_2_reg_407    |  10|   0|   10|          0|
    |mul_ln30_reg_401      |  10|   0|   12|          2|
    |output_addr_reg_463   |  10|   0|   10|          0|
    |select_ln33_reg_505   |  16|   0|   16|          0|
    |shl_ln30_5_reg_425    |   3|   0|    4|          1|
    |shl_ln30_6_reg_435    |   3|   0|    5|          2|
    |shl_ln33_2_reg_468    |   3|   0|    4|          1|
    |zext_ln30_reg_430     |   3|   0|    6|          3|
    +----------------------+----+----+-----+-----------+
    |Total                 | 154|   0|  165|         11|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     pool     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     pool     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     pool     | return value |
|input_r_address0   | out |   12|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_offset       |  in |    6|   ap_none  | input_offset |    scalar    |
|output_r_address0  | out |   10|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

