// Seed: 115501433
module module_0 (
    output wire id_0
);
  id_2(
      .id_0(id_0 == 1), .id_1(1), .id_2(1 > id_3[1]), .id_3(1), .id_4(id_4), .id_5(1), .id_6(id_3)
  );
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1,
    output tri0 id_2
);
  wire id_4 = id_0 - id_0;
  module_0 modCall_1 (id_2);
  assign id_2 = 1'b0;
endmodule
module module_2 (
    input  tri  id_0,
    input  wand id_1,
    input  tri  id_2,
    output wire id_3,
    input  tri1 id_4
);
  tri0 id_6;
  wire id_7;
  uwire id_8, id_9, id_10;
  assign id_7 = 1'b0;
  wor id_11 = 1;
  assign id_10 = 1;
  assign id_10 = 1'b0;
  assign id_6  = 1;
  module_0 modCall_1 (id_3);
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15 = 1;
endmodule
